#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x148f969a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x148f96420 .scope module, "tb_residual_block" "tb_residual_block" 3 15;
 .timescale -9 -12;
P_0x14980e000 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x14980e040 .param/l "FEATURES" 0 3 20, +C4<00000000000000000000000000000100>;
P_0x14980e080 .param/l "N" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x14980e0c0 .param/l "OP_HALT" 1 3 75, C4<11111111>;
P_0x14980e100 .param/l "OP_SYNC" 1 3 74, C4<00000100>;
P_0x14980e140 .param/l "OP_TENSOR" 1 3 72, C4<00000001>;
P_0x14980e180 .param/l "OP_VECTOR" 1 3 73, C4<00000010>;
P_0x14980e1c0 .param/l "SRAM_B" 1 3 87, C4<00000000000000110000>;
P_0x14980e200 .param/l "SRAM_FX" 1 3 89, C4<00000000000001000000>;
P_0x14980e240 .param/l "SRAM_W" 1 3 86, C4<00000000000000010000>;
P_0x14980e280 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x14980e2c0 .param/l "SRAM_X" 1 3 85, C4<00000000000000000000>;
P_0x14980e300 .param/l "SRAM_Y" 1 3 90, C4<00000000000001010000>;
P_0x14980e340 .param/l "SRAM_Z" 1 3 88, C4<00000000000000100000>;
P_0x14980e380 .param/l "SYNC_MXU" 1 3 80, C4<00000001>;
P_0x14980e3c0 .param/l "SYNC_VPU" 1 3 81, C4<00000010>;
P_0x14980e400 .param/l "VOP_ADD" 1 3 76, C4<00000001>;
P_0x14980e440 .param/l "VOP_LOAD" 1 3 78, C4<00110000>;
P_0x14980e480 .param/l "VOP_RELU" 1 3 77, C4<00010000>;
P_0x14980e4c0 .param/l "VOP_STORE" 1 3 79, C4<00110001>;
L_0x140052ba8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111101111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600001e95200_0 .net "W_row0", 255 0, L_0x140052ba8;  1 drivers
L_0x140052bf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e95290_0 .net "W_row1", 255 0, L_0x140052bf0;  1 drivers
L_0x140052c38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000011111111>, C4<0>, C4<0>, C4<0>;
v0x600001e95320_0 .net "W_row2", 255 0, L_0x140052c38;  1 drivers
L_0x140052c80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000101111111011111111>, C4<0>, C4<0>, C4<0>;
v0x600001e953b0_0 .net "W_row3", 255 0, L_0x140052c80;  1 drivers
L_0x140053190 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600001e95440_0 .net "X32_row0", 255 0, L_0x140053190;  1 drivers
L_0x1400531d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600001e954d0_0 .net "X32_row1", 255 0, L_0x1400531d8;  1 drivers
L_0x140053220 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e95560_0 .net "X32_row2", 255 0, L_0x140053220;  1 drivers
L_0x140053268 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000001111111111111111111111111111110100000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600001e955f0_0 .net "X32_row3", 255 0, L_0x140053268;  1 drivers
L_0x140052a88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110100000010>, C4<0>, C4<0>, C4<0>;
v0x600001e95680_0 .net "X_row0", 255 0, L_0x140052a88;  1 drivers
L_0x140052ad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600001e95710_0 .net "X_row1", 255 0, L_0x140052ad0;  1 drivers
L_0x140052b18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000>, C4<0>, C4<0>, C4<0>;
v0x600001e957a0_0 .net "X_row2", 255 0, L_0x140052b18;  1 drivers
L_0x140052b60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001111110100000011>, C4<0>, C4<0>, C4<0>;
v0x600001e95830_0 .net "X_row3", 255 0, L_0x140052b60;  1 drivers
L_0x140052d10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0 .array "Y_expected", 15 0;
v0x600001e958c0_0 .net/s v0x600001e958c0 0, 31 0, L_0x140052d10; 1 drivers
L_0x140052d58 .functor BUFT 1, C4<11111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_1 .net/s v0x600001e958c0 1, 31 0, L_0x140052d58; 1 drivers
L_0x140052da0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_2 .net/s v0x600001e958c0 2, 31 0, L_0x140052da0; 1 drivers
L_0x140052de8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_3 .net/s v0x600001e958c0 3, 31 0, L_0x140052de8; 1 drivers
L_0x140052e30 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_4 .net/s v0x600001e958c0 4, 31 0, L_0x140052e30; 1 drivers
L_0x140052e78 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_5 .net/s v0x600001e958c0 5, 31 0, L_0x140052e78; 1 drivers
L_0x140052ec0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_6 .net/s v0x600001e958c0 6, 31 0, L_0x140052ec0; 1 drivers
L_0x140052f08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_7 .net/s v0x600001e958c0 7, 31 0, L_0x140052f08; 1 drivers
L_0x140052f50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_8 .net/s v0x600001e958c0 8, 31 0, L_0x140052f50; 1 drivers
L_0x140052f98 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_9 .net/s v0x600001e958c0 9, 31 0, L_0x140052f98; 1 drivers
L_0x140052fe0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_10 .net/s v0x600001e958c0 10, 31 0, L_0x140052fe0; 1 drivers
L_0x140053028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_11 .net/s v0x600001e958c0 11, 31 0, L_0x140053028; 1 drivers
L_0x140053070 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_12 .net/s v0x600001e958c0 12, 31 0, L_0x140053070; 1 drivers
L_0x1400530b8 .functor BUFT 1, C4<11111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_13 .net/s v0x600001e958c0 13, 31 0, L_0x1400530b8; 1 drivers
L_0x140053100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_14 .net/s v0x600001e958c0 14, 31 0, L_0x140053100; 1 drivers
L_0x140053148 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x600001e958c0_15 .net/s v0x600001e958c0 15, 31 0, L_0x140053148; 1 drivers
v0x600001e95950_0 .var/s "actual", 31 0;
v0x600001e959e0_0 .net "axi_araddr", 39 0, L_0x6000007c6610;  1 drivers
v0x600001e95a70_0 .net "axi_arlen", 7 0, L_0x6000007c6680;  1 drivers
v0x600001e95b00_0 .var "axi_arready", 0 0;
v0x600001e95b90_0 .net "axi_arvalid", 0 0, L_0x6000007c6760;  1 drivers
v0x600001e95c20_0 .net "axi_awaddr", 39 0, L_0x6000007c6370;  1 drivers
v0x600001e95cb0_0 .net "axi_awlen", 7 0, L_0x6000007c63e0;  1 drivers
v0x600001e95d40_0 .var "axi_awready", 0 0;
v0x600001e95dd0_0 .net "axi_awvalid", 0 0, L_0x6000007c6450;  1 drivers
L_0x140052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001e95e60_0 .net "axi_bready", 0 0, L_0x140052968;  1 drivers
v0x600001e95ef0_0 .var "axi_bresp", 1 0;
v0x600001e95f80_0 .var "axi_bvalid", 0 0;
v0x600001e96010_0 .var "axi_rdata", 255 0;
v0x600001e960a0_0 .var "axi_rlast", 0 0;
v0x600001e96130_0 .net "axi_rready", 0 0, L_0x6000007c67d0;  1 drivers
v0x600001e961c0_0 .var "axi_rvalid", 0 0;
v0x600001e96250_0 .net "axi_wdata", 255 0, L_0x6000007c64c0;  1 drivers
v0x600001e962e0_0 .net "axi_wlast", 0 0, L_0x6000007c6530;  1 drivers
v0x600001e96370_0 .var "axi_wready", 0 0;
v0x600001e96400_0 .net "axi_wvalid", 0 0, L_0x6000007c65a0;  1 drivers
L_0x140052cc8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110011111111111111111111111111111101011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001e96490_0 .net "bias_word", 255 0, L_0x140052cc8;  1 drivers
v0x600001e96520_0 .var "clk", 0 0;
v0x600001e965b0_0 .var/i "errors", 31 0;
v0x600001e96640_0 .var/s "expected", 31 0;
v0x600001e966d0_0 .var "global_sync_in", 0 0;
v0x600001e96760_0 .var/i "i", 31 0;
v0x600001e967f0_0 .var/i "j", 31 0;
v0x600001e96880_0 .var "noc_rx_addr", 19 0;
v0x600001e96910_0 .var "noc_rx_data", 255 0;
v0x600001e969a0_0 .var "noc_rx_is_instr", 0 0;
v0x600001e96a30_0 .net "noc_rx_ready", 0 0, L_0x600001dd2e40;  1 drivers
v0x600001e96ac0_0 .var "noc_rx_valid", 0 0;
L_0x1400529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e96b50_0 .net "noc_tx_addr", 19 0, L_0x1400529f8;  1 drivers
L_0x1400529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e96be0_0 .net "noc_tx_data", 255 0, L_0x1400529b0;  1 drivers
v0x600001e96c70_0 .var "noc_tx_ready", 0 0;
L_0x140052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001e96d00_0 .net "noc_tx_valid", 0 0, L_0x140052a40;  1 drivers
v0x600001e96d90_0 .var "rst_n", 0 0;
v0x600001e96e20_0 .var "sync_grant", 0 0;
v0x600001e96eb0_0 .net "sync_request", 0 0, L_0x6000007ca530;  1 drivers
v0x600001e96f40_0 .net "tpc_busy", 0 0, L_0x6000007ca6f0;  1 drivers
v0x600001e96fd0_0 .net "tpc_done", 0 0, L_0x6000007ca5a0;  1 drivers
v0x600001e97060_0 .net "tpc_error", 0 0, L_0x6000007ca4c0;  1 drivers
v0x600001e970f0_0 .var "tpc_start", 0 0;
v0x600001e97180_0 .var "tpc_start_pc", 19 0;
E_0x6000039bc100 .event negedge, v0x600001efe6d0_0;
S_0x148f95ea0 .scope module, "dut" "tensor_processing_cluster" 3 55, 4 15 0, S_0x148f96420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x149824000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x149824040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x149824080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1498240c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x149824100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x149824140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x149824180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1498241c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x149824200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x149824240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x149824280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1498242c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x149824300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x149824340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x149824380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1498243c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x149824400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000007cb480 .functor BUFZ 1, v0x600001e9a910_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c5c70 .functor OR 1, L_0x600001dd7ca0, L_0x600001dd7e80, C4<0>, C4<0>;
L_0x6000007c5ce0 .functor AND 1, L_0x6000007c5c00, L_0x6000007c5c70, C4<1>, C4<1>;
L_0x6000007c5d50 .functor BUFZ 1, v0x600001e9b960_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c5dc0 .functor BUFZ 1, v0x600001e9b450_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c6990 .functor AND 1, v0x600001e96ac0_0, L_0x600001dd2e40, C4<1>, C4<1>;
L_0x6000007c6a00 .functor AND 1, L_0x6000007c6990, L_0x600001dd2ee0, C4<1>, C4<1>;
v0x600001e98900_0 .net *"_ivl_24", 19 0, L_0x600001dd75c0;  1 drivers
L_0x140052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001e98990_0 .net *"_ivl_27", 3 0, L_0x140052530;  1 drivers
v0x600001e98a20_0 .net *"_ivl_28", 19 0, L_0x600001dd7660;  1 drivers
L_0x140052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e98ab0_0 .net *"_ivl_31", 14 0, L_0x140052578;  1 drivers
L_0x1400525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001e98b40_0 .net/2u *"_ivl_34", 2 0, L_0x1400525c0;  1 drivers
v0x600001e98bd0_0 .net *"_ivl_38", 19 0, L_0x600001dd7840;  1 drivers
L_0x140052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001e98c60_0 .net *"_ivl_41", 3 0, L_0x140052608;  1 drivers
v0x600001e98cf0_0 .net *"_ivl_42", 19 0, L_0x600001dd78e0;  1 drivers
L_0x140052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001e98d80_0 .net *"_ivl_45", 3 0, L_0x140052650;  1 drivers
L_0x140052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001e98e10_0 .net/2u *"_ivl_48", 2 0, L_0x140052698;  1 drivers
v0x600001e98ea0_0 .net *"_ivl_52", 19 0, L_0x600001dd7ac0;  1 drivers
L_0x1400526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001e98f30_0 .net *"_ivl_55", 3 0, L_0x1400526e0;  1 drivers
v0x600001e98fc0_0 .net *"_ivl_56", 19 0, L_0x600001dd7b60;  1 drivers
L_0x140052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001e99050_0 .net *"_ivl_59", 3 0, L_0x140052728;  1 drivers
L_0x140052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001e990e0_0 .net *"_ivl_63", 127 0, L_0x140052770;  1 drivers
v0x600001e99170_0 .net *"_ivl_65", 127 0, L_0x600001dd7d40;  1 drivers
L_0x1400527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001e99200_0 .net/2u *"_ivl_68", 2 0, L_0x1400527b8;  1 drivers
v0x600001e99290_0 .net *"_ivl_70", 0 0, L_0x600001dd7ca0;  1 drivers
L_0x140052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001e99320_0 .net/2u *"_ivl_72", 2 0, L_0x140052800;  1 drivers
v0x600001e993b0_0 .net *"_ivl_74", 0 0, L_0x600001dd7e80;  1 drivers
v0x600001e99440_0 .net *"_ivl_77", 0 0, L_0x6000007c5c70;  1 drivers
v0x600001e994d0_0 .net *"_ivl_87", 0 0, L_0x6000007c6990;  1 drivers
v0x600001e99560_0 .net *"_ivl_89", 0 0, L_0x600001dd2ee0;  1 drivers
v0x600001e995f0_0 .var "act_data_d", 31 0;
v0x600001e99680_0 .var "act_valid_d", 0 0;
v0x600001e99710_0 .var "act_valid_d2", 0 0;
v0x600001e997a0_0 .net "axi_araddr", 39 0, L_0x6000007c6610;  alias, 1 drivers
v0x600001e99830_0 .net "axi_arlen", 7 0, L_0x6000007c6680;  alias, 1 drivers
v0x600001e998c0_0 .net "axi_arready", 0 0, v0x600001e95b00_0;  1 drivers
v0x600001e99950_0 .net "axi_arvalid", 0 0, L_0x6000007c6760;  alias, 1 drivers
v0x600001e999e0_0 .net "axi_awaddr", 39 0, L_0x6000007c6370;  alias, 1 drivers
v0x600001e99a70_0 .net "axi_awlen", 7 0, L_0x6000007c63e0;  alias, 1 drivers
v0x600001e99b00_0 .net "axi_awready", 0 0, v0x600001e95d40_0;  1 drivers
v0x600001e99b90_0 .net "axi_awvalid", 0 0, L_0x6000007c6450;  alias, 1 drivers
v0x600001e99c20_0 .net "axi_bready", 0 0, L_0x140052968;  alias, 1 drivers
v0x600001e99cb0_0 .net "axi_bresp", 1 0, v0x600001e95ef0_0;  1 drivers
v0x600001e99d40_0 .net "axi_bvalid", 0 0, v0x600001e95f80_0;  1 drivers
v0x600001e99dd0_0 .net "axi_rdata", 255 0, v0x600001e96010_0;  1 drivers
v0x600001e99e60_0 .net "axi_rlast", 0 0, v0x600001e960a0_0;  1 drivers
v0x600001e99ef0_0 .net "axi_rready", 0 0, L_0x6000007c67d0;  alias, 1 drivers
v0x600001e99f80_0 .net "axi_rvalid", 0 0, v0x600001e961c0_0;  1 drivers
v0x600001e9a010_0 .net "axi_wdata", 255 0, L_0x6000007c64c0;  alias, 1 drivers
v0x600001e9a0a0_0 .net "axi_wlast", 0 0, L_0x6000007c6530;  alias, 1 drivers
v0x600001e9a130_0 .net "axi_wready", 0 0, v0x600001e96370_0;  1 drivers
v0x600001e9a1c0_0 .net "axi_wvalid", 0 0, L_0x6000007c65a0;  alias, 1 drivers
v0x600001e9a250_0 .net "clk", 0 0, v0x600001e96520_0;  1 drivers
v0x600001e9a2e0_0 .net "dma_lcp_done", 0 0, L_0x6000007c6140;  1 drivers
v0x600001e9a370_0 .net "dma_lcp_ready", 0 0, L_0x600001dd1f40;  1 drivers
v0x600001e9a400_0 .net "dma_sram_addr", 19 0, v0x600001eff450_0;  1 drivers
v0x600001e9a490_0 .net "dma_sram_rdata", 255 0, L_0x6000007c6920;  1 drivers
v0x600001e9a520_0 .net "dma_sram_re", 0 0, L_0x6000007c6300;  1 drivers
v0x600001e9a5b0_0 .net "dma_sram_ready", 0 0, L_0x600001dd2da0;  1 drivers
v0x600001e9a640_0 .net "dma_sram_wdata", 255 0, L_0x6000007c6220;  1 drivers
v0x600001e9a6d0_0 .net "dma_sram_we", 0 0, L_0x6000007c6290;  1 drivers
v0x600001e9a760_0 .net "global_sync_in", 0 0, v0x600001e966d0_0;  1 drivers
v0x600001e9a7f0 .array "instr_mem", 4095 0, 127 0;
v0x600001e9a880_0 .var "instr_rdata_reg", 127 0;
v0x600001e9a910_0 .var "instr_valid_reg", 0 0;
v0x600001e9a9a0_0 .net "lcp_dma_cmd", 127 0, v0x600001ef8ea0_0;  1 drivers
v0x600001e9aa30_0 .net "lcp_dma_valid", 0 0, L_0x6000007ca7d0;  1 drivers
v0x600001e9aac0_0 .net "lcp_imem_addr", 19 0, L_0x6000007cb250;  1 drivers
v0x600001e9ab50_0 .net "lcp_imem_data", 127 0, v0x600001e9a880_0;  1 drivers
v0x600001e9abe0_0 .net "lcp_imem_re", 0 0, L_0x6000007cb2c0;  1 drivers
v0x600001e9ac70_0 .net "lcp_imem_valid", 0 0, L_0x6000007cb480;  1 drivers
v0x600001e9ad00_0 .net "lcp_mxu_cmd", 127 0, v0x600001ef9b90_0;  1 drivers
v0x600001e9ad90_0 .net "lcp_mxu_valid", 0 0, L_0x6000007caa70;  1 drivers
v0x600001e9ae20_0 .net "lcp_vpu_cmd", 127 0, v0x600001efa760_0;  1 drivers
v0x600001e9aeb0_0 .net "lcp_vpu_valid", 0 0, L_0x6000007ca8b0;  1 drivers
v0x600001e9af40_0 .net "mxu_a_addr", 19 0, L_0x600001dd7980;  1 drivers
v0x600001e9afd0_0 .net "mxu_a_rdata", 255 0, L_0x6000007c6840;  1 drivers
v0x600001e9b060_0 .net "mxu_a_re", 0 0, L_0x600001dd7a20;  1 drivers
v0x600001e9b0f0_0 .net "mxu_a_ready", 0 0, L_0x600001dd2c60;  1 drivers
v0x600001e9b180_0 .net "mxu_cfg_k", 15 0, L_0x600001dd9900;  1 drivers
v0x600001e9b210_0 .net "mxu_cfg_m", 15 0, L_0x600001dd97c0;  1 drivers
v0x600001e9b2a0_0 .net "mxu_cfg_n", 15 0, L_0x600001dd9860;  1 drivers
v0x600001e9b330_0 .var "mxu_col_cnt", 4 0;
v0x600001e9b3c0_0 .var "mxu_cycle_cnt", 15 0;
v0x600001e9b450_0 .var "mxu_done_reg", 0 0;
v0x600001e9b4e0_0 .net "mxu_dst_addr", 15 0, L_0x600001dd95e0;  1 drivers
v0x600001e9b570_0 .net "mxu_lcp_done", 0 0, L_0x6000007c5dc0;  1 drivers
v0x600001e9b600_0 .net "mxu_lcp_ready", 0 0, L_0x6000007c5d50;  1 drivers
v0x600001e9b690_0 .net "mxu_o_addr", 19 0, L_0x600001dd7c00;  1 drivers
v0x600001e9b720_0 .net "mxu_o_ready", 0 0, L_0x600001dd2d00;  1 drivers
v0x600001e9b7b0_0 .net "mxu_o_wdata", 255 0, L_0x600001dd7de0;  1 drivers
v0x600001e9b840_0 .net "mxu_o_we", 0 0, L_0x6000007c5ce0;  1 drivers
v0x600001e9b8d0_0 .var "mxu_out_cnt", 15 0;
v0x600001e9b960_0 .var "mxu_ready_reg", 0 0;
v0x600001e9b9f0_0 .net "mxu_src0_addr", 15 0, L_0x600001dd9680;  1 drivers
v0x600001e9ba80_0 .net "mxu_src1_addr", 15 0, L_0x600001dd9720;  1 drivers
v0x600001e9bb10_0 .var "mxu_start_array", 0 0;
v0x600001e9bba0_0 .var "mxu_start_array_d", 0 0;
v0x600001e9bc30_0 .var "mxu_state", 2 0;
v0x600001e9bcc0_0 .net "mxu_subop", 7 0, L_0x600001dd9540;  1 drivers
v0x600001e9bd50_0 .net "mxu_w_addr", 19 0, L_0x600001dd7700;  1 drivers
v0x600001e9bde0_0 .net "mxu_w_rdata", 255 0, v0x600001e9de60_0;  1 drivers
v0x600001e9be70_0 .net "mxu_w_re", 0 0, L_0x600001dd77a0;  1 drivers
v0x600001e9bf00_0 .net "mxu_w_ready", 0 0, L_0x600001dd2b20;  1 drivers
v0x600001e94000_0 .net "noc_data_write", 0 0, L_0x6000007c6a00;  1 drivers
v0x600001e94090_0 .net "noc_rx_addr", 19 0, v0x600001e96880_0;  1 drivers
v0x600001e94120_0 .net "noc_rx_data", 255 0, v0x600001e96910_0;  1 drivers
v0x600001e941b0_0 .net "noc_rx_is_instr", 0 0, v0x600001e969a0_0;  1 drivers
v0x600001e94240_0 .net "noc_rx_ready", 0 0, L_0x600001dd2e40;  alias, 1 drivers
v0x600001e942d0_0 .net "noc_rx_valid", 0 0, v0x600001e96ac0_0;  1 drivers
v0x600001e94360_0 .net "noc_tx_addr", 19 0, L_0x1400529f8;  alias, 1 drivers
v0x600001e943f0_0 .net "noc_tx_data", 255 0, L_0x1400529b0;  alias, 1 drivers
v0x600001e94480_0 .net "noc_tx_ready", 0 0, v0x600001e96c70_0;  1 drivers
v0x600001e94510_0 .net "noc_tx_valid", 0 0, L_0x140052a40;  alias, 1 drivers
v0x600001e945a0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  1 drivers
v0x600001e94630_0 .net "sync_grant", 0 0, v0x600001e96e20_0;  1 drivers
v0x600001e946c0_0 .net "sync_request", 0 0, L_0x6000007ca530;  alias, 1 drivers
v0x600001e94750_0 .net "systolic_busy", 0 0, L_0x6000007c5b20;  1 drivers
v0x600001e947e0_0 .net "systolic_done", 0 0, L_0x600001dd70c0;  1 drivers
v0x600001e94870_0 .net "systolic_result", 127 0, L_0x600001dd6c60;  1 drivers
v0x600001e94900_0 .net "systolic_result_valid", 0 0, L_0x6000007c5c00;  1 drivers
v0x600001e94990_0 .net "tpc_busy", 0 0, L_0x6000007ca6f0;  alias, 1 drivers
v0x600001e94a20_0 .net "tpc_done", 0 0, L_0x6000007ca5a0;  alias, 1 drivers
v0x600001e94ab0_0 .net "tpc_error", 0 0, L_0x6000007ca4c0;  alias, 1 drivers
v0x600001e94b40_0 .net "tpc_start", 0 0, v0x600001e970f0_0;  1 drivers
v0x600001e94bd0_0 .net "tpc_start_pc", 19 0, v0x600001e97180_0;  1 drivers
v0x600001e94c60_0 .net "vpu_lcp_done", 0 0, L_0x6000007c5f10;  1 drivers
v0x600001e94cf0_0 .net "vpu_lcp_ready", 0 0, L_0x600001dd1a40;  1 drivers
v0x600001e94d80_0 .net "vpu_sram_addr", 19 0, v0x600001e9fc30_0;  1 drivers
v0x600001e94e10_0 .net "vpu_sram_rdata", 255 0, L_0x6000007c68b0;  1 drivers
v0x600001e94ea0_0 .net "vpu_sram_re", 0 0, L_0x6000007c60d0;  1 drivers
v0x600001e94f30_0 .net "vpu_sram_ready", 0 0, L_0x600001dd2bc0;  1 drivers
v0x600001e94fc0_0 .net "vpu_sram_wdata", 255 0, L_0x6000007c5ff0;  1 drivers
v0x600001e95050_0 .net "vpu_sram_we", 0 0, L_0x6000007c6060;  1 drivers
v0x600001e950e0_0 .var "weight_load_col_d", 1 0;
v0x600001e95170_0 .var "weight_load_en_d", 0 0;
L_0x600001dd9540 .part v0x600001ef9b90_0, 112, 8;
L_0x600001dd95e0 .part v0x600001ef9b90_0, 96, 16;
L_0x600001dd9680 .part v0x600001ef9b90_0, 80, 16;
L_0x600001dd9720 .part v0x600001ef9b90_0, 64, 16;
L_0x600001dd97c0 .part v0x600001ef9b90_0, 48, 16;
L_0x600001dd9860 .part v0x600001ef9b90_0, 32, 16;
L_0x600001dd9900 .part v0x600001ef9b90_0, 16, 16;
L_0x600001dd7520 .part v0x600001e9de60_0, 0, 32;
L_0x600001dd75c0 .concat [ 16 4 0 0], L_0x600001dd9720, L_0x140052530;
L_0x600001dd7660 .concat [ 5 15 0 0], v0x600001e9b330_0, L_0x140052578;
L_0x600001dd7700 .arith/sum 20, L_0x600001dd75c0, L_0x600001dd7660;
L_0x600001dd77a0 .cmp/eq 3, v0x600001e9bc30_0, L_0x1400525c0;
L_0x600001dd7840 .concat [ 16 4 0 0], L_0x600001dd9680, L_0x140052608;
L_0x600001dd78e0 .concat [ 16 4 0 0], v0x600001e9b3c0_0, L_0x140052650;
L_0x600001dd7980 .arith/sum 20, L_0x600001dd7840, L_0x600001dd78e0;
L_0x600001dd7a20 .cmp/eq 3, v0x600001e9bc30_0, L_0x140052698;
L_0x600001dd7ac0 .concat [ 16 4 0 0], L_0x600001dd95e0, L_0x1400526e0;
L_0x600001dd7b60 .concat [ 16 4 0 0], v0x600001e9b8d0_0, L_0x140052728;
L_0x600001dd7c00 .arith/sum 20, L_0x600001dd7ac0, L_0x600001dd7b60;
L_0x600001dd7d40 .part L_0x600001dd6c60, 0, 128;
L_0x600001dd7de0 .concat [ 128 128 0 0], L_0x600001dd7d40, L_0x140052770;
L_0x600001dd7ca0 .cmp/eq 3, v0x600001e9bc30_0, L_0x1400527b8;
L_0x600001dd7e80 .cmp/eq 3, v0x600001e9bc30_0, L_0x140052800;
L_0x600001dd2e40 .reduce/nor L_0x6000007ca6f0;
L_0x600001dd2ee0 .reduce/nor v0x600001e969a0_0;
S_0x148f95920 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x148f95ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x149824c00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x149824c40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x149824c80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x149824cc0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x149824d00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x149824d40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x149824d80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x149824dc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x149824e00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x149824e40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x149824e80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x149824ec0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x149824f00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x149824f40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x149824f80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x149824fc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x149825000 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x149825040 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x149825080 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x1498250c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x149825100 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000007c6140 .functor BUFZ 1, v0x600001efeb50_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c6220 .functor BUFZ 256, v0x600001eff7b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007c6290 .functor BUFZ 1, v0x600001eff8d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c6300 .functor BUFZ 1, v0x600001eff600_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c6370 .functor BUFZ 40, v0x600001efd9e0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000007c63e0 .functor BUFZ 8, v0x600001efdb00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000007c6450 .functor BUFZ 1, v0x600001efdcb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c64c0 .functor BUFZ 256, v0x600001efe250_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007c6530 .functor BUFZ 1, v0x600001efe370_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c65a0 .functor BUFZ 1, v0x600001efe520_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c6610 .functor BUFZ 40, v0x600001efd5f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000007c6680 .functor BUFZ 8, v0x600001efd710_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000007c6760 .functor BUFZ 1, v0x600001efd8c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c67d0 .functor BUFZ 1, v0x600001efe0a0_0, C4<0>, C4<0>, C4<0>;
L_0x140052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001efd4d0_0 .net/2u *"_ivl_14", 3 0, L_0x140052920;  1 drivers
v0x600001efd560_0 .net "axi_araddr", 39 0, L_0x6000007c6610;  alias, 1 drivers
v0x600001efd5f0_0 .var "axi_araddr_reg", 39 0;
v0x600001efd680_0 .net "axi_arlen", 7 0, L_0x6000007c6680;  alias, 1 drivers
v0x600001efd710_0 .var "axi_arlen_reg", 7 0;
v0x600001efd7a0_0 .net "axi_arready", 0 0, v0x600001e95b00_0;  alias, 1 drivers
v0x600001efd830_0 .net "axi_arvalid", 0 0, L_0x6000007c6760;  alias, 1 drivers
v0x600001efd8c0_0 .var "axi_arvalid_reg", 0 0;
v0x600001efd950_0 .net "axi_awaddr", 39 0, L_0x6000007c6370;  alias, 1 drivers
v0x600001efd9e0_0 .var "axi_awaddr_reg", 39 0;
v0x600001efda70_0 .net "axi_awlen", 7 0, L_0x6000007c63e0;  alias, 1 drivers
v0x600001efdb00_0 .var "axi_awlen_reg", 7 0;
v0x600001efdb90_0 .net "axi_awready", 0 0, v0x600001e95d40_0;  alias, 1 drivers
v0x600001efdc20_0 .net "axi_awvalid", 0 0, L_0x6000007c6450;  alias, 1 drivers
v0x600001efdcb0_0 .var "axi_awvalid_reg", 0 0;
v0x600001efdd40_0 .net "axi_bready", 0 0, L_0x140052968;  alias, 1 drivers
v0x600001efddd0_0 .net "axi_bresp", 1 0, v0x600001e95ef0_0;  alias, 1 drivers
v0x600001efde60_0 .net "axi_bvalid", 0 0, v0x600001e95f80_0;  alias, 1 drivers
v0x600001efdef0_0 .net "axi_rdata", 255 0, v0x600001e96010_0;  alias, 1 drivers
v0x600001efdf80_0 .net "axi_rlast", 0 0, v0x600001e960a0_0;  alias, 1 drivers
v0x600001efe010_0 .net "axi_rready", 0 0, L_0x6000007c67d0;  alias, 1 drivers
v0x600001efe0a0_0 .var "axi_rready_reg", 0 0;
v0x600001efe130_0 .net "axi_rvalid", 0 0, v0x600001e961c0_0;  alias, 1 drivers
v0x600001efe1c0_0 .net "axi_wdata", 255 0, L_0x6000007c64c0;  alias, 1 drivers
v0x600001efe250_0 .var "axi_wdata_reg", 255 0;
v0x600001efe2e0_0 .net "axi_wlast", 0 0, L_0x6000007c6530;  alias, 1 drivers
v0x600001efe370_0 .var "axi_wlast_reg", 0 0;
v0x600001efe400_0 .net "axi_wready", 0 0, v0x600001e96370_0;  alias, 1 drivers
v0x600001efe490_0 .net "axi_wvalid", 0 0, L_0x6000007c65a0;  alias, 1 drivers
v0x600001efe520_0 .var "axi_wvalid_reg", 0 0;
v0x600001efe5b0_0 .net "cfg_cols", 11 0, L_0x600001dd1d60;  1 drivers
v0x600001efe640_0 .net "cfg_rows", 11 0, L_0x600001dd1cc0;  1 drivers
v0x600001efe6d0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001efe760_0 .net "cmd", 127 0, v0x600001ef8ea0_0;  alias, 1 drivers
v0x600001efe7f0_0 .net "cmd_done", 0 0, L_0x6000007c6140;  alias, 1 drivers
v0x600001efe880_0 .net "cmd_ready", 0 0, L_0x600001dd1f40;  alias, 1 drivers
v0x600001efe910_0 .net "cmd_valid", 0 0, L_0x6000007ca7d0;  alias, 1 drivers
v0x600001efe9a0_0 .var "col_count", 11 0;
v0x600001efea30_0 .var "cols_cfg", 11 0;
v0x600001efeac0_0 .var "data_buf", 255 0;
v0x600001efeb50_0 .var "done_reg", 0 0;
v0x600001efebe0_0 .net "ext_addr", 39 0, L_0x600001dd1b80;  1 drivers
v0x600001efec70_0 .var "ext_base", 39 0;
v0x600001efed00_0 .var "ext_ptr", 39 0;
v0x600001efed90_0 .net "ext_stride", 11 0, L_0x600001dd1e00;  1 drivers
v0x600001efee20_0 .var "ext_stride_cfg", 11 0;
v0x600001efeeb0_0 .net "int_addr", 19 0, L_0x600001dd1c20;  1 drivers
v0x600001efef40_0 .var "int_base", 19 0;
v0x600001efefd0_0 .var "int_ptr", 19 0;
v0x600001eff060_0 .net "int_stride", 11 0, L_0x600001dd1ea0;  1 drivers
v0x600001eff0f0_0 .var "int_stride_cfg", 11 0;
v0x600001eff180_0 .var "op_type", 7 0;
v0x600001eff210_0 .var "row_count", 11 0;
v0x600001eff2a0_0 .var "rows_cfg", 11 0;
v0x600001eff330_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001eff3c0_0 .net "sram_addr", 19 0, v0x600001eff450_0;  alias, 1 drivers
v0x600001eff450_0 .var "sram_addr_reg", 19 0;
v0x600001eff4e0_0 .net "sram_rdata", 255 0, L_0x6000007c6920;  alias, 1 drivers
v0x600001eff570_0 .net "sram_re", 0 0, L_0x6000007c6300;  alias, 1 drivers
v0x600001eff600_0 .var "sram_re_reg", 0 0;
v0x600001eff690_0 .net "sram_ready", 0 0, L_0x600001dd2da0;  alias, 1 drivers
v0x600001eff720_0 .net "sram_wdata", 255 0, L_0x6000007c6220;  alias, 1 drivers
v0x600001eff7b0_0 .var "sram_wdata_reg", 255 0;
v0x600001eff840_0 .net "sram_we", 0 0, L_0x6000007c6290;  alias, 1 drivers
v0x600001eff8d0_0 .var "sram_we_reg", 0 0;
v0x600001eff960_0 .var "state", 3 0;
v0x600001eff9f0_0 .net "subop", 7 0, L_0x600001dd1ae0;  1 drivers
E_0x6000039bcac0/0 .event negedge, v0x600001eff330_0;
E_0x6000039bcac0/1 .event posedge, v0x600001efe6d0_0;
E_0x6000039bcac0 .event/or E_0x6000039bcac0/0, E_0x6000039bcac0/1;
L_0x600001dd1ae0 .part v0x600001ef8ea0_0, 112, 8;
L_0x600001dd1b80 .part v0x600001ef8ea0_0, 72, 40;
L_0x600001dd1c20 .part v0x600001ef8ea0_0, 52, 20;
L_0x600001dd1cc0 .part v0x600001ef8ea0_0, 40, 12;
L_0x600001dd1d60 .part v0x600001ef8ea0_0, 28, 12;
L_0x600001dd1e00 .part v0x600001ef8ea0_0, 16, 12;
L_0x600001dd1ea0 .part v0x600001ef8ea0_0, 4, 12;
L_0x600001dd1f40 .cmp/eq 4, v0x600001eff960_0, L_0x140052920;
S_0x148f953a0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x148f95ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x149828200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x149828240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x149828280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1498282c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x149828300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x149828340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x149828380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1498283c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x149828400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x149828440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x149828480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1498284c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x149828500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x149828540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x149828580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1498285c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x149828600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x149828640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x149828680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1498286c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x149828700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x149828740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x149828780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1498287c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x149828800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x149828840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x149828880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000007cb560 .functor AND 1, L_0x600001dd8b40, L_0x600001dd8c80, C4<1>, C4<1>;
L_0x6000007cb1e0 .functor AND 1, L_0x6000007cb560, L_0x600001dd8820, C4<1>, C4<1>;
L_0x6000007cb250 .functor BUFZ 20, v0x600001ef94d0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000007cb2c0 .functor BUFZ 1, v0x600001ef9680_0, C4<0>, C4<0>, C4<0>;
L_0x6000007caa70 .functor BUFZ 1, v0x600001ef9dd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000007ca8b0 .functor BUFZ 1, v0x600001efa9a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000007ca7d0 .functor BUFZ 1, v0x600001ef90e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000007ca680 .functor AND 1, L_0x600001dd92c0, L_0x600001dd9360, C4<1>, C4<1>;
L_0x6000007ca6f0 .functor AND 1, L_0x6000007ca680, L_0x600001dd9400, C4<1>, C4<1>;
L_0x6000007ca5a0 .functor BUFZ 1, v0x600001ef9200_0, C4<0>, C4<0>, C4<0>;
L_0x6000007ca4c0 .functor BUFZ 1, v0x600001ef9320_0, C4<0>, C4<0>, C4<0>;
L_0x6000007ca530 .functor BUFZ 1, v0x600001efa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x140050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001effb10_0 .net *"_ivl_11", 23 0, L_0x140050010;  1 drivers
L_0x140050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001effba0_0 .net/2u *"_ivl_12", 31 0, L_0x140050058;  1 drivers
v0x600001effc30_0 .net *"_ivl_14", 0 0, L_0x600001dd8b40;  1 drivers
v0x600001effcc0_0 .net *"_ivl_16", 31 0, L_0x600001dd8be0;  1 drivers
L_0x1400500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001effd50_0 .net *"_ivl_19", 23 0, L_0x1400500a0;  1 drivers
L_0x1400500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001effde0_0 .net/2u *"_ivl_20", 31 0, L_0x1400500e8;  1 drivers
v0x600001effe70_0 .net *"_ivl_22", 0 0, L_0x600001dd8c80;  1 drivers
v0x600001efff00_0 .net *"_ivl_25", 0 0, L_0x6000007cb560;  1 drivers
v0x600001ec5b90_0 .net *"_ivl_26", 31 0, L_0x600001dd8d20;  1 drivers
L_0x140050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ec5b00_0 .net *"_ivl_29", 23 0, L_0x140050130;  1 drivers
L_0x140050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef8000_0 .net/2u *"_ivl_30", 31 0, L_0x140050178;  1 drivers
v0x600001ef8090_0 .net *"_ivl_32", 0 0, L_0x600001dd8820;  1 drivers
v0x600001ef8120_0 .net *"_ivl_36", 31 0, L_0x600001dd8640;  1 drivers
L_0x1400501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef81b0_0 .net *"_ivl_39", 23 0, L_0x1400501c0;  1 drivers
L_0x140050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef8240_0 .net/2u *"_ivl_40", 31 0, L_0x140050208;  1 drivers
v0x600001ef82d0_0 .net *"_ivl_44", 31 0, L_0x600001dd8500;  1 drivers
L_0x140050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef8360_0 .net *"_ivl_47", 23 0, L_0x140050250;  1 drivers
L_0x140050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef83f0_0 .net/2u *"_ivl_48", 31 0, L_0x140050298;  1 drivers
v0x600001ef8480_0 .net *"_ivl_52", 31 0, L_0x600001dd9180;  1 drivers
L_0x1400502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef8510_0 .net *"_ivl_55", 23 0, L_0x1400502e0;  1 drivers
L_0x140050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef85a0_0 .net/2u *"_ivl_56", 31 0, L_0x140050328;  1 drivers
L_0x140050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001ef8630_0 .net/2u *"_ivl_76", 3 0, L_0x140050370;  1 drivers
v0x600001ef86c0_0 .net *"_ivl_78", 0 0, L_0x600001dd92c0;  1 drivers
v0x600001ef8750_0 .net *"_ivl_8", 31 0, L_0x600001dd8aa0;  1 drivers
L_0x1400503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001ef87e0_0 .net/2u *"_ivl_80", 3 0, L_0x1400503b8;  1 drivers
v0x600001ef8870_0 .net *"_ivl_82", 0 0, L_0x600001dd9360;  1 drivers
v0x600001ef8900_0 .net *"_ivl_85", 0 0, L_0x6000007ca680;  1 drivers
L_0x140050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001ef8990_0 .net/2u *"_ivl_86", 3 0, L_0x140050400;  1 drivers
v0x600001ef8a20_0 .net *"_ivl_88", 0 0, L_0x600001dd9400;  1 drivers
v0x600001ef8ab0_0 .net "all_done", 0 0, L_0x6000007cb1e0;  1 drivers
v0x600001ef8b40_0 .net "busy", 0 0, L_0x6000007ca6f0;  alias, 1 drivers
v0x600001ef8bd0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ef8c60_0 .var "decoded_opcode", 7 0;
v0x600001ef8cf0_0 .var "decoded_subop", 7 0;
v0x600001ef8d80_0 .net "dma_clear", 0 0, L_0x600001dd9220;  1 drivers
v0x600001ef8e10_0 .net "dma_cmd", 127 0, v0x600001ef8ea0_0;  alias, 1 drivers
v0x600001ef8ea0_0 .var "dma_cmd_reg", 127 0;
v0x600001ef8f30_0 .net "dma_done", 0 0, L_0x6000007c6140;  alias, 1 drivers
v0x600001ef8fc0_0 .net "dma_ready", 0 0, L_0x600001dd1f40;  alias, 1 drivers
v0x600001ef9050_0 .net "dma_valid", 0 0, L_0x6000007ca7d0;  alias, 1 drivers
v0x600001ef90e0_0 .var "dma_valid_reg", 0 0;
v0x600001ef9170_0 .net "done", 0 0, L_0x6000007ca5a0;  alias, 1 drivers
v0x600001ef9200_0 .var "done_reg", 0 0;
v0x600001ef9290_0 .net "error", 0 0, L_0x6000007ca4c0;  alias, 1 drivers
v0x600001ef9320_0 .var "error_reg", 0 0;
v0x600001ef93b0_0 .net "global_sync_in", 0 0, v0x600001e966d0_0;  alias, 1 drivers
v0x600001ef9440_0 .net "imem_addr", 19 0, L_0x6000007cb250;  alias, 1 drivers
v0x600001ef94d0_0 .var "imem_addr_reg", 19 0;
v0x600001ef9560_0 .net "imem_data", 127 0, v0x600001e9a880_0;  alias, 1 drivers
v0x600001ef95f0_0 .net "imem_re", 0 0, L_0x6000007cb2c0;  alias, 1 drivers
v0x600001ef9680_0 .var "imem_re_reg", 0 0;
v0x600001ef9710_0 .net "imem_valid", 0 0, L_0x6000007cb480;  alias, 1 drivers
v0x600001ef97a0_0 .var "instr_reg", 127 0;
v0x600001ef9830_0 .net "loop_count", 15 0, L_0x600001dd8960;  1 drivers
v0x600001ef98c0 .array "loop_counter", 3 0, 15 0;
v0x600001ef9950_0 .var "loop_sp", 1 0;
v0x600001ef99e0 .array "loop_start_addr", 3 0, 19 0;
v0x600001ef9a70_0 .net "mxu_clear", 0 0, L_0x600001dd85a0;  1 drivers
v0x600001ef9b00_0 .net "mxu_cmd", 127 0, v0x600001ef9b90_0;  alias, 1 drivers
v0x600001ef9b90_0 .var "mxu_cmd_reg", 127 0;
v0x600001ef9c20_0 .net "mxu_done", 0 0, L_0x6000007c5dc0;  alias, 1 drivers
v0x600001ef9cb0_0 .net "mxu_ready", 0 0, L_0x6000007c5d50;  alias, 1 drivers
v0x600001ef9d40_0 .net "mxu_valid", 0 0, L_0x6000007caa70;  alias, 1 drivers
v0x600001ef9dd0_0 .var "mxu_valid_reg", 0 0;
v0x600001ef9e60_0 .net "opcode", 7 0, L_0x600001dd8f00;  1 drivers
v0x600001ef9ef0_0 .var "pc", 19 0;
v0x600001ef9f80_0 .var "pending_dma", 7 0;
v0x600001efa010_0 .var "pending_mxu", 7 0;
v0x600001efa0a0_0 .var "pending_vpu", 7 0;
v0x600001efa130_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001efa1c0_0 .net "start", 0 0, v0x600001e970f0_0;  alias, 1 drivers
v0x600001efa250_0 .net "start_pc", 19 0, v0x600001e97180_0;  alias, 1 drivers
v0x600001efa2e0_0 .var "state", 3 0;
v0x600001efa370_0 .net "subop", 7 0, L_0x600001dd9040;  1 drivers
v0x600001efa400_0 .net "sync_grant", 0 0, v0x600001e96e20_0;  alias, 1 drivers
v0x600001efa490_0 .net "sync_mask", 7 0, L_0x600001dd8a00;  1 drivers
v0x600001efa520_0 .net "sync_request", 0 0, L_0x6000007ca530;  alias, 1 drivers
v0x600001efa5b0_0 .var "sync_request_reg", 0 0;
v0x600001efa640_0 .net "vpu_clear", 0 0, L_0x600001dd90e0;  1 drivers
v0x600001efa6d0_0 .net "vpu_cmd", 127 0, v0x600001efa760_0;  alias, 1 drivers
v0x600001efa760_0 .var "vpu_cmd_reg", 127 0;
v0x600001efa7f0_0 .net "vpu_done", 0 0, L_0x6000007c5f10;  alias, 1 drivers
v0x600001efa880_0 .net "vpu_ready", 0 0, L_0x600001dd1a40;  alias, 1 drivers
v0x600001efa910_0 .net "vpu_valid", 0 0, L_0x6000007ca8b0;  alias, 1 drivers
v0x600001efa9a0_0 .var "vpu_valid_reg", 0 0;
L_0x600001dd8f00 .part v0x600001e9a880_0, 120, 8;
L_0x600001dd9040 .part v0x600001e9a880_0, 112, 8;
L_0x600001dd8960 .part v0x600001e9a880_0, 32, 16;
L_0x600001dd8a00 .part v0x600001e9a880_0, 104, 8;
L_0x600001dd8aa0 .concat [ 8 24 0 0], v0x600001efa010_0, L_0x140050010;
L_0x600001dd8b40 .cmp/eq 32, L_0x600001dd8aa0, L_0x140050058;
L_0x600001dd8be0 .concat [ 8 24 0 0], v0x600001efa0a0_0, L_0x1400500a0;
L_0x600001dd8c80 .cmp/eq 32, L_0x600001dd8be0, L_0x1400500e8;
L_0x600001dd8d20 .concat [ 8 24 0 0], v0x600001ef9f80_0, L_0x140050130;
L_0x600001dd8820 .cmp/eq 32, L_0x600001dd8d20, L_0x140050178;
L_0x600001dd8640 .concat [ 8 24 0 0], v0x600001efa010_0, L_0x1400501c0;
L_0x600001dd85a0 .cmp/eq 32, L_0x600001dd8640, L_0x140050208;
L_0x600001dd8500 .concat [ 8 24 0 0], v0x600001efa0a0_0, L_0x140050250;
L_0x600001dd90e0 .cmp/eq 32, L_0x600001dd8500, L_0x140050298;
L_0x600001dd9180 .concat [ 8 24 0 0], v0x600001ef9f80_0, L_0x1400502e0;
L_0x600001dd9220 .cmp/eq 32, L_0x600001dd9180, L_0x140050328;
L_0x600001dd92c0 .cmp/ne 4, v0x600001efa2e0_0, L_0x140050370;
L_0x600001dd9360 .cmp/ne 4, v0x600001efa2e0_0, L_0x1400503b8;
L_0x600001dd9400 .cmp/ne 4, v0x600001efa2e0_0, L_0x140050400;
S_0x148f93930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x148f953a0;
 .timescale 0 0;
v0x600001effa80_0 .var/i "i", 31 0;
S_0x148f97480 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x148f95ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x148f55a70 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x148f55ab0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x148f55af0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x148f55b30 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x148f55b70 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x148f55bb0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x148f55bf0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x148f55c30 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000007c58f0 .functor OR 1, L_0x600001dd6d00, L_0x600001dd6da0, C4<0>, C4<0>;
L_0x6000007c5960 .functor AND 1, L_0x600001dd6e40, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c59d0 .functor AND 1, L_0x6000007c5960, L_0x600001dd6ee0, C4<1>, C4<1>;
L_0x6000007c5a40 .functor OR 1, L_0x6000007c58f0, L_0x6000007c59d0, C4<0>, C4<0>;
L_0x6000007c5ab0 .functor BUFZ 1, L_0x6000007c5a40, C4<0>, C4<0>, C4<0>;
L_0x6000007c5b20 .functor AND 1, L_0x600001dd6f80, L_0x600001dd7020, C4<1>, C4<1>;
L_0x6000007c5b90 .functor AND 1, L_0x600001dd7200, L_0x600001dd72a0, C4<1>, C4<1>;
L_0x6000007c5c00 .functor AND 1, L_0x6000007c5b90, L_0x600001dd7480, C4<1>, C4<1>;
v0x600001ee1290_0 .net *"_ivl_101", 0 0, L_0x600001dd7480;  1 drivers
L_0x140052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ee1320_0 .net/2u *"_ivl_37", 2 0, L_0x140052188;  1 drivers
v0x600001ee13b0_0 .net *"_ivl_39", 0 0, L_0x600001dd6d00;  1 drivers
L_0x1400521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001ee1440_0 .net/2u *"_ivl_41", 2 0, L_0x1400521d0;  1 drivers
v0x600001ee14d0_0 .net *"_ivl_43", 0 0, L_0x600001dd6da0;  1 drivers
v0x600001ee1560_0 .net *"_ivl_46", 0 0, L_0x6000007c58f0;  1 drivers
L_0x140052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee15f0_0 .net/2u *"_ivl_47", 2 0, L_0x140052218;  1 drivers
v0x600001ee1680_0 .net *"_ivl_49", 0 0, L_0x600001dd6e40;  1 drivers
v0x600001ee1710_0 .net *"_ivl_52", 0 0, L_0x6000007c5960;  1 drivers
v0x600001ee17a0_0 .net *"_ivl_54", 0 0, L_0x600001dd6ee0;  1 drivers
v0x600001ee1830_0 .net *"_ivl_56", 0 0, L_0x6000007c59d0;  1 drivers
L_0x140052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee18c0_0 .net/2u *"_ivl_61", 2 0, L_0x140052260;  1 drivers
v0x600001ee1950_0 .net *"_ivl_63", 0 0, L_0x600001dd6f80;  1 drivers
L_0x1400522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001ee19e0_0 .net/2u *"_ivl_65", 2 0, L_0x1400522a8;  1 drivers
v0x600001ee1a70_0 .net *"_ivl_67", 0 0, L_0x600001dd7020;  1 drivers
L_0x1400522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001ee1b00_0 .net/2u *"_ivl_71", 2 0, L_0x1400522f0;  1 drivers
L_0x140052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ee1b90_0 .net/2u *"_ivl_75", 2 0, L_0x140052338;  1 drivers
L_0x1400523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001ee1c20_0 .net/2u *"_ivl_81", 2 0, L_0x1400523c8;  1 drivers
v0x600001ee1cb0_0 .net *"_ivl_83", 0 0, L_0x600001dd7200;  1 drivers
v0x600001ee1d40_0 .net *"_ivl_85", 0 0, L_0x600001dd72a0;  1 drivers
v0x600001ee1dd0_0 .net *"_ivl_88", 0 0, L_0x6000007c5b90;  1 drivers
v0x600001ee1e60_0 .net *"_ivl_89", 31 0, L_0x600001dd7340;  1 drivers
L_0x140052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee1ef0_0 .net *"_ivl_92", 15 0, L_0x140052410;  1 drivers
L_0x1400532b0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001ee1f80_0 .net *"_ivl_93", 31 0, L_0x1400532b0;  1 drivers
L_0x140052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001ee2010_0 .net/2u *"_ivl_97", 31 0, L_0x140052458;  1 drivers
v0x600001ee20a0_0 .net *"_ivl_99", 31 0, L_0x600001dd73e0;  1 drivers
v0x600001ee2130_0 .net "act_data", 31 0, v0x600001e995f0_0;  1 drivers
v0x600001ee21c0 .array "act_h", 19 0;
v0x600001ee21c0_0 .net v0x600001ee21c0 0, 7 0, L_0x6000007ca370; 1 drivers
v0x600001ee21c0_1 .net v0x600001ee21c0 1, 7 0, v0x600001efbb10_0; 1 drivers
v0x600001ee21c0_2 .net v0x600001ee21c0 2, 7 0, v0x600001ef50e0_0; 1 drivers
v0x600001ee21c0_3 .net v0x600001ee21c0 3, 7 0, v0x600001ef6640_0; 1 drivers
v0x600001ee21c0_4 .net v0x600001ee21c0 4, 7 0, v0x600001ef7ba0_0; 1 drivers
v0x600001ee21c0_5 .net v0x600001ee21c0 5, 7 0, L_0x6000007ca220; 1 drivers
v0x600001ee21c0_6 .net v0x600001ee21c0 6, 7 0, v0x600001ef1170_0; 1 drivers
v0x600001ee21c0_7 .net v0x600001ee21c0 7, 7 0, v0x600001ef26d0_0; 1 drivers
v0x600001ee21c0_8 .net v0x600001ee21c0 8, 7 0, v0x600001ef3c30_0; 1 drivers
v0x600001ee21c0_9 .net v0x600001ee21c0 9, 7 0, v0x600001eed200_0; 1 drivers
v0x600001ee21c0_10 .net v0x600001ee21c0 10, 7 0, L_0x6000007ca290; 1 drivers
v0x600001ee21c0_11 .net v0x600001ee21c0 11, 7 0, v0x600001eee760_0; 1 drivers
v0x600001ee21c0_12 .net v0x600001ee21c0 12, 7 0, v0x600001eefcc0_0; 1 drivers
v0x600001ee21c0_13 .net v0x600001ee21c0 13, 7 0, v0x600001ee9290_0; 1 drivers
v0x600001ee21c0_14 .net v0x600001ee21c0 14, 7 0, v0x600001eea7f0_0; 1 drivers
v0x600001ee21c0_15 .net v0x600001ee21c0 15, 7 0, L_0x6000007ca140; 1 drivers
v0x600001ee21c0_16 .net v0x600001ee21c0 16, 7 0, v0x600001eebd50_0; 1 drivers
v0x600001ee21c0_17 .net v0x600001ee21c0 17, 7 0, v0x600001ee5320_0; 1 drivers
v0x600001ee21c0_18 .net v0x600001ee21c0 18, 7 0, v0x600001ee6880_0; 1 drivers
v0x600001ee21c0_19 .net v0x600001ee21c0 19, 7 0, v0x600001ee7de0_0; 1 drivers
v0x600001ee2250_0 .net "act_ready", 0 0, L_0x600001dd7160;  1 drivers
v0x600001ee22e0_0 .net "act_valid", 0 0, v0x600001e99710_0;  1 drivers
v0x600001ee2370_0 .net "busy", 0 0, L_0x6000007c5b20;  alias, 1 drivers
v0x600001ee2400_0 .net "cfg_k_tiles", 15 0, L_0x600001dd9900;  alias, 1 drivers
L_0x1400524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001ee2490_0 .net "clear_acc", 0 0, L_0x1400524a0;  1 drivers
v0x600001ee2520_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee25b0_0 .var "cycle_count", 15 0;
v0x600001ee2640_0 .var "cycle_count_next", 15 0;
v0x600001efaa30_5 .array/port v0x600001efaa30, 5;
v0x600001ee26d0 .array "deskew_output", 3 0;
v0x600001ee26d0_0 .net v0x600001ee26d0 0, 31 0, v0x600001efaa30_5; 1 drivers
v0x600001efab50_3 .array/port v0x600001efab50, 3;
v0x600001ee26d0_1 .net v0x600001ee26d0 1, 31 0, v0x600001efab50_3; 1 drivers
v0x600001efac70_1 .array/port v0x600001efac70, 1;
v0x600001ee26d0_2 .net v0x600001ee26d0 2, 31 0, v0x600001efac70_1; 1 drivers
v0x600001ee26d0_3 .net v0x600001ee26d0 3, 31 0, L_0x6000007c56c0; 1 drivers
v0x600001ee2760_0 .net "done", 0 0, L_0x600001dd70c0;  alias, 1 drivers
L_0x140052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001ee27f0_0 .net "drain_delay", 15 0, L_0x140052380;  1 drivers
v0x600001ee2880_0 .net "pe_enable", 0 0, L_0x6000007c5a40;  1 drivers
v0x600001ee2910 .array "psum_bottom", 3 0;
v0x600001ee2910_0 .net v0x600001ee2910 0, 31 0, L_0x6000007c53b0; 1 drivers
v0x600001ee2910_1 .net v0x600001ee2910 1, 31 0, L_0x6000007c5490; 1 drivers
v0x600001ee2910_2 .net v0x600001ee2910 2, 31 0, L_0x6000007c5570; 1 drivers
v0x600001ee2910_3 .net v0x600001ee2910 3, 31 0, L_0x6000007c5650; 1 drivers
L_0x140050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee29a0 .array "psum_v", 19 0;
v0x600001ee29a0_0 .net v0x600001ee29a0 0, 31 0, L_0x140050568; 1 drivers
L_0x1400505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee29a0_1 .net v0x600001ee29a0 1, 31 0, L_0x1400505b0; 1 drivers
L_0x1400505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee29a0_2 .net v0x600001ee29a0 2, 31 0, L_0x1400505f8; 1 drivers
L_0x140050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee29a0_3 .net v0x600001ee29a0 3, 31 0, L_0x140050640; 1 drivers
v0x600001ee29a0_4 .net v0x600001ee29a0 4, 31 0, v0x600001ef4090_0; 1 drivers
v0x600001ee29a0_5 .net v0x600001ee29a0 5, 31 0, v0x600001ef55f0_0; 1 drivers
v0x600001ee29a0_6 .net v0x600001ee29a0 6, 31 0, v0x600001ef6b50_0; 1 drivers
v0x600001ee29a0_7 .net v0x600001ee29a0 7, 31 0, v0x600001ef0120_0; 1 drivers
v0x600001ee29a0_8 .net v0x600001ee29a0 8, 31 0, v0x600001ef1680_0; 1 drivers
v0x600001ee29a0_9 .net v0x600001ee29a0 9, 31 0, v0x600001ef2be0_0; 1 drivers
v0x600001ee29a0_10 .net v0x600001ee29a0 10, 31 0, v0x600001eec1b0_0; 1 drivers
v0x600001ee29a0_11 .net v0x600001ee29a0 11, 31 0, v0x600001eed710_0; 1 drivers
v0x600001ee29a0_12 .net v0x600001ee29a0 12, 31 0, v0x600001eeec70_0; 1 drivers
v0x600001ee29a0_13 .net v0x600001ee29a0 13, 31 0, v0x600001ee8240_0; 1 drivers
v0x600001ee29a0_14 .net v0x600001ee29a0 14, 31 0, v0x600001ee97a0_0; 1 drivers
v0x600001ee29a0_15 .net v0x600001ee29a0 15, 31 0, v0x600001eead00_0; 1 drivers
v0x600001ee29a0_16 .net v0x600001ee29a0 16, 31 0, v0x600001ee42d0_0; 1 drivers
v0x600001ee29a0_17 .net v0x600001ee29a0 17, 31 0, v0x600001ee5830_0; 1 drivers
v0x600001ee29a0_18 .net v0x600001ee29a0 18, 31 0, v0x600001ee6d90_0; 1 drivers
v0x600001ee29a0_19 .net v0x600001ee29a0 19, 31 0, v0x600001ee0360_0; 1 drivers
v0x600001ee2a30_0 .net "result_data", 127 0, L_0x600001dd6c60;  alias, 1 drivers
L_0x1400524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001ee2ac0_0 .net "result_ready", 0 0, L_0x1400524e8;  1 drivers
v0x600001ee2b50_0 .net "result_valid", 0 0, L_0x6000007c5c00;  alias, 1 drivers
v0x600001ee2be0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ee2c70_0 .net "skew_enable", 0 0, L_0x6000007c5ab0;  1 drivers
v0x600001ee2d00 .array "skew_input", 3 0;
v0x600001ee2d00_0 .net v0x600001ee2d00 0, 7 0, L_0x600001dd9a40; 1 drivers
v0x600001ee2d00_1 .net v0x600001ee2d00 1, 7 0, L_0x600001dd9b80; 1 drivers
v0x600001ee2d00_2 .net v0x600001ee2d00 2, 7 0, L_0x600001dd9cc0; 1 drivers
v0x600001ee2d00_3 .net v0x600001ee2d00 3, 7 0, L_0x600001dd9e00; 1 drivers
v0x600001ee2d90 .array "skew_output", 3 0;
v0x600001ee2d90_0 .net v0x600001ee2d90 0, 7 0, v0x600001efad90_0; 1 drivers
v0x600001ee2d90_1 .net v0x600001ee2d90 1, 7 0, v0x600001efb060_0; 1 drivers
v0x600001ee2d90_2 .net v0x600001ee2d90 2, 7 0, v0x600001efb330_0; 1 drivers
v0x600001ee2d90_3 .net v0x600001ee2d90 3, 7 0, v0x600001efb600_0; 1 drivers
v0x600001ee2e20_0 .net "start", 0 0, v0x600001e9bba0_0;  1 drivers
v0x600001ee2eb0_0 .var "state", 2 0;
v0x600001ee2f40_0 .var "state_next", 2 0;
v0x600001ee2fd0_0 .net "weight_load_col", 1 0, v0x600001e950e0_0;  1 drivers
v0x600001ee3060_0 .net "weight_load_data", 31 0, L_0x600001dd7520;  1 drivers
v0x600001ee30f0_0 .net "weight_load_en", 0 0, v0x600001e95170_0;  1 drivers
E_0x6000039bd3c0/0 .event anyedge, v0x600001ee2eb0_0, v0x600001ee25b0_0, v0x600001ee2e20_0, v0x600001ee30f0_0;
E_0x6000039bd3c0/1 .event anyedge, v0x600001ee2400_0, v0x600001ee27f0_0;
E_0x6000039bd3c0 .event/or E_0x6000039bd3c0/0, E_0x6000039bd3c0/1;
L_0x600001dd99a0 .part v0x600001e995f0_0, 0, 8;
L_0x140050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001dd9a40 .functor MUXZ 8, L_0x140050448, L_0x600001dd99a0, v0x600001e99710_0, C4<>;
L_0x600001dd9ae0 .part v0x600001e995f0_0, 8, 8;
L_0x140050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001dd9b80 .functor MUXZ 8, L_0x140050490, L_0x600001dd9ae0, v0x600001e99710_0, C4<>;
L_0x600001dd9c20 .part v0x600001e995f0_0, 16, 8;
L_0x1400504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001dd9cc0 .functor MUXZ 8, L_0x1400504d8, L_0x600001dd9c20, v0x600001e99710_0, C4<>;
L_0x600001dd9d60 .part v0x600001e995f0_0, 24, 8;
L_0x140050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001dd9e00 .functor MUXZ 8, L_0x140050520, L_0x600001dd9d60, v0x600001e99710_0, C4<>;
L_0x600001dd9fe0 .part L_0x600001dd7520, 0, 8;
L_0x600001dda800 .part L_0x600001dd7520, 0, 8;
L_0x600001ddb020 .part L_0x600001dd7520, 0, 8;
L_0x600001ddb840 .part L_0x600001dd7520, 0, 8;
L_0x600001ddfa20 .part L_0x600001dd7520, 8, 8;
L_0x600001ddf3e0 .part L_0x600001dd7520, 8, 8;
L_0x600001ddec60 .part L_0x600001dd7520, 8, 8;
L_0x600001dddd60 .part L_0x600001dd7520, 8, 8;
L_0x600001ddd680 .part L_0x600001dd7520, 16, 8;
L_0x600001ddcd20 .part L_0x600001dd7520, 16, 8;
L_0x600001dde300 .part L_0x600001dd7520, 16, 8;
L_0x600001dd4500 .part L_0x600001dd7520, 16, 8;
L_0x600001dd4d20 .part L_0x600001dd7520, 24, 8;
L_0x600001dd5540 .part L_0x600001dd7520, 24, 8;
L_0x600001dd5d60 .part L_0x600001dd7520, 24, 8;
L_0x600001dd6580 .part L_0x600001dd7520, 24, 8;
L_0x600001dd6c60 .concat8 [ 32 32 32 32], L_0x6000007c5730, L_0x6000007c57a0, L_0x6000007c5810, L_0x6000007c5880;
L_0x600001dd6d00 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140052188;
L_0x600001dd6da0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400521d0;
L_0x600001dd6e40 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140052218;
L_0x600001dd6ee0 .reduce/nor v0x600001e95170_0;
L_0x600001dd6f80 .cmp/ne 3, v0x600001ee2eb0_0, L_0x140052260;
L_0x600001dd7020 .cmp/ne 3, v0x600001ee2eb0_0, L_0x1400522a8;
L_0x600001dd70c0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400522f0;
L_0x600001dd7160 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140052338;
L_0x600001dd7200 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400523c8;
L_0x600001dd72a0 .cmp/ge 16, v0x600001ee25b0_0, L_0x140052380;
L_0x600001dd7340 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140052410;
L_0x600001dd73e0 .arith/sum 32, L_0x1400532b0, L_0x140052458;
L_0x600001dd7480 .cmp/gt 32, L_0x600001dd73e0, L_0x600001dd7340;
S_0x148f97820 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000002fe400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000002fe440 .param/l "col" 1 7 248, +C4<00>;
L_0x6000007c53b0 .functor BUFZ 32, v0x600001ee42d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x148f84ac0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x148f97820;
 .timescale 0 0;
v0x600001efaa30 .array "delay_stages", 5 0, 31 0;
v0x600001efaac0_0 .var/i "i", 31 0;
S_0x148f7f8d0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000002fe380 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000002fe3c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000007c5490 .functor BUFZ 32, v0x600001ee5830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x148f55630 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x148f7f8d0;
 .timescale 0 0;
v0x600001efab50 .array "delay_stages", 3 0, 31 0;
v0x600001efabe0_0 .var/i "i", 31 0;
S_0x148f551f0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000002fe480 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000002fe4c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000007c5570 .functor BUFZ 32, v0x600001ee6d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x148f7b080 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x148f551f0;
 .timescale 0 0;
v0x600001efac70 .array "delay_stages", 1 0, 31 0;
v0x600001efad00_0 .var/i "i", 31 0;
S_0x148f78a30 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000002fe500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000002fe540 .param/l "col" 1 7 248, +C4<011>;
L_0x6000007c5650 .functor BUFZ 32, v0x600001ee0360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x148f763e0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x148f78a30;
 .timescale 0 0;
L_0x6000007c56c0 .functor BUFZ 32, L_0x6000007c5650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x148f73d90 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bd640 .param/l "row" 1 7 142, +C4<00>;
v0x600001efae20_0 .net *"_ivl_1", 7 0, L_0x600001dd99a0;  1 drivers
v0x600001efaeb0_0 .net/2u *"_ivl_2", 7 0, L_0x140050448;  1 drivers
S_0x148f71740 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x148f73d90;
 .timescale 0 0;
v0x600001efad90_0 .var "out_reg", 7 0;
S_0x148f6f0f0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bd6c0 .param/l "row" 1 7 142, +C4<01>;
v0x600001efb0f0_0 .net *"_ivl_1", 7 0, L_0x600001dd9ae0;  1 drivers
v0x600001efb180_0 .net/2u *"_ivl_2", 7 0, L_0x140050490;  1 drivers
S_0x148f6caa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x148f6f0f0;
 .timescale 0 0;
v0x600001efaf40 .array "delay_stages", 0 0, 7 0;
v0x600001efafd0_0 .var/i "i", 31 0;
v0x600001efb060_0 .var "out_reg", 7 0;
S_0x148f6a450 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bd740 .param/l "row" 1 7 142, +C4<010>;
v0x600001efb3c0_0 .net *"_ivl_1", 7 0, L_0x600001dd9c20;  1 drivers
v0x600001efb450_0 .net/2u *"_ivl_2", 7 0, L_0x1400504d8;  1 drivers
S_0x148f67e00 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x148f6a450;
 .timescale 0 0;
v0x600001efb210 .array "delay_stages", 1 0, 7 0;
v0x600001efb2a0_0 .var/i "i", 31 0;
v0x600001efb330_0 .var "out_reg", 7 0;
S_0x148f657b0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bd7c0 .param/l "row" 1 7 142, +C4<011>;
v0x600001efb690_0 .net *"_ivl_1", 7 0, L_0x600001dd9d60;  1 drivers
v0x600001efb720_0 .net/2u *"_ivl_2", 7 0, L_0x140050520;  1 drivers
S_0x148f63160 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x148f657b0;
 .timescale 0 0;
v0x600001efb4e0 .array "delay_stages", 2 0, 7 0;
v0x600001efb570_0 .var/i "i", 31 0;
v0x600001efb600_0 .var "out_reg", 7 0;
S_0x148f60b10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bd600 .param/l "row" 1 7 213, +C4<00>;
S_0x148f5e4c0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x148f60b10;
 .timescale 0 0;
P_0x6000039bd880 .param/l "col" 1 7 214, +C4<00>;
L_0x6000007ca1b0 .functor AND 1, v0x600001e95170_0, L_0x600001dd9f40, C4<1>, C4<1>;
L_0x6000007ca060 .functor AND 1, L_0x600001dda120, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007ca0d0 .functor OR 1, L_0x600001dda080, L_0x6000007ca060, C4<0>, C4<0>;
L_0x6000007c9f80 .functor AND 1, L_0x1400524a0, L_0x6000007ca0d0, C4<1>, C4<1>;
L_0x6000007c9ff0 .functor AND 1, L_0x6000007c9f80, L_0x600001dda260, C4<1>, C4<1>;
v0x600001ef4360_0 .net *"_ivl_0", 2 0, L_0x600001dd9ea0;  1 drivers
L_0x140050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ef43f0_0 .net/2u *"_ivl_11", 2 0, L_0x140050718;  1 drivers
v0x600001ef4480_0 .net *"_ivl_13", 0 0, L_0x600001dda080;  1 drivers
L_0x140050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ef4510_0 .net/2u *"_ivl_15", 2 0, L_0x140050760;  1 drivers
v0x600001ef45a0_0 .net *"_ivl_17", 0 0, L_0x600001dda120;  1 drivers
v0x600001ef4630_0 .net *"_ivl_20", 0 0, L_0x6000007ca060;  1 drivers
v0x600001ef46c0_0 .net *"_ivl_22", 0 0, L_0x6000007ca0d0;  1 drivers
v0x600001ef4750_0 .net *"_ivl_24", 0 0, L_0x6000007c9f80;  1 drivers
v0x600001ef47e0_0 .net *"_ivl_25", 31 0, L_0x600001dda1c0;  1 drivers
L_0x1400507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef4870_0 .net *"_ivl_28", 15 0, L_0x1400507a8;  1 drivers
L_0x1400507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef4900_0 .net/2u *"_ivl_29", 31 0, L_0x1400507f0;  1 drivers
L_0x140050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ef4990_0 .net *"_ivl_3", 0 0, L_0x140050688;  1 drivers
v0x600001ef4a20_0 .net *"_ivl_31", 0 0, L_0x600001dda260;  1 drivers
L_0x1400506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ef4ab0_0 .net/2u *"_ivl_4", 2 0, L_0x1400506d0;  1 drivers
v0x600001ef4b40_0 .net *"_ivl_6", 0 0, L_0x600001dd9f40;  1 drivers
v0x600001ef4bd0_0 .net "do_clear", 0 0, L_0x6000007c9ff0;  1 drivers
v0x600001ef4c60_0 .net "load_weight", 0 0, L_0x6000007ca1b0;  1 drivers
v0x600001ef4cf0_0 .net "weight_in", 7 0, L_0x600001dd9fe0;  1 drivers
L_0x600001dd9ea0 .concat [ 2 1 0 0], v0x600001e950e0_0, L_0x140050688;
L_0x600001dd9f40 .cmp/eq 3, L_0x600001dd9ea0, L_0x1400506d0;
L_0x600001dda080 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050718;
L_0x600001dda120 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050760;
L_0x600001dda1c0 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x1400507a8;
L_0x600001dda260 .cmp/eq 32, L_0x600001dda1c0, L_0x1400507f0;
S_0x148f5be70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f5e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fe700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fe740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001efb7b0_0 .net *"_ivl_11", 0 0, L_0x600001dda4e0;  1 drivers
v0x600001efb840_0 .net *"_ivl_12", 15 0, L_0x600001dda580;  1 drivers
v0x600001efb8d0_0 .net/s *"_ivl_4", 15 0, L_0x600001dda300;  1 drivers
v0x600001efb960_0 .net/s *"_ivl_6", 15 0, L_0x600001dda3a0;  1 drivers
v0x600001efb9f0_0 .net/s "a_signed", 7 0, v0x600001efbba0_0;  1 drivers
v0x600001efba80_0 .net "act_in", 7 0, L_0x6000007ca370;  alias, 1 drivers
v0x600001efbb10_0 .var "act_out", 7 0;
v0x600001efbba0_0 .var "act_reg", 7 0;
v0x600001efbc30_0 .net "clear_acc", 0 0, L_0x6000007c9ff0;  alias, 1 drivers
v0x600001efbcc0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001efbd50_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001efbde0_0 .net "load_weight", 0 0, L_0x6000007ca1b0;  alias, 1 drivers
v0x600001efbe70_0 .net/s "product", 15 0, L_0x600001dda440;  1 drivers
v0x600001efbf00_0 .net/s "product_ext", 31 0, L_0x600001dda620;  1 drivers
v0x600001ef4000_0 .net "psum_in", 31 0, L_0x140050568;  alias, 1 drivers
v0x600001ef4090_0 .var "psum_out", 31 0;
v0x600001ef4120_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ef41b0_0 .net/s "w_signed", 7 0, v0x600001ef42d0_0;  1 drivers
v0x600001ef4240_0 .net "weight_in", 7 0, L_0x600001dd9fe0;  alias, 1 drivers
v0x600001ef42d0_0 .var "weight_reg", 7 0;
L_0x600001dda300 .extend/s 16, v0x600001efbba0_0;
L_0x600001dda3a0 .extend/s 16, v0x600001ef42d0_0;
L_0x600001dda440 .arith/mult 16, L_0x600001dda300, L_0x600001dda3a0;
L_0x600001dda4e0 .part L_0x600001dda440, 15, 1;
LS_0x600001dda580_0_0 .concat [ 1 1 1 1], L_0x600001dda4e0, L_0x600001dda4e0, L_0x600001dda4e0, L_0x600001dda4e0;
LS_0x600001dda580_0_4 .concat [ 1 1 1 1], L_0x600001dda4e0, L_0x600001dda4e0, L_0x600001dda4e0, L_0x600001dda4e0;
LS_0x600001dda580_0_8 .concat [ 1 1 1 1], L_0x600001dda4e0, L_0x600001dda4e0, L_0x600001dda4e0, L_0x600001dda4e0;
LS_0x600001dda580_0_12 .concat [ 1 1 1 1], L_0x600001dda4e0, L_0x600001dda4e0, L_0x600001dda4e0, L_0x600001dda4e0;
L_0x600001dda580 .concat [ 4 4 4 4], LS_0x600001dda580_0_0, LS_0x600001dda580_0_4, LS_0x600001dda580_0_8, LS_0x600001dda580_0_12;
L_0x600001dda620 .concat [ 16 16 0 0], L_0x600001dda440, L_0x600001dda580;
S_0x148f59820 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x148f60b10;
 .timescale 0 0;
P_0x6000039bda00 .param/l "col" 1 7 214, +C4<01>;
L_0x6000007c9dc0 .functor AND 1, v0x600001e95170_0, L_0x600001dda760, C4<1>, C4<1>;
L_0x6000007c9e30 .functor AND 1, L_0x600001dda940, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c9ce0 .functor OR 1, L_0x600001dda8a0, L_0x6000007c9e30, C4<0>, C4<0>;
L_0x6000007c9d50 .functor AND 1, L_0x1400524a0, L_0x6000007c9ce0, C4<1>, C4<1>;
L_0x6000007c9c00 .functor AND 1, L_0x6000007c9d50, L_0x600001ddaa80, C4<1>, C4<1>;
v0x600001ef58c0_0 .net *"_ivl_0", 2 0, L_0x600001dda6c0;  1 drivers
L_0x1400508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ef5950_0 .net/2u *"_ivl_11", 2 0, L_0x1400508c8;  1 drivers
v0x600001ef59e0_0 .net *"_ivl_13", 0 0, L_0x600001dda8a0;  1 drivers
L_0x140050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ef5a70_0 .net/2u *"_ivl_15", 2 0, L_0x140050910;  1 drivers
v0x600001ef5b00_0 .net *"_ivl_17", 0 0, L_0x600001dda940;  1 drivers
v0x600001ef5b90_0 .net *"_ivl_20", 0 0, L_0x6000007c9e30;  1 drivers
v0x600001ef5c20_0 .net *"_ivl_22", 0 0, L_0x6000007c9ce0;  1 drivers
v0x600001ef5cb0_0 .net *"_ivl_24", 0 0, L_0x6000007c9d50;  1 drivers
v0x600001ef5d40_0 .net *"_ivl_25", 31 0, L_0x600001dda9e0;  1 drivers
L_0x140050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef5dd0_0 .net *"_ivl_28", 15 0, L_0x140050958;  1 drivers
L_0x1400509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef5e60_0 .net/2u *"_ivl_29", 31 0, L_0x1400509a0;  1 drivers
L_0x140050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ef5ef0_0 .net *"_ivl_3", 0 0, L_0x140050838;  1 drivers
v0x600001ef5f80_0 .net *"_ivl_31", 0 0, L_0x600001ddaa80;  1 drivers
L_0x140050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001ef6010_0 .net/2u *"_ivl_4", 2 0, L_0x140050880;  1 drivers
v0x600001ef60a0_0 .net *"_ivl_6", 0 0, L_0x600001dda760;  1 drivers
v0x600001ef6130_0 .net "do_clear", 0 0, L_0x6000007c9c00;  1 drivers
v0x600001ef61c0_0 .net "load_weight", 0 0, L_0x6000007c9dc0;  1 drivers
v0x600001ef6250_0 .net "weight_in", 7 0, L_0x600001dda800;  1 drivers
L_0x600001dda6c0 .concat [ 2 1 0 0], v0x600001e950e0_0, L_0x140050838;
L_0x600001dda760 .cmp/eq 3, L_0x600001dda6c0, L_0x140050880;
L_0x600001dda8a0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400508c8;
L_0x600001dda940 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050910;
L_0x600001dda9e0 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140050958;
L_0x600001ddaa80 .cmp/eq 32, L_0x600001dda9e0, L_0x1400509a0;
S_0x148f571d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f59820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fe780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fe7c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ef4d80_0 .net *"_ivl_11", 0 0, L_0x600001ddad00;  1 drivers
v0x600001ef4e10_0 .net *"_ivl_12", 15 0, L_0x600001ddada0;  1 drivers
v0x600001ef4ea0_0 .net/s *"_ivl_4", 15 0, L_0x600001ddab20;  1 drivers
v0x600001ef4f30_0 .net/s *"_ivl_6", 15 0, L_0x600001ddabc0;  1 drivers
v0x600001ef4fc0_0 .net/s "a_signed", 7 0, v0x600001ef5170_0;  1 drivers
v0x600001ef5050_0 .net "act_in", 7 0, v0x600001efbb10_0;  alias, 1 drivers
v0x600001ef50e0_0 .var "act_out", 7 0;
v0x600001ef5170_0 .var "act_reg", 7 0;
v0x600001ef5200_0 .net "clear_acc", 0 0, L_0x6000007c9c00;  alias, 1 drivers
v0x600001ef5290_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ef5320_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ef53b0_0 .net "load_weight", 0 0, L_0x6000007c9dc0;  alias, 1 drivers
v0x600001ef5440_0 .net/s "product", 15 0, L_0x600001ddac60;  1 drivers
v0x600001ef54d0_0 .net/s "product_ext", 31 0, L_0x600001ddae40;  1 drivers
v0x600001ef5560_0 .net "psum_in", 31 0, L_0x1400505b0;  alias, 1 drivers
v0x600001ef55f0_0 .var "psum_out", 31 0;
v0x600001ef5680_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ef5710_0 .net/s "w_signed", 7 0, v0x600001ef5830_0;  1 drivers
v0x600001ef57a0_0 .net "weight_in", 7 0, L_0x600001dda800;  alias, 1 drivers
v0x600001ef5830_0 .var "weight_reg", 7 0;
L_0x600001ddab20 .extend/s 16, v0x600001ef5170_0;
L_0x600001ddabc0 .extend/s 16, v0x600001ef5830_0;
L_0x600001ddac60 .arith/mult 16, L_0x600001ddab20, L_0x600001ddabc0;
L_0x600001ddad00 .part L_0x600001ddac60, 15, 1;
LS_0x600001ddada0_0_0 .concat [ 1 1 1 1], L_0x600001ddad00, L_0x600001ddad00, L_0x600001ddad00, L_0x600001ddad00;
LS_0x600001ddada0_0_4 .concat [ 1 1 1 1], L_0x600001ddad00, L_0x600001ddad00, L_0x600001ddad00, L_0x600001ddad00;
LS_0x600001ddada0_0_8 .concat [ 1 1 1 1], L_0x600001ddad00, L_0x600001ddad00, L_0x600001ddad00, L_0x600001ddad00;
LS_0x600001ddada0_0_12 .concat [ 1 1 1 1], L_0x600001ddad00, L_0x600001ddad00, L_0x600001ddad00, L_0x600001ddad00;
L_0x600001ddada0 .concat [ 4 4 4 4], LS_0x600001ddada0_0_0, LS_0x600001ddada0_0_4, LS_0x600001ddada0_0_8, LS_0x600001ddada0_0_12;
L_0x600001ddae40 .concat [ 16 16 0 0], L_0x600001ddac60, L_0x600001ddada0;
S_0x148f7c180 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x148f60b10;
 .timescale 0 0;
P_0x6000039bdb00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000007caca0 .functor AND 1, v0x600001e95170_0, L_0x600001ddaf80, C4<1>, C4<1>;
L_0x6000007cac30 .functor AND 1, L_0x600001ddb160, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007cabc0 .functor OR 1, L_0x600001ddb0c0, L_0x6000007cac30, C4<0>, C4<0>;
L_0x6000007c9650 .functor AND 1, L_0x1400524a0, L_0x6000007cabc0, C4<1>, C4<1>;
L_0x6000007c90a0 .functor AND 1, L_0x6000007c9650, L_0x600001ddb2a0, C4<1>, C4<1>;
v0x600001ef6e20_0 .net *"_ivl_0", 3 0, L_0x600001ddaee0;  1 drivers
L_0x140050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ef6eb0_0 .net/2u *"_ivl_11", 2 0, L_0x140050a78;  1 drivers
v0x600001ef6f40_0 .net *"_ivl_13", 0 0, L_0x600001ddb0c0;  1 drivers
L_0x140050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ef6fd0_0 .net/2u *"_ivl_15", 2 0, L_0x140050ac0;  1 drivers
v0x600001ef7060_0 .net *"_ivl_17", 0 0, L_0x600001ddb160;  1 drivers
v0x600001ef70f0_0 .net *"_ivl_20", 0 0, L_0x6000007cac30;  1 drivers
v0x600001ef7180_0 .net *"_ivl_22", 0 0, L_0x6000007cabc0;  1 drivers
v0x600001ef7210_0 .net *"_ivl_24", 0 0, L_0x6000007c9650;  1 drivers
v0x600001ef72a0_0 .net *"_ivl_25", 31 0, L_0x600001ddb200;  1 drivers
L_0x140050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef7330_0 .net *"_ivl_28", 15 0, L_0x140050b08;  1 drivers
L_0x140050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef73c0_0 .net/2u *"_ivl_29", 31 0, L_0x140050b50;  1 drivers
L_0x1400509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ef7450_0 .net *"_ivl_3", 1 0, L_0x1400509e8;  1 drivers
v0x600001ef74e0_0 .net *"_ivl_31", 0 0, L_0x600001ddb2a0;  1 drivers
L_0x140050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001ef7570_0 .net/2u *"_ivl_4", 3 0, L_0x140050a30;  1 drivers
v0x600001ef7600_0 .net *"_ivl_6", 0 0, L_0x600001ddaf80;  1 drivers
v0x600001ef7690_0 .net "do_clear", 0 0, L_0x6000007c90a0;  1 drivers
v0x600001ef7720_0 .net "load_weight", 0 0, L_0x6000007caca0;  1 drivers
v0x600001ef77b0_0 .net "weight_in", 7 0, L_0x600001ddb020;  1 drivers
L_0x600001ddaee0 .concat [ 2 2 0 0], v0x600001e950e0_0, L_0x1400509e8;
L_0x600001ddaf80 .cmp/eq 4, L_0x600001ddaee0, L_0x140050a30;
L_0x600001ddb0c0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050a78;
L_0x600001ddb160 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050ac0;
L_0x600001ddb200 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140050b08;
L_0x600001ddb2a0 .cmp/eq 32, L_0x600001ddb200, L_0x140050b50;
S_0x148f7c2f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f7c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fe800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fe840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ef62e0_0 .net *"_ivl_11", 0 0, L_0x600001ddb520;  1 drivers
v0x600001ef6370_0 .net *"_ivl_12", 15 0, L_0x600001ddb5c0;  1 drivers
v0x600001ef6400_0 .net/s *"_ivl_4", 15 0, L_0x600001ddb340;  1 drivers
v0x600001ef6490_0 .net/s *"_ivl_6", 15 0, L_0x600001ddb3e0;  1 drivers
v0x600001ef6520_0 .net/s "a_signed", 7 0, v0x600001ef66d0_0;  1 drivers
v0x600001ef65b0_0 .net "act_in", 7 0, v0x600001ef50e0_0;  alias, 1 drivers
v0x600001ef6640_0 .var "act_out", 7 0;
v0x600001ef66d0_0 .var "act_reg", 7 0;
v0x600001ef6760_0 .net "clear_acc", 0 0, L_0x6000007c90a0;  alias, 1 drivers
v0x600001ef67f0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ef6880_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ef6910_0 .net "load_weight", 0 0, L_0x6000007caca0;  alias, 1 drivers
v0x600001ef69a0_0 .net/s "product", 15 0, L_0x600001ddb480;  1 drivers
v0x600001ef6a30_0 .net/s "product_ext", 31 0, L_0x600001ddb660;  1 drivers
v0x600001ef6ac0_0 .net "psum_in", 31 0, L_0x1400505f8;  alias, 1 drivers
v0x600001ef6b50_0 .var "psum_out", 31 0;
v0x600001ef6be0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ef6c70_0 .net/s "w_signed", 7 0, v0x600001ef6d90_0;  1 drivers
v0x600001ef6d00_0 .net "weight_in", 7 0, L_0x600001ddb020;  alias, 1 drivers
v0x600001ef6d90_0 .var "weight_reg", 7 0;
L_0x600001ddb340 .extend/s 16, v0x600001ef66d0_0;
L_0x600001ddb3e0 .extend/s 16, v0x600001ef6d90_0;
L_0x600001ddb480 .arith/mult 16, L_0x600001ddb340, L_0x600001ddb3e0;
L_0x600001ddb520 .part L_0x600001ddb480, 15, 1;
LS_0x600001ddb5c0_0_0 .concat [ 1 1 1 1], L_0x600001ddb520, L_0x600001ddb520, L_0x600001ddb520, L_0x600001ddb520;
LS_0x600001ddb5c0_0_4 .concat [ 1 1 1 1], L_0x600001ddb520, L_0x600001ddb520, L_0x600001ddb520, L_0x600001ddb520;
LS_0x600001ddb5c0_0_8 .concat [ 1 1 1 1], L_0x600001ddb520, L_0x600001ddb520, L_0x600001ddb520, L_0x600001ddb520;
LS_0x600001ddb5c0_0_12 .concat [ 1 1 1 1], L_0x600001ddb520, L_0x600001ddb520, L_0x600001ddb520, L_0x600001ddb520;
L_0x600001ddb5c0 .concat [ 4 4 4 4], LS_0x600001ddb5c0_0_0, LS_0x600001ddb5c0_0_4, LS_0x600001ddb5c0_0_8, LS_0x600001ddb5c0_0_12;
L_0x600001ddb660 .concat [ 16 16 0 0], L_0x600001ddb480, L_0x600001ddb5c0;
S_0x148f79b30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x148f60b10;
 .timescale 0 0;
P_0x6000039bd9c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000007c8380 .functor AND 1, v0x600001e95170_0, L_0x600001ddb7a0, C4<1>, C4<1>;
L_0x6000007c91f0 .functor AND 1, L_0x600001ddb980, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c9180 .functor OR 1, L_0x600001ddb8e0, L_0x6000007c91f0, C4<0>, C4<0>;
L_0x6000007c9110 .functor AND 1, L_0x1400524a0, L_0x6000007c9180, C4<1>, C4<1>;
L_0x6000007c9570 .functor AND 1, L_0x6000007c9110, L_0x600001ddbac0, C4<1>, C4<1>;
v0x600001ef03f0_0 .net *"_ivl_0", 3 0, L_0x600001ddb700;  1 drivers
L_0x140050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ef0480_0 .net/2u *"_ivl_11", 2 0, L_0x140050c28;  1 drivers
v0x600001ef0510_0 .net *"_ivl_13", 0 0, L_0x600001ddb8e0;  1 drivers
L_0x140050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ef05a0_0 .net/2u *"_ivl_15", 2 0, L_0x140050c70;  1 drivers
v0x600001ef0630_0 .net *"_ivl_17", 0 0, L_0x600001ddb980;  1 drivers
v0x600001ef06c0_0 .net *"_ivl_20", 0 0, L_0x6000007c91f0;  1 drivers
v0x600001ef0750_0 .net *"_ivl_22", 0 0, L_0x6000007c9180;  1 drivers
v0x600001ef07e0_0 .net *"_ivl_24", 0 0, L_0x6000007c9110;  1 drivers
v0x600001ef0870_0 .net *"_ivl_25", 31 0, L_0x600001ddba20;  1 drivers
L_0x140050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef0900_0 .net *"_ivl_28", 15 0, L_0x140050cb8;  1 drivers
L_0x140050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef0990_0 .net/2u *"_ivl_29", 31 0, L_0x140050d00;  1 drivers
L_0x140050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ef0a20_0 .net *"_ivl_3", 1 0, L_0x140050b98;  1 drivers
v0x600001ef0ab0_0 .net *"_ivl_31", 0 0, L_0x600001ddbac0;  1 drivers
L_0x140050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001ef0b40_0 .net/2u *"_ivl_4", 3 0, L_0x140050be0;  1 drivers
v0x600001ef0bd0_0 .net *"_ivl_6", 0 0, L_0x600001ddb7a0;  1 drivers
v0x600001ef0c60_0 .net "do_clear", 0 0, L_0x6000007c9570;  1 drivers
v0x600001ef0cf0_0 .net "load_weight", 0 0, L_0x6000007c8380;  1 drivers
v0x600001ef0d80_0 .net "weight_in", 7 0, L_0x600001ddb840;  1 drivers
L_0x600001ddb700 .concat [ 2 2 0 0], v0x600001e950e0_0, L_0x140050b98;
L_0x600001ddb7a0 .cmp/eq 4, L_0x600001ddb700, L_0x140050be0;
L_0x600001ddb8e0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050c28;
L_0x600001ddb980 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050c70;
L_0x600001ddba20 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140050cb8;
L_0x600001ddbac0 .cmp/eq 32, L_0x600001ddba20, L_0x140050d00;
S_0x148f79ca0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f79b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fe980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fe9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ef7840_0 .net *"_ivl_11", 0 0, L_0x600001ddbd40;  1 drivers
v0x600001ef78d0_0 .net *"_ivl_12", 15 0, L_0x600001ddbde0;  1 drivers
v0x600001ef7960_0 .net/s *"_ivl_4", 15 0, L_0x600001ddbb60;  1 drivers
v0x600001ef79f0_0 .net/s *"_ivl_6", 15 0, L_0x600001ddbc00;  1 drivers
v0x600001ef7a80_0 .net/s "a_signed", 7 0, v0x600001ef7c30_0;  1 drivers
v0x600001ef7b10_0 .net "act_in", 7 0, v0x600001ef6640_0;  alias, 1 drivers
v0x600001ef7ba0_0 .var "act_out", 7 0;
v0x600001ef7c30_0 .var "act_reg", 7 0;
v0x600001ef7cc0_0 .net "clear_acc", 0 0, L_0x6000007c9570;  alias, 1 drivers
v0x600001ef7d50_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ef7de0_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ef7e70_0 .net "load_weight", 0 0, L_0x6000007c8380;  alias, 1 drivers
v0x600001ef7f00_0 .net/s "product", 15 0, L_0x600001ddbca0;  1 drivers
v0x600001ef0000_0 .net/s "product_ext", 31 0, L_0x600001ddbe80;  1 drivers
v0x600001ef0090_0 .net "psum_in", 31 0, L_0x140050640;  alias, 1 drivers
v0x600001ef0120_0 .var "psum_out", 31 0;
v0x600001ef01b0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ef0240_0 .net/s "w_signed", 7 0, v0x600001ef0360_0;  1 drivers
v0x600001ef02d0_0 .net "weight_in", 7 0, L_0x600001ddb840;  alias, 1 drivers
v0x600001ef0360_0 .var "weight_reg", 7 0;
L_0x600001ddbb60 .extend/s 16, v0x600001ef7c30_0;
L_0x600001ddbc00 .extend/s 16, v0x600001ef0360_0;
L_0x600001ddbca0 .arith/mult 16, L_0x600001ddbb60, L_0x600001ddbc00;
L_0x600001ddbd40 .part L_0x600001ddbca0, 15, 1;
LS_0x600001ddbde0_0_0 .concat [ 1 1 1 1], L_0x600001ddbd40, L_0x600001ddbd40, L_0x600001ddbd40, L_0x600001ddbd40;
LS_0x600001ddbde0_0_4 .concat [ 1 1 1 1], L_0x600001ddbd40, L_0x600001ddbd40, L_0x600001ddbd40, L_0x600001ddbd40;
LS_0x600001ddbde0_0_8 .concat [ 1 1 1 1], L_0x600001ddbd40, L_0x600001ddbd40, L_0x600001ddbd40, L_0x600001ddbd40;
LS_0x600001ddbde0_0_12 .concat [ 1 1 1 1], L_0x600001ddbd40, L_0x600001ddbd40, L_0x600001ddbd40, L_0x600001ddbd40;
L_0x600001ddbde0 .concat [ 4 4 4 4], LS_0x600001ddbde0_0_0, LS_0x600001ddbde0_0_4, LS_0x600001ddbde0_0_8, LS_0x600001ddbde0_0_12;
L_0x600001ddbe80 .concat [ 16 16 0 0], L_0x600001ddbca0, L_0x600001ddbde0;
S_0x148f774e0 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bdcc0 .param/l "row" 1 7 213, +C4<01>;
S_0x148f77650 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x148f774e0;
 .timescale 0 0;
P_0x6000039bdd40 .param/l "col" 1 7 214, +C4<00>;
L_0x6000007cb6b0 .functor AND 1, v0x600001e95170_0, L_0x600001ddfb60, C4<1>, C4<1>;
L_0x6000007cb790 .functor AND 1, L_0x600001ddfe80, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007cb800 .functor OR 1, L_0x600001ddf7a0, L_0x6000007cb790, C4<0>, C4<0>;
L_0x6000007cb870 .functor AND 1, L_0x1400524a0, L_0x6000007cb800, C4<1>, C4<1>;
L_0x6000007cb8e0 .functor AND 1, L_0x6000007cb870, L_0x600001ddfd40, C4<1>, C4<1>;
v0x600001ef1950_0 .net *"_ivl_0", 2 0, L_0x600001ddbf20;  1 drivers
L_0x140050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ef19e0_0 .net/2u *"_ivl_11", 2 0, L_0x140050dd8;  1 drivers
v0x600001ef1a70_0 .net *"_ivl_13", 0 0, L_0x600001ddf7a0;  1 drivers
L_0x140050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ef1b00_0 .net/2u *"_ivl_15", 2 0, L_0x140050e20;  1 drivers
v0x600001ef1b90_0 .net *"_ivl_17", 0 0, L_0x600001ddfe80;  1 drivers
v0x600001ef1c20_0 .net *"_ivl_20", 0 0, L_0x6000007cb790;  1 drivers
v0x600001ef1cb0_0 .net *"_ivl_22", 0 0, L_0x6000007cb800;  1 drivers
v0x600001ef1d40_0 .net *"_ivl_24", 0 0, L_0x6000007cb870;  1 drivers
v0x600001ef1dd0_0 .net *"_ivl_25", 31 0, L_0x600001ddf660;  1 drivers
L_0x140050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef1e60_0 .net *"_ivl_28", 15 0, L_0x140050e68;  1 drivers
L_0x140050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef1ef0_0 .net/2u *"_ivl_29", 31 0, L_0x140050eb0;  1 drivers
L_0x140050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ef1f80_0 .net *"_ivl_3", 0 0, L_0x140050d48;  1 drivers
v0x600001ef2010_0 .net *"_ivl_31", 0 0, L_0x600001ddfd40;  1 drivers
L_0x140050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ef20a0_0 .net/2u *"_ivl_4", 2 0, L_0x140050d90;  1 drivers
v0x600001ef2130_0 .net *"_ivl_6", 0 0, L_0x600001ddfb60;  1 drivers
v0x600001ef21c0_0 .net "do_clear", 0 0, L_0x6000007cb8e0;  1 drivers
v0x600001ef2250_0 .net "load_weight", 0 0, L_0x6000007cb6b0;  1 drivers
v0x600001ef22e0_0 .net "weight_in", 7 0, L_0x600001ddfa20;  1 drivers
L_0x600001ddbf20 .concat [ 2 1 0 0], v0x600001e950e0_0, L_0x140050d48;
L_0x600001ddfb60 .cmp/eq 3, L_0x600001ddbf20, L_0x140050d90;
L_0x600001ddf7a0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050dd8;
L_0x600001ddfe80 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050e20;
L_0x600001ddf660 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140050e68;
L_0x600001ddfd40 .cmp/eq 32, L_0x600001ddf660, L_0x140050eb0;
S_0x148f74e90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f77650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fea00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fea40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ef0e10_0 .net *"_ivl_11", 0 0, L_0x600001ddfac0;  1 drivers
v0x600001ef0ea0_0 .net *"_ivl_12", 15 0, L_0x600001ddf2a0;  1 drivers
v0x600001ef0f30_0 .net/s *"_ivl_4", 15 0, L_0x600001ddf520;  1 drivers
v0x600001ef0fc0_0 .net/s *"_ivl_6", 15 0, L_0x600001ddfc00;  1 drivers
v0x600001ef1050_0 .net/s "a_signed", 7 0, v0x600001ef1200_0;  1 drivers
v0x600001ef10e0_0 .net "act_in", 7 0, L_0x6000007ca220;  alias, 1 drivers
v0x600001ef1170_0 .var "act_out", 7 0;
v0x600001ef1200_0 .var "act_reg", 7 0;
v0x600001ef1290_0 .net "clear_acc", 0 0, L_0x6000007cb8e0;  alias, 1 drivers
v0x600001ef1320_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ef13b0_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ef1440_0 .net "load_weight", 0 0, L_0x6000007cb6b0;  alias, 1 drivers
v0x600001ef14d0_0 .net/s "product", 15 0, L_0x600001ddf200;  1 drivers
v0x600001ef1560_0 .net/s "product_ext", 31 0, L_0x600001ddf980;  1 drivers
v0x600001ef15f0_0 .net "psum_in", 31 0, v0x600001ef4090_0;  alias, 1 drivers
v0x600001ef1680_0 .var "psum_out", 31 0;
v0x600001ef1710_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ef17a0_0 .net/s "w_signed", 7 0, v0x600001ef18c0_0;  1 drivers
v0x600001ef1830_0 .net "weight_in", 7 0, L_0x600001ddfa20;  alias, 1 drivers
v0x600001ef18c0_0 .var "weight_reg", 7 0;
L_0x600001ddf520 .extend/s 16, v0x600001ef1200_0;
L_0x600001ddfc00 .extend/s 16, v0x600001ef18c0_0;
L_0x600001ddf200 .arith/mult 16, L_0x600001ddf520, L_0x600001ddfc00;
L_0x600001ddfac0 .part L_0x600001ddf200, 15, 1;
LS_0x600001ddf2a0_0_0 .concat [ 1 1 1 1], L_0x600001ddfac0, L_0x600001ddfac0, L_0x600001ddfac0, L_0x600001ddfac0;
LS_0x600001ddf2a0_0_4 .concat [ 1 1 1 1], L_0x600001ddfac0, L_0x600001ddfac0, L_0x600001ddfac0, L_0x600001ddfac0;
LS_0x600001ddf2a0_0_8 .concat [ 1 1 1 1], L_0x600001ddfac0, L_0x600001ddfac0, L_0x600001ddfac0, L_0x600001ddfac0;
LS_0x600001ddf2a0_0_12 .concat [ 1 1 1 1], L_0x600001ddfac0, L_0x600001ddfac0, L_0x600001ddfac0, L_0x600001ddfac0;
L_0x600001ddf2a0 .concat [ 4 4 4 4], LS_0x600001ddf2a0_0_0, LS_0x600001ddf2a0_0_4, LS_0x600001ddf2a0_0_8, LS_0x600001ddf2a0_0_12;
L_0x600001ddf980 .concat [ 16 16 0 0], L_0x600001ddf200, L_0x600001ddf2a0;
S_0x148f75000 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x148f774e0;
 .timescale 0 0;
P_0x6000039bd980 .param/l "col" 1 7 214, +C4<01>;
L_0x6000007cba30 .functor AND 1, v0x600001e95170_0, L_0x600001ddf840, C4<1>, C4<1>;
L_0x6000007cbaa0 .functor AND 1, L_0x600001ddf480, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007cbb10 .functor OR 1, L_0x600001ddf700, L_0x6000007cbaa0, C4<0>, C4<0>;
L_0x6000007cbb80 .functor AND 1, L_0x1400524a0, L_0x6000007cbb10, C4<1>, C4<1>;
L_0x6000007cbbf0 .functor AND 1, L_0x6000007cbb80, L_0x600001ddf0c0, C4<1>, C4<1>;
v0x600001ef2eb0_0 .net *"_ivl_0", 2 0, L_0x600001ddf340;  1 drivers
L_0x140050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ef2f40_0 .net/2u *"_ivl_11", 2 0, L_0x140050f88;  1 drivers
v0x600001ef2fd0_0 .net *"_ivl_13", 0 0, L_0x600001ddf700;  1 drivers
L_0x140050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ef3060_0 .net/2u *"_ivl_15", 2 0, L_0x140050fd0;  1 drivers
v0x600001ef30f0_0 .net *"_ivl_17", 0 0, L_0x600001ddf480;  1 drivers
v0x600001ef3180_0 .net *"_ivl_20", 0 0, L_0x6000007cbaa0;  1 drivers
v0x600001ef3210_0 .net *"_ivl_22", 0 0, L_0x6000007cbb10;  1 drivers
v0x600001ef32a0_0 .net *"_ivl_24", 0 0, L_0x6000007cbb80;  1 drivers
v0x600001ef3330_0 .net *"_ivl_25", 31 0, L_0x600001ddf5c0;  1 drivers
L_0x140051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef33c0_0 .net *"_ivl_28", 15 0, L_0x140051018;  1 drivers
L_0x140051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef3450_0 .net/2u *"_ivl_29", 31 0, L_0x140051060;  1 drivers
L_0x140050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ef34e0_0 .net *"_ivl_3", 0 0, L_0x140050ef8;  1 drivers
v0x600001ef3570_0 .net *"_ivl_31", 0 0, L_0x600001ddf0c0;  1 drivers
L_0x140050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001ef3600_0 .net/2u *"_ivl_4", 2 0, L_0x140050f40;  1 drivers
v0x600001ef3690_0 .net *"_ivl_6", 0 0, L_0x600001ddf840;  1 drivers
v0x600001ef3720_0 .net "do_clear", 0 0, L_0x6000007cbbf0;  1 drivers
v0x600001ef37b0_0 .net "load_weight", 0 0, L_0x6000007cba30;  1 drivers
v0x600001ef3840_0 .net "weight_in", 7 0, L_0x600001ddf3e0;  1 drivers
L_0x600001ddf340 .concat [ 2 1 0 0], v0x600001e950e0_0, L_0x140050ef8;
L_0x600001ddf840 .cmp/eq 3, L_0x600001ddf340, L_0x140050f40;
L_0x600001ddf700 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050f88;
L_0x600001ddf480 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140050fd0;
L_0x600001ddf5c0 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140051018;
L_0x600001ddf0c0 .cmp/eq 32, L_0x600001ddf5c0, L_0x140051060;
S_0x148f72840 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f75000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fea80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002feac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ef2370_0 .net *"_ivl_11", 0 0, L_0x600001ddee40;  1 drivers
v0x600001ef2400_0 .net *"_ivl_12", 15 0, L_0x600001ddeee0;  1 drivers
v0x600001ef2490_0 .net/s *"_ivl_4", 15 0, L_0x600001ddf160;  1 drivers
v0x600001ef2520_0 .net/s *"_ivl_6", 15 0, L_0x600001ddef80;  1 drivers
v0x600001ef25b0_0 .net/s "a_signed", 7 0, v0x600001ef2760_0;  1 drivers
v0x600001ef2640_0 .net "act_in", 7 0, v0x600001ef1170_0;  alias, 1 drivers
v0x600001ef26d0_0 .var "act_out", 7 0;
v0x600001ef2760_0 .var "act_reg", 7 0;
v0x600001ef27f0_0 .net "clear_acc", 0 0, L_0x6000007cbbf0;  alias, 1 drivers
v0x600001ef2880_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ef2910_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ef29a0_0 .net "load_weight", 0 0, L_0x6000007cba30;  alias, 1 drivers
v0x600001ef2a30_0 .net/s "product", 15 0, L_0x600001ddf020;  1 drivers
v0x600001ef2ac0_0 .net/s "product_ext", 31 0, L_0x600001dded00;  1 drivers
v0x600001ef2b50_0 .net "psum_in", 31 0, v0x600001ef55f0_0;  alias, 1 drivers
v0x600001ef2be0_0 .var "psum_out", 31 0;
v0x600001ef2c70_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ef2d00_0 .net/s "w_signed", 7 0, v0x600001ef2e20_0;  1 drivers
v0x600001ef2d90_0 .net "weight_in", 7 0, L_0x600001ddf3e0;  alias, 1 drivers
v0x600001ef2e20_0 .var "weight_reg", 7 0;
L_0x600001ddf160 .extend/s 16, v0x600001ef2760_0;
L_0x600001ddef80 .extend/s 16, v0x600001ef2e20_0;
L_0x600001ddf020 .arith/mult 16, L_0x600001ddf160, L_0x600001ddef80;
L_0x600001ddee40 .part L_0x600001ddf020, 15, 1;
LS_0x600001ddeee0_0_0 .concat [ 1 1 1 1], L_0x600001ddee40, L_0x600001ddee40, L_0x600001ddee40, L_0x600001ddee40;
LS_0x600001ddeee0_0_4 .concat [ 1 1 1 1], L_0x600001ddee40, L_0x600001ddee40, L_0x600001ddee40, L_0x600001ddee40;
LS_0x600001ddeee0_0_8 .concat [ 1 1 1 1], L_0x600001ddee40, L_0x600001ddee40, L_0x600001ddee40, L_0x600001ddee40;
LS_0x600001ddeee0_0_12 .concat [ 1 1 1 1], L_0x600001ddee40, L_0x600001ddee40, L_0x600001ddee40, L_0x600001ddee40;
L_0x600001ddeee0 .concat [ 4 4 4 4], LS_0x600001ddeee0_0_0, LS_0x600001ddeee0_0_4, LS_0x600001ddeee0_0_8, LS_0x600001ddeee0_0_12;
L_0x600001dded00 .concat [ 16 16 0 0], L_0x600001ddf020, L_0x600001ddeee0;
S_0x148f729b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x148f774e0;
 .timescale 0 0;
P_0x6000039bdf00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000007cbd40 .functor AND 1, v0x600001e95170_0, L_0x600001ddebc0, C4<1>, C4<1>;
L_0x6000007cb720 .functor AND 1, L_0x600001ddeb20, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007cbdb0 .functor OR 1, L_0x600001ddea80, L_0x6000007cb720, C4<0>, C4<0>;
L_0x6000007cbe20 .functor AND 1, L_0x1400524a0, L_0x6000007cbdb0, C4<1>, C4<1>;
L_0x6000007cbe90 .functor AND 1, L_0x6000007cbe20, L_0x600001dde9e0, C4<1>, C4<1>;
v0x600001eec480_0 .net *"_ivl_0", 3 0, L_0x600001ddeda0;  1 drivers
L_0x140051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001eec510_0 .net/2u *"_ivl_11", 2 0, L_0x140051138;  1 drivers
v0x600001eec5a0_0 .net *"_ivl_13", 0 0, L_0x600001ddea80;  1 drivers
L_0x140051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001eec630_0 .net/2u *"_ivl_15", 2 0, L_0x140051180;  1 drivers
v0x600001eec6c0_0 .net *"_ivl_17", 0 0, L_0x600001ddeb20;  1 drivers
v0x600001eec750_0 .net *"_ivl_20", 0 0, L_0x6000007cb720;  1 drivers
v0x600001eec7e0_0 .net *"_ivl_22", 0 0, L_0x6000007cbdb0;  1 drivers
v0x600001eec870_0 .net *"_ivl_24", 0 0, L_0x6000007cbe20;  1 drivers
v0x600001eec900_0 .net *"_ivl_25", 31 0, L_0x600001dde940;  1 drivers
L_0x1400511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eec990_0 .net *"_ivl_28", 15 0, L_0x1400511c8;  1 drivers
L_0x140051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eeca20_0 .net/2u *"_ivl_29", 31 0, L_0x140051210;  1 drivers
L_0x1400510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001eecab0_0 .net *"_ivl_3", 1 0, L_0x1400510a8;  1 drivers
v0x600001eecb40_0 .net *"_ivl_31", 0 0, L_0x600001dde9e0;  1 drivers
L_0x1400510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001eecbd0_0 .net/2u *"_ivl_4", 3 0, L_0x1400510f0;  1 drivers
v0x600001eecc60_0 .net *"_ivl_6", 0 0, L_0x600001ddebc0;  1 drivers
v0x600001eeccf0_0 .net "do_clear", 0 0, L_0x6000007cbe90;  1 drivers
v0x600001eecd80_0 .net "load_weight", 0 0, L_0x6000007cbd40;  1 drivers
v0x600001eece10_0 .net "weight_in", 7 0, L_0x600001ddec60;  1 drivers
L_0x600001ddeda0 .concat [ 2 2 0 0], v0x600001e950e0_0, L_0x1400510a8;
L_0x600001ddebc0 .cmp/eq 4, L_0x600001ddeda0, L_0x1400510f0;
L_0x600001ddea80 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051138;
L_0x600001ddeb20 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051180;
L_0x600001dde940 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x1400511c8;
L_0x600001dde9e0 .cmp/eq 32, L_0x600001dde940, L_0x140051210;
S_0x148f701f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f729b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002feb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002febc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ef38d0_0 .net *"_ivl_11", 0 0, L_0x600001dde1c0;  1 drivers
v0x600001ef3960_0 .net *"_ivl_12", 15 0, L_0x600001dddfe0;  1 drivers
v0x600001ef39f0_0 .net/s *"_ivl_4", 15 0, L_0x600001dde620;  1 drivers
v0x600001ef3a80_0 .net/s *"_ivl_6", 15 0, L_0x600001dde6c0;  1 drivers
v0x600001ef3b10_0 .net/s "a_signed", 7 0, v0x600001ef3cc0_0;  1 drivers
v0x600001ef3ba0_0 .net "act_in", 7 0, v0x600001ef26d0_0;  alias, 1 drivers
v0x600001ef3c30_0 .var "act_out", 7 0;
v0x600001ef3cc0_0 .var "act_reg", 7 0;
v0x600001ef3d50_0 .net "clear_acc", 0 0, L_0x6000007cbe90;  alias, 1 drivers
v0x600001ef3de0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ef3e70_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ef3f00_0 .net "load_weight", 0 0, L_0x6000007cbd40;  alias, 1 drivers
v0x600001eec000_0 .net/s "product", 15 0, L_0x600001dde120;  1 drivers
v0x600001eec090_0 .net/s "product_ext", 31 0, L_0x600001dde080;  1 drivers
v0x600001eec120_0 .net "psum_in", 31 0, v0x600001ef6b50_0;  alias, 1 drivers
v0x600001eec1b0_0 .var "psum_out", 31 0;
v0x600001eec240_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001eec2d0_0 .net/s "w_signed", 7 0, v0x600001eec3f0_0;  1 drivers
v0x600001eec360_0 .net "weight_in", 7 0, L_0x600001ddec60;  alias, 1 drivers
v0x600001eec3f0_0 .var "weight_reg", 7 0;
L_0x600001dde620 .extend/s 16, v0x600001ef3cc0_0;
L_0x600001dde6c0 .extend/s 16, v0x600001eec3f0_0;
L_0x600001dde120 .arith/mult 16, L_0x600001dde620, L_0x600001dde6c0;
L_0x600001dde1c0 .part L_0x600001dde120, 15, 1;
LS_0x600001dddfe0_0_0 .concat [ 1 1 1 1], L_0x600001dde1c0, L_0x600001dde1c0, L_0x600001dde1c0, L_0x600001dde1c0;
LS_0x600001dddfe0_0_4 .concat [ 1 1 1 1], L_0x600001dde1c0, L_0x600001dde1c0, L_0x600001dde1c0, L_0x600001dde1c0;
LS_0x600001dddfe0_0_8 .concat [ 1 1 1 1], L_0x600001dde1c0, L_0x600001dde1c0, L_0x600001dde1c0, L_0x600001dde1c0;
LS_0x600001dddfe0_0_12 .concat [ 1 1 1 1], L_0x600001dde1c0, L_0x600001dde1c0, L_0x600001dde1c0, L_0x600001dde1c0;
L_0x600001dddfe0 .concat [ 4 4 4 4], LS_0x600001dddfe0_0_0, LS_0x600001dddfe0_0_4, LS_0x600001dddfe0_0_8, LS_0x600001dddfe0_0_12;
L_0x600001dde080 .concat [ 16 16 0 0], L_0x600001dde120, L_0x600001dddfe0;
S_0x148f70360 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x148f774e0;
 .timescale 0 0;
P_0x6000039be000 .param/l "col" 1 7 214, +C4<011>;
L_0x6000007cff00 .functor AND 1, v0x600001e95170_0, L_0x600001dddf40, C4<1>, C4<1>;
L_0x6000007cfaa0 .functor AND 1, L_0x600001dddc20, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007cf640 .functor OR 1, L_0x600001ddde00, L_0x6000007cfaa0, C4<0>, C4<0>;
L_0x6000007cf1e0 .functor AND 1, L_0x1400524a0, L_0x6000007cf640, C4<1>, C4<1>;
L_0x6000007ced80 .functor AND 1, L_0x6000007cf1e0, L_0x600001dddae0, C4<1>, C4<1>;
v0x600001eed9e0_0 .net *"_ivl_0", 3 0, L_0x600001dddea0;  1 drivers
L_0x1400512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001eeda70_0 .net/2u *"_ivl_11", 2 0, L_0x1400512e8;  1 drivers
v0x600001eedb00_0 .net *"_ivl_13", 0 0, L_0x600001ddde00;  1 drivers
L_0x140051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001eedb90_0 .net/2u *"_ivl_15", 2 0, L_0x140051330;  1 drivers
v0x600001eedc20_0 .net *"_ivl_17", 0 0, L_0x600001dddc20;  1 drivers
v0x600001eedcb0_0 .net *"_ivl_20", 0 0, L_0x6000007cfaa0;  1 drivers
v0x600001eedd40_0 .net *"_ivl_22", 0 0, L_0x6000007cf640;  1 drivers
v0x600001eeddd0_0 .net *"_ivl_24", 0 0, L_0x6000007cf1e0;  1 drivers
v0x600001eede60_0 .net *"_ivl_25", 31 0, L_0x600001dddcc0;  1 drivers
L_0x140051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eedef0_0 .net *"_ivl_28", 15 0, L_0x140051378;  1 drivers
L_0x1400513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eedf80_0 .net/2u *"_ivl_29", 31 0, L_0x1400513c0;  1 drivers
L_0x140051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001eee010_0 .net *"_ivl_3", 1 0, L_0x140051258;  1 drivers
v0x600001eee0a0_0 .net *"_ivl_31", 0 0, L_0x600001dddae0;  1 drivers
L_0x1400512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001eee130_0 .net/2u *"_ivl_4", 3 0, L_0x1400512a0;  1 drivers
v0x600001eee1c0_0 .net *"_ivl_6", 0 0, L_0x600001dddf40;  1 drivers
v0x600001eee250_0 .net "do_clear", 0 0, L_0x6000007ced80;  1 drivers
v0x600001eee2e0_0 .net "load_weight", 0 0, L_0x6000007cff00;  1 drivers
v0x600001eee370_0 .net "weight_in", 7 0, L_0x600001dddd60;  1 drivers
L_0x600001dddea0 .concat [ 2 2 0 0], v0x600001e950e0_0, L_0x140051258;
L_0x600001dddf40 .cmp/eq 4, L_0x600001dddea0, L_0x1400512a0;
L_0x600001ddde00 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400512e8;
L_0x600001dddc20 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051330;
L_0x600001dddcc0 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140051378;
L_0x600001dddae0 .cmp/eq 32, L_0x600001dddcc0, L_0x1400513c0;
S_0x148f6dba0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f70360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fe880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fe8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001eecea0_0 .net *"_ivl_11", 0 0, L_0x600001ddd860;  1 drivers
v0x600001eecf30_0 .net *"_ivl_12", 15 0, L_0x600001ddd900;  1 drivers
v0x600001eecfc0_0 .net/s *"_ivl_4", 15 0, L_0x600001dddb80;  1 drivers
v0x600001eed050_0 .net/s *"_ivl_6", 15 0, L_0x600001ddd9a0;  1 drivers
v0x600001eed0e0_0 .net/s "a_signed", 7 0, v0x600001eed290_0;  1 drivers
v0x600001eed170_0 .net "act_in", 7 0, v0x600001ef3c30_0;  alias, 1 drivers
v0x600001eed200_0 .var "act_out", 7 0;
v0x600001eed290_0 .var "act_reg", 7 0;
v0x600001eed320_0 .net "clear_acc", 0 0, L_0x6000007ced80;  alias, 1 drivers
v0x600001eed3b0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001eed440_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001eed4d0_0 .net "load_weight", 0 0, L_0x6000007cff00;  alias, 1 drivers
v0x600001eed560_0 .net/s "product", 15 0, L_0x600001ddda40;  1 drivers
v0x600001eed5f0_0 .net/s "product_ext", 31 0, L_0x600001ddd720;  1 drivers
v0x600001eed680_0 .net "psum_in", 31 0, v0x600001ef0120_0;  alias, 1 drivers
v0x600001eed710_0 .var "psum_out", 31 0;
v0x600001eed7a0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001eed830_0 .net/s "w_signed", 7 0, v0x600001eed950_0;  1 drivers
v0x600001eed8c0_0 .net "weight_in", 7 0, L_0x600001dddd60;  alias, 1 drivers
v0x600001eed950_0 .var "weight_reg", 7 0;
L_0x600001dddb80 .extend/s 16, v0x600001eed290_0;
L_0x600001ddd9a0 .extend/s 16, v0x600001eed950_0;
L_0x600001ddda40 .arith/mult 16, L_0x600001dddb80, L_0x600001ddd9a0;
L_0x600001ddd860 .part L_0x600001ddda40, 15, 1;
LS_0x600001ddd900_0_0 .concat [ 1 1 1 1], L_0x600001ddd860, L_0x600001ddd860, L_0x600001ddd860, L_0x600001ddd860;
LS_0x600001ddd900_0_4 .concat [ 1 1 1 1], L_0x600001ddd860, L_0x600001ddd860, L_0x600001ddd860, L_0x600001ddd860;
LS_0x600001ddd900_0_8 .concat [ 1 1 1 1], L_0x600001ddd860, L_0x600001ddd860, L_0x600001ddd860, L_0x600001ddd860;
LS_0x600001ddd900_0_12 .concat [ 1 1 1 1], L_0x600001ddd860, L_0x600001ddd860, L_0x600001ddd860, L_0x600001ddd860;
L_0x600001ddd900 .concat [ 4 4 4 4], LS_0x600001ddd900_0_0, LS_0x600001ddd900_0_4, LS_0x600001ddd900_0_8, LS_0x600001ddd900_0_12;
L_0x600001ddd720 .concat [ 16 16 0 0], L_0x600001ddda40, L_0x600001ddd900;
S_0x148f6dd10 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039be100 .param/l "row" 1 7 213, +C4<010>;
S_0x148f6b550 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x148f6dd10;
 .timescale 0 0;
P_0x6000039be180 .param/l "col" 1 7 214, +C4<00>;
L_0x6000007ce060 .functor AND 1, v0x600001e95170_0, L_0x600001ddd5e0, C4<1>, C4<1>;
L_0x6000007cdc00 .functor AND 1, L_0x600001ddd540, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007cd7a0 .functor OR 1, L_0x600001ddd4a0, L_0x6000007cdc00, C4<0>, C4<0>;
L_0x6000007cd340 .functor AND 1, L_0x1400524a0, L_0x6000007cd7a0, C4<1>, C4<1>;
L_0x6000007ccee0 .functor AND 1, L_0x6000007cd340, L_0x600001ddd400, C4<1>, C4<1>;
v0x600001eeef40_0 .net *"_ivl_0", 2 0, L_0x600001ddd7c0;  1 drivers
L_0x140051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001eeefd0_0 .net/2u *"_ivl_11", 2 0, L_0x140051498;  1 drivers
v0x600001eef060_0 .net *"_ivl_13", 0 0, L_0x600001ddd4a0;  1 drivers
L_0x1400514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001eef0f0_0 .net/2u *"_ivl_15", 2 0, L_0x1400514e0;  1 drivers
v0x600001eef180_0 .net *"_ivl_17", 0 0, L_0x600001ddd540;  1 drivers
v0x600001eef210_0 .net *"_ivl_20", 0 0, L_0x6000007cdc00;  1 drivers
v0x600001eef2a0_0 .net *"_ivl_22", 0 0, L_0x6000007cd7a0;  1 drivers
v0x600001eef330_0 .net *"_ivl_24", 0 0, L_0x6000007cd340;  1 drivers
v0x600001eef3c0_0 .net *"_ivl_25", 31 0, L_0x600001ddd360;  1 drivers
L_0x140051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eef450_0 .net *"_ivl_28", 15 0, L_0x140051528;  1 drivers
L_0x140051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eef4e0_0 .net/2u *"_ivl_29", 31 0, L_0x140051570;  1 drivers
L_0x140051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001eef570_0 .net *"_ivl_3", 0 0, L_0x140051408;  1 drivers
v0x600001eef600_0 .net *"_ivl_31", 0 0, L_0x600001ddd400;  1 drivers
L_0x140051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001eef690_0 .net/2u *"_ivl_4", 2 0, L_0x140051450;  1 drivers
v0x600001eef720_0 .net *"_ivl_6", 0 0, L_0x600001ddd5e0;  1 drivers
v0x600001eef7b0_0 .net "do_clear", 0 0, L_0x6000007ccee0;  1 drivers
v0x600001eef840_0 .net "load_weight", 0 0, L_0x6000007ce060;  1 drivers
v0x600001eef8d0_0 .net "weight_in", 7 0, L_0x600001ddd680;  1 drivers
L_0x600001ddd7c0 .concat [ 2 1 0 0], v0x600001e950e0_0, L_0x140051408;
L_0x600001ddd5e0 .cmp/eq 3, L_0x600001ddd7c0, L_0x140051450;
L_0x600001ddd4a0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051498;
L_0x600001ddd540 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400514e0;
L_0x600001ddd360 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140051528;
L_0x600001ddd400 .cmp/eq 32, L_0x600001ddd360, L_0x140051570;
S_0x148f6b6c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f6b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fec00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fec40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001eee400_0 .net *"_ivl_11", 0 0, L_0x600001ddd180;  1 drivers
v0x600001eee490_0 .net *"_ivl_12", 15 0, L_0x600001ddcfa0;  1 drivers
v0x600001eee520_0 .net/s *"_ivl_4", 15 0, L_0x600001ddd220;  1 drivers
v0x600001eee5b0_0 .net/s *"_ivl_6", 15 0, L_0x600001ddd2c0;  1 drivers
v0x600001eee640_0 .net/s "a_signed", 7 0, v0x600001eee7f0_0;  1 drivers
v0x600001eee6d0_0 .net "act_in", 7 0, L_0x6000007ca290;  alias, 1 drivers
v0x600001eee760_0 .var "act_out", 7 0;
v0x600001eee7f0_0 .var "act_reg", 7 0;
v0x600001eee880_0 .net "clear_acc", 0 0, L_0x6000007ccee0;  alias, 1 drivers
v0x600001eee910_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001eee9a0_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001eeea30_0 .net "load_weight", 0 0, L_0x6000007ce060;  alias, 1 drivers
v0x600001eeeac0_0 .net/s "product", 15 0, L_0x600001ddd0e0;  1 drivers
v0x600001eeeb50_0 .net/s "product_ext", 31 0, L_0x600001ddd040;  1 drivers
v0x600001eeebe0_0 .net "psum_in", 31 0, v0x600001ef1680_0;  alias, 1 drivers
v0x600001eeec70_0 .var "psum_out", 31 0;
v0x600001eeed00_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001eeed90_0 .net/s "w_signed", 7 0, v0x600001eeeeb0_0;  1 drivers
v0x600001eeee20_0 .net "weight_in", 7 0, L_0x600001ddd680;  alias, 1 drivers
v0x600001eeeeb0_0 .var "weight_reg", 7 0;
L_0x600001ddd220 .extend/s 16, v0x600001eee7f0_0;
L_0x600001ddd2c0 .extend/s 16, v0x600001eeeeb0_0;
L_0x600001ddd0e0 .arith/mult 16, L_0x600001ddd220, L_0x600001ddd2c0;
L_0x600001ddd180 .part L_0x600001ddd0e0, 15, 1;
LS_0x600001ddcfa0_0_0 .concat [ 1 1 1 1], L_0x600001ddd180, L_0x600001ddd180, L_0x600001ddd180, L_0x600001ddd180;
LS_0x600001ddcfa0_0_4 .concat [ 1 1 1 1], L_0x600001ddd180, L_0x600001ddd180, L_0x600001ddd180, L_0x600001ddd180;
LS_0x600001ddcfa0_0_8 .concat [ 1 1 1 1], L_0x600001ddd180, L_0x600001ddd180, L_0x600001ddd180, L_0x600001ddd180;
LS_0x600001ddcfa0_0_12 .concat [ 1 1 1 1], L_0x600001ddd180, L_0x600001ddd180, L_0x600001ddd180, L_0x600001ddd180;
L_0x600001ddcfa0 .concat [ 4 4 4 4], LS_0x600001ddcfa0_0_0, LS_0x600001ddcfa0_0_4, LS_0x600001ddcfa0_0_8, LS_0x600001ddcfa0_0_12;
L_0x600001ddd040 .concat [ 16 16 0 0], L_0x600001ddd0e0, L_0x600001ddcfa0;
S_0x148f68f00 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x148f6dd10;
 .timescale 0 0;
P_0x6000039be280 .param/l "col" 1 7 214, +C4<01>;
L_0x6000007cc9a0 .functor AND 1, v0x600001e95170_0, L_0x600001ddcf00, C4<1>, C4<1>;
L_0x6000007cc930 .functor AND 1, L_0x600001ddcbe0, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007cc850 .functor OR 1, L_0x600001ddcdc0, L_0x6000007cc930, C4<0>, C4<0>;
L_0x6000007cc8c0 .functor AND 1, L_0x1400524a0, L_0x6000007cc850, C4<1>, C4<1>;
L_0x6000007c4000 .functor AND 1, L_0x6000007cc8c0, L_0x600001ddcaa0, C4<1>, C4<1>;
v0x600001ee8510_0 .net *"_ivl_0", 2 0, L_0x600001ddce60;  1 drivers
L_0x140051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ee85a0_0 .net/2u *"_ivl_11", 2 0, L_0x140051648;  1 drivers
v0x600001ee8630_0 .net *"_ivl_13", 0 0, L_0x600001ddcdc0;  1 drivers
L_0x140051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee86c0_0 .net/2u *"_ivl_15", 2 0, L_0x140051690;  1 drivers
v0x600001ee8750_0 .net *"_ivl_17", 0 0, L_0x600001ddcbe0;  1 drivers
v0x600001ee87e0_0 .net *"_ivl_20", 0 0, L_0x6000007cc930;  1 drivers
v0x600001ee8870_0 .net *"_ivl_22", 0 0, L_0x6000007cc850;  1 drivers
v0x600001ee8900_0 .net *"_ivl_24", 0 0, L_0x6000007cc8c0;  1 drivers
v0x600001ee8990_0 .net *"_ivl_25", 31 0, L_0x600001ddcc80;  1 drivers
L_0x1400516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee8a20_0 .net *"_ivl_28", 15 0, L_0x1400516d8;  1 drivers
L_0x140051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee8ab0_0 .net/2u *"_ivl_29", 31 0, L_0x140051720;  1 drivers
L_0x1400515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ee8b40_0 .net *"_ivl_3", 0 0, L_0x1400515b8;  1 drivers
v0x600001ee8bd0_0 .net *"_ivl_31", 0 0, L_0x600001ddcaa0;  1 drivers
L_0x140051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001ee8c60_0 .net/2u *"_ivl_4", 2 0, L_0x140051600;  1 drivers
v0x600001ee8cf0_0 .net *"_ivl_6", 0 0, L_0x600001ddcf00;  1 drivers
v0x600001ee8d80_0 .net "do_clear", 0 0, L_0x6000007c4000;  1 drivers
v0x600001ee8e10_0 .net "load_weight", 0 0, L_0x6000007cc9a0;  1 drivers
v0x600001ee8ea0_0 .net "weight_in", 7 0, L_0x600001ddcd20;  1 drivers
L_0x600001ddce60 .concat [ 2 1 0 0], v0x600001e950e0_0, L_0x1400515b8;
L_0x600001ddcf00 .cmp/eq 3, L_0x600001ddce60, L_0x140051600;
L_0x600001ddcdc0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051648;
L_0x600001ddcbe0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051690;
L_0x600001ddcc80 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x1400516d8;
L_0x600001ddcaa0 .cmp/eq 32, L_0x600001ddcc80, L_0x140051720;
S_0x148f69070 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f68f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fe900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fe940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001eef960_0 .net *"_ivl_11", 0 0, L_0x600001dde4e0;  1 drivers
v0x600001eef9f0_0 .net *"_ivl_12", 15 0, L_0x600001dde580;  1 drivers
v0x600001eefa80_0 .net/s *"_ivl_4", 15 0, L_0x600001ddcb40;  1 drivers
v0x600001eefb10_0 .net/s *"_ivl_6", 15 0, L_0x600001ddc960;  1 drivers
v0x600001eefba0_0 .net/s "a_signed", 7 0, v0x600001eefd50_0;  1 drivers
v0x600001eefc30_0 .net "act_in", 7 0, v0x600001eee760_0;  alias, 1 drivers
v0x600001eefcc0_0 .var "act_out", 7 0;
v0x600001eefd50_0 .var "act_reg", 7 0;
v0x600001eefde0_0 .net "clear_acc", 0 0, L_0x6000007c4000;  alias, 1 drivers
v0x600001eefe70_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001eeff00_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ee8000_0 .net "load_weight", 0 0, L_0x6000007cc9a0;  alias, 1 drivers
v0x600001ee8090_0 .net/s "product", 15 0, L_0x600001ddca00;  1 drivers
v0x600001ee8120_0 .net/s "product_ext", 31 0, L_0x600001dde3a0;  1 drivers
v0x600001ee81b0_0 .net "psum_in", 31 0, v0x600001ef2be0_0;  alias, 1 drivers
v0x600001ee8240_0 .var "psum_out", 31 0;
v0x600001ee82d0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ee8360_0 .net/s "w_signed", 7 0, v0x600001ee8480_0;  1 drivers
v0x600001ee83f0_0 .net "weight_in", 7 0, L_0x600001ddcd20;  alias, 1 drivers
v0x600001ee8480_0 .var "weight_reg", 7 0;
L_0x600001ddcb40 .extend/s 16, v0x600001eefd50_0;
L_0x600001ddc960 .extend/s 16, v0x600001ee8480_0;
L_0x600001ddca00 .arith/mult 16, L_0x600001ddcb40, L_0x600001ddc960;
L_0x600001dde4e0 .part L_0x600001ddca00, 15, 1;
LS_0x600001dde580_0_0 .concat [ 1 1 1 1], L_0x600001dde4e0, L_0x600001dde4e0, L_0x600001dde4e0, L_0x600001dde4e0;
LS_0x600001dde580_0_4 .concat [ 1 1 1 1], L_0x600001dde4e0, L_0x600001dde4e0, L_0x600001dde4e0, L_0x600001dde4e0;
LS_0x600001dde580_0_8 .concat [ 1 1 1 1], L_0x600001dde4e0, L_0x600001dde4e0, L_0x600001dde4e0, L_0x600001dde4e0;
LS_0x600001dde580_0_12 .concat [ 1 1 1 1], L_0x600001dde4e0, L_0x600001dde4e0, L_0x600001dde4e0, L_0x600001dde4e0;
L_0x600001dde580 .concat [ 4 4 4 4], LS_0x600001dde580_0_0, LS_0x600001dde580_0_4, LS_0x600001dde580_0_8, LS_0x600001dde580_0_12;
L_0x600001dde3a0 .concat [ 16 16 0 0], L_0x600001ddca00, L_0x600001dde580;
S_0x148f668b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x148f6dd10;
 .timescale 0 0;
P_0x6000039be380 .param/l "col" 1 7 214, +C4<010>;
L_0x6000007c4150 .functor AND 1, v0x600001e95170_0, L_0x600001dde260, C4<1>, C4<1>;
L_0x6000007c41c0 .functor AND 1, L_0x600001ddc820, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c4230 .functor OR 1, L_0x600001ddc6e0, L_0x6000007c41c0, C4<0>, C4<0>;
L_0x6000007c42a0 .functor AND 1, L_0x1400524a0, L_0x6000007c4230, C4<1>, C4<1>;
L_0x6000007c4310 .functor AND 1, L_0x6000007c42a0, L_0x600001ddf8e0, C4<1>, C4<1>;
v0x600001ee9a70_0 .net *"_ivl_0", 3 0, L_0x600001dde440;  1 drivers
L_0x1400517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ee9b00_0 .net/2u *"_ivl_11", 2 0, L_0x1400517f8;  1 drivers
v0x600001ee9b90_0 .net *"_ivl_13", 0 0, L_0x600001ddc6e0;  1 drivers
L_0x140051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee9c20_0 .net/2u *"_ivl_15", 2 0, L_0x140051840;  1 drivers
v0x600001ee9cb0_0 .net *"_ivl_17", 0 0, L_0x600001ddc820;  1 drivers
v0x600001ee9d40_0 .net *"_ivl_20", 0 0, L_0x6000007c41c0;  1 drivers
v0x600001ee9dd0_0 .net *"_ivl_22", 0 0, L_0x6000007c4230;  1 drivers
v0x600001ee9e60_0 .net *"_ivl_24", 0 0, L_0x6000007c42a0;  1 drivers
v0x600001ee9ef0_0 .net *"_ivl_25", 31 0, L_0x600001ddc8c0;  1 drivers
L_0x140051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee9f80_0 .net *"_ivl_28", 15 0, L_0x140051888;  1 drivers
L_0x1400518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eea010_0 .net/2u *"_ivl_29", 31 0, L_0x1400518d0;  1 drivers
L_0x140051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001eea0a0_0 .net *"_ivl_3", 1 0, L_0x140051768;  1 drivers
v0x600001eea130_0 .net *"_ivl_31", 0 0, L_0x600001ddf8e0;  1 drivers
L_0x1400517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001eea1c0_0 .net/2u *"_ivl_4", 3 0, L_0x1400517b0;  1 drivers
v0x600001eea250_0 .net *"_ivl_6", 0 0, L_0x600001dde260;  1 drivers
v0x600001eea2e0_0 .net "do_clear", 0 0, L_0x6000007c4310;  1 drivers
v0x600001eea370_0 .net "load_weight", 0 0, L_0x6000007c4150;  1 drivers
v0x600001eea400_0 .net "weight_in", 7 0, L_0x600001dde300;  1 drivers
L_0x600001dde440 .concat [ 2 2 0 0], v0x600001e950e0_0, L_0x140051768;
L_0x600001dde260 .cmp/eq 4, L_0x600001dde440, L_0x1400517b0;
L_0x600001ddc6e0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400517f8;
L_0x600001ddc820 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051840;
L_0x600001ddc8c0 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140051888;
L_0x600001ddf8e0 .cmp/eq 32, L_0x600001ddc8c0, L_0x1400518d0;
S_0x148f66a20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f668b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002feb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002feb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ee8f30_0 .net *"_ivl_11", 0 0, L_0x600001dd41e0;  1 drivers
v0x600001ee8fc0_0 .net *"_ivl_12", 15 0, L_0x600001dd4280;  1 drivers
v0x600001ee9050_0 .net/s *"_ivl_4", 15 0, L_0x600001dd4000;  1 drivers
v0x600001ee90e0_0 .net/s *"_ivl_6", 15 0, L_0x600001dd40a0;  1 drivers
v0x600001ee9170_0 .net/s "a_signed", 7 0, v0x600001ee9320_0;  1 drivers
v0x600001ee9200_0 .net "act_in", 7 0, v0x600001eefcc0_0;  alias, 1 drivers
v0x600001ee9290_0 .var "act_out", 7 0;
v0x600001ee9320_0 .var "act_reg", 7 0;
v0x600001ee93b0_0 .net "clear_acc", 0 0, L_0x6000007c4310;  alias, 1 drivers
v0x600001ee9440_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee94d0_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ee9560_0 .net "load_weight", 0 0, L_0x6000007c4150;  alias, 1 drivers
v0x600001ee95f0_0 .net/s "product", 15 0, L_0x600001dd4140;  1 drivers
v0x600001ee9680_0 .net/s "product_ext", 31 0, L_0x600001dd4320;  1 drivers
v0x600001ee9710_0 .net "psum_in", 31 0, v0x600001eec1b0_0;  alias, 1 drivers
v0x600001ee97a0_0 .var "psum_out", 31 0;
v0x600001ee9830_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ee98c0_0 .net/s "w_signed", 7 0, v0x600001ee99e0_0;  1 drivers
v0x600001ee9950_0 .net "weight_in", 7 0, L_0x600001dde300;  alias, 1 drivers
v0x600001ee99e0_0 .var "weight_reg", 7 0;
L_0x600001dd4000 .extend/s 16, v0x600001ee9320_0;
L_0x600001dd40a0 .extend/s 16, v0x600001ee99e0_0;
L_0x600001dd4140 .arith/mult 16, L_0x600001dd4000, L_0x600001dd40a0;
L_0x600001dd41e0 .part L_0x600001dd4140, 15, 1;
LS_0x600001dd4280_0_0 .concat [ 1 1 1 1], L_0x600001dd41e0, L_0x600001dd41e0, L_0x600001dd41e0, L_0x600001dd41e0;
LS_0x600001dd4280_0_4 .concat [ 1 1 1 1], L_0x600001dd41e0, L_0x600001dd41e0, L_0x600001dd41e0, L_0x600001dd41e0;
LS_0x600001dd4280_0_8 .concat [ 1 1 1 1], L_0x600001dd41e0, L_0x600001dd41e0, L_0x600001dd41e0, L_0x600001dd41e0;
LS_0x600001dd4280_0_12 .concat [ 1 1 1 1], L_0x600001dd41e0, L_0x600001dd41e0, L_0x600001dd41e0, L_0x600001dd41e0;
L_0x600001dd4280 .concat [ 4 4 4 4], LS_0x600001dd4280_0_0, LS_0x600001dd4280_0_4, LS_0x600001dd4280_0_8, LS_0x600001dd4280_0_12;
L_0x600001dd4320 .concat [ 16 16 0 0], L_0x600001dd4140, L_0x600001dd4280;
S_0x148f64260 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x148f6dd10;
 .timescale 0 0;
P_0x6000039be480 .param/l "col" 1 7 214, +C4<011>;
L_0x6000007c4460 .functor AND 1, v0x600001e95170_0, L_0x600001dd4460, C4<1>, C4<1>;
L_0x6000007c44d0 .functor AND 1, L_0x600001dd4640, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c4540 .functor OR 1, L_0x600001dd45a0, L_0x6000007c44d0, C4<0>, C4<0>;
L_0x6000007c45b0 .functor AND 1, L_0x1400524a0, L_0x6000007c4540, C4<1>, C4<1>;
L_0x6000007c4620 .functor AND 1, L_0x6000007c45b0, L_0x600001dd4780, C4<1>, C4<1>;
v0x600001eeafd0_0 .net *"_ivl_0", 3 0, L_0x600001dd43c0;  1 drivers
L_0x1400519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001eeb060_0 .net/2u *"_ivl_11", 2 0, L_0x1400519a8;  1 drivers
v0x600001eeb0f0_0 .net *"_ivl_13", 0 0, L_0x600001dd45a0;  1 drivers
L_0x1400519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001eeb180_0 .net/2u *"_ivl_15", 2 0, L_0x1400519f0;  1 drivers
v0x600001eeb210_0 .net *"_ivl_17", 0 0, L_0x600001dd4640;  1 drivers
v0x600001eeb2a0_0 .net *"_ivl_20", 0 0, L_0x6000007c44d0;  1 drivers
v0x600001eeb330_0 .net *"_ivl_22", 0 0, L_0x6000007c4540;  1 drivers
v0x600001eeb3c0_0 .net *"_ivl_24", 0 0, L_0x6000007c45b0;  1 drivers
v0x600001eeb450_0 .net *"_ivl_25", 31 0, L_0x600001dd46e0;  1 drivers
L_0x140051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eeb4e0_0 .net *"_ivl_28", 15 0, L_0x140051a38;  1 drivers
L_0x140051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eeb570_0 .net/2u *"_ivl_29", 31 0, L_0x140051a80;  1 drivers
L_0x140051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001eeb600_0 .net *"_ivl_3", 1 0, L_0x140051918;  1 drivers
v0x600001eeb690_0 .net *"_ivl_31", 0 0, L_0x600001dd4780;  1 drivers
L_0x140051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001eeb720_0 .net/2u *"_ivl_4", 3 0, L_0x140051960;  1 drivers
v0x600001eeb7b0_0 .net *"_ivl_6", 0 0, L_0x600001dd4460;  1 drivers
v0x600001eeb840_0 .net "do_clear", 0 0, L_0x6000007c4620;  1 drivers
v0x600001eeb8d0_0 .net "load_weight", 0 0, L_0x6000007c4460;  1 drivers
v0x600001eeb960_0 .net "weight_in", 7 0, L_0x600001dd4500;  1 drivers
L_0x600001dd43c0 .concat [ 2 2 0 0], v0x600001e950e0_0, L_0x140051918;
L_0x600001dd4460 .cmp/eq 4, L_0x600001dd43c0, L_0x140051960;
L_0x600001dd45a0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400519a8;
L_0x600001dd4640 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400519f0;
L_0x600001dd46e0 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140051a38;
L_0x600001dd4780 .cmp/eq 32, L_0x600001dd46e0, L_0x140051a80;
S_0x148f643d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f64260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fec80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fecc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001eea490_0 .net *"_ivl_11", 0 0, L_0x600001dd4a00;  1 drivers
v0x600001eea520_0 .net *"_ivl_12", 15 0, L_0x600001dd4aa0;  1 drivers
v0x600001eea5b0_0 .net/s *"_ivl_4", 15 0, L_0x600001dd4820;  1 drivers
v0x600001eea640_0 .net/s *"_ivl_6", 15 0, L_0x600001dd48c0;  1 drivers
v0x600001eea6d0_0 .net/s "a_signed", 7 0, v0x600001eea880_0;  1 drivers
v0x600001eea760_0 .net "act_in", 7 0, v0x600001ee9290_0;  alias, 1 drivers
v0x600001eea7f0_0 .var "act_out", 7 0;
v0x600001eea880_0 .var "act_reg", 7 0;
v0x600001eea910_0 .net "clear_acc", 0 0, L_0x6000007c4620;  alias, 1 drivers
v0x600001eea9a0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001eeaa30_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001eeaac0_0 .net "load_weight", 0 0, L_0x6000007c4460;  alias, 1 drivers
v0x600001eeab50_0 .net/s "product", 15 0, L_0x600001dd4960;  1 drivers
v0x600001eeabe0_0 .net/s "product_ext", 31 0, L_0x600001dd4b40;  1 drivers
v0x600001eeac70_0 .net "psum_in", 31 0, v0x600001eed710_0;  alias, 1 drivers
v0x600001eead00_0 .var "psum_out", 31 0;
v0x600001eead90_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001eeae20_0 .net/s "w_signed", 7 0, v0x600001eeaf40_0;  1 drivers
v0x600001eeaeb0_0 .net "weight_in", 7 0, L_0x600001dd4500;  alias, 1 drivers
v0x600001eeaf40_0 .var "weight_reg", 7 0;
L_0x600001dd4820 .extend/s 16, v0x600001eea880_0;
L_0x600001dd48c0 .extend/s 16, v0x600001eeaf40_0;
L_0x600001dd4960 .arith/mult 16, L_0x600001dd4820, L_0x600001dd48c0;
L_0x600001dd4a00 .part L_0x600001dd4960, 15, 1;
LS_0x600001dd4aa0_0_0 .concat [ 1 1 1 1], L_0x600001dd4a00, L_0x600001dd4a00, L_0x600001dd4a00, L_0x600001dd4a00;
LS_0x600001dd4aa0_0_4 .concat [ 1 1 1 1], L_0x600001dd4a00, L_0x600001dd4a00, L_0x600001dd4a00, L_0x600001dd4a00;
LS_0x600001dd4aa0_0_8 .concat [ 1 1 1 1], L_0x600001dd4a00, L_0x600001dd4a00, L_0x600001dd4a00, L_0x600001dd4a00;
LS_0x600001dd4aa0_0_12 .concat [ 1 1 1 1], L_0x600001dd4a00, L_0x600001dd4a00, L_0x600001dd4a00, L_0x600001dd4a00;
L_0x600001dd4aa0 .concat [ 4 4 4 4], LS_0x600001dd4aa0_0_0, LS_0x600001dd4aa0_0_4, LS_0x600001dd4aa0_0_8, LS_0x600001dd4aa0_0_12;
L_0x600001dd4b40 .concat [ 16 16 0 0], L_0x600001dd4960, L_0x600001dd4aa0;
S_0x148f61c10 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039be580 .param/l "row" 1 7 213, +C4<011>;
S_0x148f61d80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x148f61c10;
 .timescale 0 0;
P_0x6000039be600 .param/l "col" 1 7 214, +C4<00>;
L_0x6000007c4770 .functor AND 1, v0x600001e95170_0, L_0x600001dd4c80, C4<1>, C4<1>;
L_0x6000007c47e0 .functor AND 1, L_0x600001dd4e60, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c4850 .functor OR 1, L_0x600001dd4dc0, L_0x6000007c47e0, C4<0>, C4<0>;
L_0x6000007c48c0 .functor AND 1, L_0x1400524a0, L_0x6000007c4850, C4<1>, C4<1>;
L_0x6000007c4930 .functor AND 1, L_0x6000007c48c0, L_0x600001dd4fa0, C4<1>, C4<1>;
v0x600001ee45a0_0 .net *"_ivl_0", 2 0, L_0x600001dd4be0;  1 drivers
L_0x140051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ee4630_0 .net/2u *"_ivl_11", 2 0, L_0x140051b58;  1 drivers
v0x600001ee46c0_0 .net *"_ivl_13", 0 0, L_0x600001dd4dc0;  1 drivers
L_0x140051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee4750_0 .net/2u *"_ivl_15", 2 0, L_0x140051ba0;  1 drivers
v0x600001ee47e0_0 .net *"_ivl_17", 0 0, L_0x600001dd4e60;  1 drivers
v0x600001ee4870_0 .net *"_ivl_20", 0 0, L_0x6000007c47e0;  1 drivers
v0x600001ee4900_0 .net *"_ivl_22", 0 0, L_0x6000007c4850;  1 drivers
v0x600001ee4990_0 .net *"_ivl_24", 0 0, L_0x6000007c48c0;  1 drivers
v0x600001ee4a20_0 .net *"_ivl_25", 31 0, L_0x600001dd4f00;  1 drivers
L_0x140051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee4ab0_0 .net *"_ivl_28", 15 0, L_0x140051be8;  1 drivers
L_0x140051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee4b40_0 .net/2u *"_ivl_29", 31 0, L_0x140051c30;  1 drivers
L_0x140051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ee4bd0_0 .net *"_ivl_3", 0 0, L_0x140051ac8;  1 drivers
v0x600001ee4c60_0 .net *"_ivl_31", 0 0, L_0x600001dd4fa0;  1 drivers
L_0x140051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee4cf0_0 .net/2u *"_ivl_4", 2 0, L_0x140051b10;  1 drivers
v0x600001ee4d80_0 .net *"_ivl_6", 0 0, L_0x600001dd4c80;  1 drivers
v0x600001ee4e10_0 .net "do_clear", 0 0, L_0x6000007c4930;  1 drivers
v0x600001ee4ea0_0 .net "load_weight", 0 0, L_0x6000007c4770;  1 drivers
v0x600001ee4f30_0 .net "weight_in", 7 0, L_0x600001dd4d20;  1 drivers
L_0x600001dd4be0 .concat [ 2 1 0 0], v0x600001e950e0_0, L_0x140051ac8;
L_0x600001dd4c80 .cmp/eq 3, L_0x600001dd4be0, L_0x140051b10;
L_0x600001dd4dc0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051b58;
L_0x600001dd4e60 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051ba0;
L_0x600001dd4f00 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140051be8;
L_0x600001dd4fa0 .cmp/eq 32, L_0x600001dd4f00, L_0x140051c30;
S_0x148f5f5c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f61d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fed00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fed40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001eeb9f0_0 .net *"_ivl_11", 0 0, L_0x600001dd5220;  1 drivers
v0x600001eeba80_0 .net *"_ivl_12", 15 0, L_0x600001dd52c0;  1 drivers
v0x600001eebb10_0 .net/s *"_ivl_4", 15 0, L_0x600001dd5040;  1 drivers
v0x600001eebba0_0 .net/s *"_ivl_6", 15 0, L_0x600001dd50e0;  1 drivers
v0x600001eebc30_0 .net/s "a_signed", 7 0, v0x600001eebde0_0;  1 drivers
v0x600001eebcc0_0 .net "act_in", 7 0, L_0x6000007ca140;  alias, 1 drivers
v0x600001eebd50_0 .var "act_out", 7 0;
v0x600001eebde0_0 .var "act_reg", 7 0;
v0x600001eebe70_0 .net "clear_acc", 0 0, L_0x6000007c4930;  alias, 1 drivers
v0x600001eebf00_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee4000_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ee4090_0 .net "load_weight", 0 0, L_0x6000007c4770;  alias, 1 drivers
v0x600001ee4120_0 .net/s "product", 15 0, L_0x600001dd5180;  1 drivers
v0x600001ee41b0_0 .net/s "product_ext", 31 0, L_0x600001dd5360;  1 drivers
v0x600001ee4240_0 .net "psum_in", 31 0, v0x600001eeec70_0;  alias, 1 drivers
v0x600001ee42d0_0 .var "psum_out", 31 0;
v0x600001ee4360_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ee43f0_0 .net/s "w_signed", 7 0, v0x600001ee4510_0;  1 drivers
v0x600001ee4480_0 .net "weight_in", 7 0, L_0x600001dd4d20;  alias, 1 drivers
v0x600001ee4510_0 .var "weight_reg", 7 0;
L_0x600001dd5040 .extend/s 16, v0x600001eebde0_0;
L_0x600001dd50e0 .extend/s 16, v0x600001ee4510_0;
L_0x600001dd5180 .arith/mult 16, L_0x600001dd5040, L_0x600001dd50e0;
L_0x600001dd5220 .part L_0x600001dd5180, 15, 1;
LS_0x600001dd52c0_0_0 .concat [ 1 1 1 1], L_0x600001dd5220, L_0x600001dd5220, L_0x600001dd5220, L_0x600001dd5220;
LS_0x600001dd52c0_0_4 .concat [ 1 1 1 1], L_0x600001dd5220, L_0x600001dd5220, L_0x600001dd5220, L_0x600001dd5220;
LS_0x600001dd52c0_0_8 .concat [ 1 1 1 1], L_0x600001dd5220, L_0x600001dd5220, L_0x600001dd5220, L_0x600001dd5220;
LS_0x600001dd52c0_0_12 .concat [ 1 1 1 1], L_0x600001dd5220, L_0x600001dd5220, L_0x600001dd5220, L_0x600001dd5220;
L_0x600001dd52c0 .concat [ 4 4 4 4], LS_0x600001dd52c0_0_0, LS_0x600001dd52c0_0_4, LS_0x600001dd52c0_0_8, LS_0x600001dd52c0_0_12;
L_0x600001dd5360 .concat [ 16 16 0 0], L_0x600001dd5180, L_0x600001dd52c0;
S_0x148f5f730 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x148f61c10;
 .timescale 0 0;
P_0x6000039be700 .param/l "col" 1 7 214, +C4<01>;
L_0x6000007c4a80 .functor AND 1, v0x600001e95170_0, L_0x600001dd54a0, C4<1>, C4<1>;
L_0x6000007c4af0 .functor AND 1, L_0x600001dd5680, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c4b60 .functor OR 1, L_0x600001dd55e0, L_0x6000007c4af0, C4<0>, C4<0>;
L_0x6000007c4bd0 .functor AND 1, L_0x1400524a0, L_0x6000007c4b60, C4<1>, C4<1>;
L_0x6000007c4c40 .functor AND 1, L_0x6000007c4bd0, L_0x600001dd57c0, C4<1>, C4<1>;
v0x600001ee5b00_0 .net *"_ivl_0", 2 0, L_0x600001dd5400;  1 drivers
L_0x140051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ee5b90_0 .net/2u *"_ivl_11", 2 0, L_0x140051d08;  1 drivers
v0x600001ee5c20_0 .net *"_ivl_13", 0 0, L_0x600001dd55e0;  1 drivers
L_0x140051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee5cb0_0 .net/2u *"_ivl_15", 2 0, L_0x140051d50;  1 drivers
v0x600001ee5d40_0 .net *"_ivl_17", 0 0, L_0x600001dd5680;  1 drivers
v0x600001ee5dd0_0 .net *"_ivl_20", 0 0, L_0x6000007c4af0;  1 drivers
v0x600001ee5e60_0 .net *"_ivl_22", 0 0, L_0x6000007c4b60;  1 drivers
v0x600001ee5ef0_0 .net *"_ivl_24", 0 0, L_0x6000007c4bd0;  1 drivers
v0x600001ee5f80_0 .net *"_ivl_25", 31 0, L_0x600001dd5720;  1 drivers
L_0x140051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee6010_0 .net *"_ivl_28", 15 0, L_0x140051d98;  1 drivers
L_0x140051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee60a0_0 .net/2u *"_ivl_29", 31 0, L_0x140051de0;  1 drivers
L_0x140051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ee6130_0 .net *"_ivl_3", 0 0, L_0x140051c78;  1 drivers
v0x600001ee61c0_0 .net *"_ivl_31", 0 0, L_0x600001dd57c0;  1 drivers
L_0x140051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001ee6250_0 .net/2u *"_ivl_4", 2 0, L_0x140051cc0;  1 drivers
v0x600001ee62e0_0 .net *"_ivl_6", 0 0, L_0x600001dd54a0;  1 drivers
v0x600001ee6370_0 .net "do_clear", 0 0, L_0x6000007c4c40;  1 drivers
v0x600001ee6400_0 .net "load_weight", 0 0, L_0x6000007c4a80;  1 drivers
v0x600001ee6490_0 .net "weight_in", 7 0, L_0x600001dd5540;  1 drivers
L_0x600001dd5400 .concat [ 2 1 0 0], v0x600001e950e0_0, L_0x140051c78;
L_0x600001dd54a0 .cmp/eq 3, L_0x600001dd5400, L_0x140051cc0;
L_0x600001dd55e0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051d08;
L_0x600001dd5680 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051d50;
L_0x600001dd5720 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140051d98;
L_0x600001dd57c0 .cmp/eq 32, L_0x600001dd5720, L_0x140051de0;
S_0x148f5cf70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f5f730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fed80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fedc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ee4fc0_0 .net *"_ivl_11", 0 0, L_0x600001dd5a40;  1 drivers
v0x600001ee5050_0 .net *"_ivl_12", 15 0, L_0x600001dd5ae0;  1 drivers
v0x600001ee50e0_0 .net/s *"_ivl_4", 15 0, L_0x600001dd5860;  1 drivers
v0x600001ee5170_0 .net/s *"_ivl_6", 15 0, L_0x600001dd5900;  1 drivers
v0x600001ee5200_0 .net/s "a_signed", 7 0, v0x600001ee53b0_0;  1 drivers
v0x600001ee5290_0 .net "act_in", 7 0, v0x600001eebd50_0;  alias, 1 drivers
v0x600001ee5320_0 .var "act_out", 7 0;
v0x600001ee53b0_0 .var "act_reg", 7 0;
v0x600001ee5440_0 .net "clear_acc", 0 0, L_0x6000007c4c40;  alias, 1 drivers
v0x600001ee54d0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee5560_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ee55f0_0 .net "load_weight", 0 0, L_0x6000007c4a80;  alias, 1 drivers
v0x600001ee5680_0 .net/s "product", 15 0, L_0x600001dd59a0;  1 drivers
v0x600001ee5710_0 .net/s "product_ext", 31 0, L_0x600001dd5b80;  1 drivers
v0x600001ee57a0_0 .net "psum_in", 31 0, v0x600001ee8240_0;  alias, 1 drivers
v0x600001ee5830_0 .var "psum_out", 31 0;
v0x600001ee58c0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ee5950_0 .net/s "w_signed", 7 0, v0x600001ee5a70_0;  1 drivers
v0x600001ee59e0_0 .net "weight_in", 7 0, L_0x600001dd5540;  alias, 1 drivers
v0x600001ee5a70_0 .var "weight_reg", 7 0;
L_0x600001dd5860 .extend/s 16, v0x600001ee53b0_0;
L_0x600001dd5900 .extend/s 16, v0x600001ee5a70_0;
L_0x600001dd59a0 .arith/mult 16, L_0x600001dd5860, L_0x600001dd5900;
L_0x600001dd5a40 .part L_0x600001dd59a0, 15, 1;
LS_0x600001dd5ae0_0_0 .concat [ 1 1 1 1], L_0x600001dd5a40, L_0x600001dd5a40, L_0x600001dd5a40, L_0x600001dd5a40;
LS_0x600001dd5ae0_0_4 .concat [ 1 1 1 1], L_0x600001dd5a40, L_0x600001dd5a40, L_0x600001dd5a40, L_0x600001dd5a40;
LS_0x600001dd5ae0_0_8 .concat [ 1 1 1 1], L_0x600001dd5a40, L_0x600001dd5a40, L_0x600001dd5a40, L_0x600001dd5a40;
LS_0x600001dd5ae0_0_12 .concat [ 1 1 1 1], L_0x600001dd5a40, L_0x600001dd5a40, L_0x600001dd5a40, L_0x600001dd5a40;
L_0x600001dd5ae0 .concat [ 4 4 4 4], LS_0x600001dd5ae0_0_0, LS_0x600001dd5ae0_0_4, LS_0x600001dd5ae0_0_8, LS_0x600001dd5ae0_0_12;
L_0x600001dd5b80 .concat [ 16 16 0 0], L_0x600001dd59a0, L_0x600001dd5ae0;
S_0x148f5d0e0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x148f61c10;
 .timescale 0 0;
P_0x6000039be800 .param/l "col" 1 7 214, +C4<010>;
L_0x6000007c4d90 .functor AND 1, v0x600001e95170_0, L_0x600001dd5cc0, C4<1>, C4<1>;
L_0x6000007c4e00 .functor AND 1, L_0x600001dd5ea0, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c4e70 .functor OR 1, L_0x600001dd5e00, L_0x6000007c4e00, C4<0>, C4<0>;
L_0x6000007c4ee0 .functor AND 1, L_0x1400524a0, L_0x6000007c4e70, C4<1>, C4<1>;
L_0x6000007c4f50 .functor AND 1, L_0x6000007c4ee0, L_0x600001dd5fe0, C4<1>, C4<1>;
v0x600001ee7060_0 .net *"_ivl_0", 3 0, L_0x600001dd5c20;  1 drivers
L_0x140051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ee70f0_0 .net/2u *"_ivl_11", 2 0, L_0x140051eb8;  1 drivers
v0x600001ee7180_0 .net *"_ivl_13", 0 0, L_0x600001dd5e00;  1 drivers
L_0x140051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee7210_0 .net/2u *"_ivl_15", 2 0, L_0x140051f00;  1 drivers
v0x600001ee72a0_0 .net *"_ivl_17", 0 0, L_0x600001dd5ea0;  1 drivers
v0x600001ee7330_0 .net *"_ivl_20", 0 0, L_0x6000007c4e00;  1 drivers
v0x600001ee73c0_0 .net *"_ivl_22", 0 0, L_0x6000007c4e70;  1 drivers
v0x600001ee7450_0 .net *"_ivl_24", 0 0, L_0x6000007c4ee0;  1 drivers
v0x600001ee74e0_0 .net *"_ivl_25", 31 0, L_0x600001dd5f40;  1 drivers
L_0x140051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee7570_0 .net *"_ivl_28", 15 0, L_0x140051f48;  1 drivers
L_0x140051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee7600_0 .net/2u *"_ivl_29", 31 0, L_0x140051f90;  1 drivers
L_0x140051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ee7690_0 .net *"_ivl_3", 1 0, L_0x140051e28;  1 drivers
v0x600001ee7720_0 .net *"_ivl_31", 0 0, L_0x600001dd5fe0;  1 drivers
L_0x140051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001ee77b0_0 .net/2u *"_ivl_4", 3 0, L_0x140051e70;  1 drivers
v0x600001ee7840_0 .net *"_ivl_6", 0 0, L_0x600001dd5cc0;  1 drivers
v0x600001ee78d0_0 .net "do_clear", 0 0, L_0x6000007c4f50;  1 drivers
v0x600001ee7960_0 .net "load_weight", 0 0, L_0x6000007c4d90;  1 drivers
v0x600001ee79f0_0 .net "weight_in", 7 0, L_0x600001dd5d60;  1 drivers
L_0x600001dd5c20 .concat [ 2 2 0 0], v0x600001e950e0_0, L_0x140051e28;
L_0x600001dd5cc0 .cmp/eq 4, L_0x600001dd5c20, L_0x140051e70;
L_0x600001dd5e00 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051eb8;
L_0x600001dd5ea0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140051f00;
L_0x600001dd5f40 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x140051f48;
L_0x600001dd5fe0 .cmp/eq 32, L_0x600001dd5f40, L_0x140051f90;
S_0x148f5a920 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f5d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fee00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002fee40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ee6520_0 .net *"_ivl_11", 0 0, L_0x600001dd6260;  1 drivers
v0x600001ee65b0_0 .net *"_ivl_12", 15 0, L_0x600001dd6300;  1 drivers
v0x600001ee6640_0 .net/s *"_ivl_4", 15 0, L_0x600001dd6080;  1 drivers
v0x600001ee66d0_0 .net/s *"_ivl_6", 15 0, L_0x600001dd6120;  1 drivers
v0x600001ee6760_0 .net/s "a_signed", 7 0, v0x600001ee6910_0;  1 drivers
v0x600001ee67f0_0 .net "act_in", 7 0, v0x600001ee5320_0;  alias, 1 drivers
v0x600001ee6880_0 .var "act_out", 7 0;
v0x600001ee6910_0 .var "act_reg", 7 0;
v0x600001ee69a0_0 .net "clear_acc", 0 0, L_0x6000007c4f50;  alias, 1 drivers
v0x600001ee6a30_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee6ac0_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ee6b50_0 .net "load_weight", 0 0, L_0x6000007c4d90;  alias, 1 drivers
v0x600001ee6be0_0 .net/s "product", 15 0, L_0x600001dd61c0;  1 drivers
v0x600001ee6c70_0 .net/s "product_ext", 31 0, L_0x600001dd63a0;  1 drivers
v0x600001ee6d00_0 .net "psum_in", 31 0, v0x600001ee97a0_0;  alias, 1 drivers
v0x600001ee6d90_0 .var "psum_out", 31 0;
v0x600001ee6e20_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ee6eb0_0 .net/s "w_signed", 7 0, v0x600001ee6fd0_0;  1 drivers
v0x600001ee6f40_0 .net "weight_in", 7 0, L_0x600001dd5d60;  alias, 1 drivers
v0x600001ee6fd0_0 .var "weight_reg", 7 0;
L_0x600001dd6080 .extend/s 16, v0x600001ee6910_0;
L_0x600001dd6120 .extend/s 16, v0x600001ee6fd0_0;
L_0x600001dd61c0 .arith/mult 16, L_0x600001dd6080, L_0x600001dd6120;
L_0x600001dd6260 .part L_0x600001dd61c0, 15, 1;
LS_0x600001dd6300_0_0 .concat [ 1 1 1 1], L_0x600001dd6260, L_0x600001dd6260, L_0x600001dd6260, L_0x600001dd6260;
LS_0x600001dd6300_0_4 .concat [ 1 1 1 1], L_0x600001dd6260, L_0x600001dd6260, L_0x600001dd6260, L_0x600001dd6260;
LS_0x600001dd6300_0_8 .concat [ 1 1 1 1], L_0x600001dd6260, L_0x600001dd6260, L_0x600001dd6260, L_0x600001dd6260;
LS_0x600001dd6300_0_12 .concat [ 1 1 1 1], L_0x600001dd6260, L_0x600001dd6260, L_0x600001dd6260, L_0x600001dd6260;
L_0x600001dd6300 .concat [ 4 4 4 4], LS_0x600001dd6300_0_0, LS_0x600001dd6300_0_4, LS_0x600001dd6300_0_8, LS_0x600001dd6300_0_12;
L_0x600001dd63a0 .concat [ 16 16 0 0], L_0x600001dd61c0, L_0x600001dd6300;
S_0x148f5aa90 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x148f61c10;
 .timescale 0 0;
P_0x6000039be900 .param/l "col" 1 7 214, +C4<011>;
L_0x6000007c50a0 .functor AND 1, v0x600001e95170_0, L_0x600001dd64e0, C4<1>, C4<1>;
L_0x6000007c5110 .functor AND 1, L_0x600001dd66c0, v0x600001e9bba0_0, C4<1>, C4<1>;
L_0x6000007c5180 .functor OR 1, L_0x600001dd6620, L_0x6000007c5110, C4<0>, C4<0>;
L_0x6000007c51f0 .functor AND 1, L_0x1400524a0, L_0x6000007c5180, C4<1>, C4<1>;
L_0x6000007c5260 .functor AND 1, L_0x6000007c51f0, L_0x600001dd6800, C4<1>, C4<1>;
v0x600001ee0630_0 .net *"_ivl_0", 3 0, L_0x600001dd6440;  1 drivers
L_0x140052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ee06c0_0 .net/2u *"_ivl_11", 2 0, L_0x140052068;  1 drivers
v0x600001ee0750_0 .net *"_ivl_13", 0 0, L_0x600001dd6620;  1 drivers
L_0x1400520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ee07e0_0 .net/2u *"_ivl_15", 2 0, L_0x1400520b0;  1 drivers
v0x600001ee0870_0 .net *"_ivl_17", 0 0, L_0x600001dd66c0;  1 drivers
v0x600001ee0900_0 .net *"_ivl_20", 0 0, L_0x6000007c5110;  1 drivers
v0x600001ee0990_0 .net *"_ivl_22", 0 0, L_0x6000007c5180;  1 drivers
v0x600001ee0a20_0 .net *"_ivl_24", 0 0, L_0x6000007c51f0;  1 drivers
v0x600001ee0ab0_0 .net *"_ivl_25", 31 0, L_0x600001dd6760;  1 drivers
L_0x1400520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee0b40_0 .net *"_ivl_28", 15 0, L_0x1400520f8;  1 drivers
L_0x140052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ee0bd0_0 .net/2u *"_ivl_29", 31 0, L_0x140052140;  1 drivers
L_0x140051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ee0c60_0 .net *"_ivl_3", 1 0, L_0x140051fd8;  1 drivers
v0x600001ee0cf0_0 .net *"_ivl_31", 0 0, L_0x600001dd6800;  1 drivers
L_0x140052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001ee0d80_0 .net/2u *"_ivl_4", 3 0, L_0x140052020;  1 drivers
v0x600001ee0e10_0 .net *"_ivl_6", 0 0, L_0x600001dd64e0;  1 drivers
v0x600001ee0ea0_0 .net "do_clear", 0 0, L_0x6000007c5260;  1 drivers
v0x600001ee0f30_0 .net "load_weight", 0 0, L_0x6000007c50a0;  1 drivers
v0x600001ee0fc0_0 .net "weight_in", 7 0, L_0x600001dd6580;  1 drivers
L_0x600001dd6440 .concat [ 2 2 0 0], v0x600001e950e0_0, L_0x140051fd8;
L_0x600001dd64e0 .cmp/eq 4, L_0x600001dd6440, L_0x140052020;
L_0x600001dd6620 .cmp/eq 3, v0x600001ee2eb0_0, L_0x140052068;
L_0x600001dd66c0 .cmp/eq 3, v0x600001ee2eb0_0, L_0x1400520b0;
L_0x600001dd6760 .concat [ 16 16 0 0], v0x600001ee25b0_0, L_0x1400520f8;
L_0x600001dd6800 .cmp/eq 32, L_0x600001dd6760, L_0x140052140;
S_0x148f91b40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x148f5aa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000002fee80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000002feec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ee7a80_0 .net *"_ivl_11", 0 0, L_0x600001dd6a80;  1 drivers
v0x600001ee7b10_0 .net *"_ivl_12", 15 0, L_0x600001dd6b20;  1 drivers
v0x600001ee7ba0_0 .net/s *"_ivl_4", 15 0, L_0x600001dd68a0;  1 drivers
v0x600001ee7c30_0 .net/s *"_ivl_6", 15 0, L_0x600001dd6940;  1 drivers
v0x600001ee7cc0_0 .net/s "a_signed", 7 0, v0x600001ee7e70_0;  1 drivers
v0x600001ee7d50_0 .net "act_in", 7 0, v0x600001ee6880_0;  alias, 1 drivers
v0x600001ee7de0_0 .var "act_out", 7 0;
v0x600001ee7e70_0 .var "act_reg", 7 0;
v0x600001ee7f00_0 .net "clear_acc", 0 0, L_0x6000007c5260;  alias, 1 drivers
v0x600001ee0000_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee0090_0 .net "enable", 0 0, L_0x6000007c5a40;  alias, 1 drivers
v0x600001ee0120_0 .net "load_weight", 0 0, L_0x6000007c50a0;  alias, 1 drivers
v0x600001ee01b0_0 .net/s "product", 15 0, L_0x600001dd69e0;  1 drivers
v0x600001ee0240_0 .net/s "product_ext", 31 0, L_0x600001dd6bc0;  1 drivers
v0x600001ee02d0_0 .net "psum_in", 31 0, v0x600001eead00_0;  alias, 1 drivers
v0x600001ee0360_0 .var "psum_out", 31 0;
v0x600001ee03f0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001ee0480_0 .net/s "w_signed", 7 0, v0x600001ee05a0_0;  1 drivers
v0x600001ee0510_0 .net "weight_in", 7 0, L_0x600001dd6580;  alias, 1 drivers
v0x600001ee05a0_0 .var "weight_reg", 7 0;
L_0x600001dd68a0 .extend/s 16, v0x600001ee7e70_0;
L_0x600001dd6940 .extend/s 16, v0x600001ee05a0_0;
L_0x600001dd69e0 .arith/mult 16, L_0x600001dd68a0, L_0x600001dd6940;
L_0x600001dd6a80 .part L_0x600001dd69e0, 15, 1;
LS_0x600001dd6b20_0_0 .concat [ 1 1 1 1], L_0x600001dd6a80, L_0x600001dd6a80, L_0x600001dd6a80, L_0x600001dd6a80;
LS_0x600001dd6b20_0_4 .concat [ 1 1 1 1], L_0x600001dd6a80, L_0x600001dd6a80, L_0x600001dd6a80, L_0x600001dd6a80;
LS_0x600001dd6b20_0_8 .concat [ 1 1 1 1], L_0x600001dd6a80, L_0x600001dd6a80, L_0x600001dd6a80, L_0x600001dd6a80;
LS_0x600001dd6b20_0_12 .concat [ 1 1 1 1], L_0x600001dd6a80, L_0x600001dd6a80, L_0x600001dd6a80, L_0x600001dd6a80;
L_0x600001dd6b20 .concat [ 4 4 4 4], LS_0x600001dd6b20_0_0, LS_0x600001dd6b20_0_4, LS_0x600001dd6b20_0_8, LS_0x600001dd6b20_0_12;
L_0x600001dd6bc0 .concat [ 16 16 0 0], L_0x600001dd69e0, L_0x600001dd6b20;
S_0x148f91cb0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bea00 .param/l "row" 1 7 198, +C4<00>;
L_0x6000007ca370 .functor BUFZ 8, v0x600001efad90_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x148f91e20 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bea80 .param/l "row" 1 7 198, +C4<01>;
L_0x6000007ca220 .functor BUFZ 8, v0x600001efb060_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x148f91f90 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039beb00 .param/l "row" 1 7 198, +C4<010>;
L_0x6000007ca290 .functor BUFZ 8, v0x600001efb330_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x148f92100 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039beb80 .param/l "row" 1 7 198, +C4<011>;
L_0x6000007ca140 .functor BUFZ 8, v0x600001efb600_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x148f92270 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bec00 .param/l "col" 1 7 279, +C4<00>;
L_0x6000007c5730 .functor BUFZ 32, v0x600001efaa30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001ee1050_0 .net *"_ivl_2", 31 0, L_0x6000007c5730;  1 drivers
S_0x148f923e0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bec80 .param/l "col" 1 7 279, +C4<01>;
L_0x6000007c57a0 .functor BUFZ 32, v0x600001efab50_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001ee10e0_0 .net *"_ivl_2", 31 0, L_0x6000007c57a0;  1 drivers
S_0x148f92550 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bed00 .param/l "col" 1 7 279, +C4<010>;
L_0x6000007c5810 .functor BUFZ 32, v0x600001efac70_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001ee1170_0 .net *"_ivl_2", 31 0, L_0x6000007c5810;  1 drivers
S_0x148f926c0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bed80 .param/l "col" 1 7 279, +C4<011>;
L_0x6000007c5880 .functor BUFZ 32, L_0x6000007c56c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001ee1200_0 .net *"_ivl_2", 31 0, L_0x6000007c5880;  1 drivers
S_0x148f92830 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bee00 .param/l "col" 1 7 206, +C4<00>;
S_0x148f929a0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bee80 .param/l "col" 1 7 206, +C4<01>;
S_0x148f92b10 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bef00 .param/l "col" 1 7 206, +C4<010>;
S_0x148f92c80 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x148f97480;
 .timescale 0 0;
P_0x6000039bef80 .param/l "col" 1 7 206, +C4<011>;
S_0x148f931f0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x148f95ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x148f93360 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x148f933a0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x148f933e0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x148f93420 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x148f93460 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x148f934a0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000007c6840 .functor BUFZ 256, v0x600001e9d950_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007c68b0 .functor BUFZ 256, v0x600001e9e490_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007c6920 .functor BUFZ 256, v0x600001e9d290_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001e9c870_0 .var/i "b", 31 0;
v0x600001e9c900 .array "bank_addr", 3 0, 7 0;
v0x600001e9c990_0 .net "bank_dma", 1 0, L_0x600001dd2760;  1 drivers
v0x600001e9ca20_0 .var "bank_dma_d", 1 0;
v0x600001e9cab0_0 .net "bank_mxu_a", 1 0, L_0x600001dd2580;  1 drivers
v0x600001e9cb40_0 .var "bank_mxu_a_d", 1 0;
v0x600001e9cbd0_0 .net "bank_mxu_o", 1 0, L_0x600001dd2620;  1 drivers
v0x600001e9cc60_0 .net "bank_mxu_w", 1 0, L_0x600001dd24e0;  1 drivers
v0x600001e9ccf0_0 .var "bank_mxu_w_d", 1 0;
v0x600001e9cd80 .array "bank_rdata", 3 0;
v0x600001e9cd80_0 .net v0x600001e9cd80 0, 255 0, v0x600001ee3450_0; 1 drivers
v0x600001e9cd80_1 .net v0x600001e9cd80 1, 255 0, v0x600001ee3960_0; 1 drivers
v0x600001e9cd80_2 .net v0x600001e9cd80 2, 255 0, v0x600001ee3e70_0; 1 drivers
v0x600001e9cd80_3 .net v0x600001e9cd80 3, 255 0, v0x600001e9c3f0_0; 1 drivers
v0x600001e9ce10_0 .var "bank_re", 3 0;
v0x600001e9cea0_0 .net "bank_vpu", 1 0, L_0x600001dd26c0;  1 drivers
v0x600001e9cf30_0 .var "bank_vpu_d", 1 0;
v0x600001e9cfc0 .array "bank_wdata", 3 0, 255 0;
v0x600001e9d050_0 .var "bank_we", 3 0;
v0x600001e9d0e0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001e9d170_0 .net "dma_addr", 19 0, v0x600001eff450_0;  alias, 1 drivers
v0x600001e9d200_0 .net "dma_rdata", 255 0, L_0x6000007c6920;  alias, 1 drivers
v0x600001e9d290_0 .var "dma_rdata_reg", 255 0;
v0x600001e9d320_0 .net "dma_re", 0 0, L_0x6000007c6300;  alias, 1 drivers
v0x600001e9d3b0_0 .net "dma_ready", 0 0, L_0x600001dd2da0;  alias, 1 drivers
v0x600001e9d440_0 .net "dma_wdata", 255 0, L_0x6000007c6220;  alias, 1 drivers
v0x600001e9d4d0_0 .net "dma_we", 0 0, L_0x6000007c6290;  alias, 1 drivers
v0x600001e9d560_0 .var "grant_dma", 3 0;
v0x600001e9d5f0_0 .var "grant_mxu_a", 3 0;
v0x600001e9d680_0 .var "grant_mxu_o", 3 0;
v0x600001e9d710_0 .var "grant_mxu_w", 3 0;
v0x600001e9d7a0_0 .var "grant_vpu", 3 0;
v0x600001e9d830_0 .net "mxu_a_addr", 19 0, L_0x600001dd7980;  alias, 1 drivers
v0x600001e9d8c0_0 .net "mxu_a_rdata", 255 0, L_0x6000007c6840;  alias, 1 drivers
v0x600001e9d950_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001e9d9e0_0 .net "mxu_a_re", 0 0, L_0x600001dd7a20;  alias, 1 drivers
v0x600001e9da70_0 .net "mxu_a_ready", 0 0, L_0x600001dd2c60;  alias, 1 drivers
v0x600001e9db00_0 .net "mxu_o_addr", 19 0, L_0x600001dd7c00;  alias, 1 drivers
v0x600001e9db90_0 .net "mxu_o_ready", 0 0, L_0x600001dd2d00;  alias, 1 drivers
v0x600001e9dc20_0 .net "mxu_o_wdata", 255 0, L_0x600001dd7de0;  alias, 1 drivers
v0x600001e9dcb0_0 .net "mxu_o_we", 0 0, L_0x6000007c5ce0;  alias, 1 drivers
v0x600001e9dd40_0 .net "mxu_w_addr", 19 0, L_0x600001dd7700;  alias, 1 drivers
v0x600001e9ddd0_0 .net "mxu_w_rdata", 255 0, v0x600001e9de60_0;  alias, 1 drivers
v0x600001e9de60_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001e9def0_0 .net "mxu_w_re", 0 0, L_0x600001dd77a0;  alias, 1 drivers
v0x600001e9df80_0 .net "mxu_w_ready", 0 0, L_0x600001dd2b20;  alias, 1 drivers
v0x600001e9e010_0 .var "req_dma", 3 0;
v0x600001e9e0a0_0 .var "req_mxu_a", 3 0;
v0x600001e9e130_0 .var "req_mxu_o", 3 0;
v0x600001e9e1c0_0 .var "req_mxu_w", 3 0;
v0x600001e9e250_0 .var "req_vpu", 3 0;
v0x600001e9e2e0_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001e9e370_0 .net "vpu_addr", 19 0, v0x600001e9fc30_0;  alias, 1 drivers
v0x600001e9e400_0 .net "vpu_rdata", 255 0, L_0x6000007c68b0;  alias, 1 drivers
v0x600001e9e490_0 .var "vpu_rdata_reg", 255 0;
v0x600001e9e520_0 .net "vpu_re", 0 0, L_0x6000007c60d0;  alias, 1 drivers
v0x600001e9e5b0_0 .net "vpu_ready", 0 0, L_0x600001dd2bc0;  alias, 1 drivers
v0x600001e9e640_0 .net "vpu_wdata", 255 0, L_0x6000007c5ff0;  alias, 1 drivers
v0x600001e9e6d0_0 .net "vpu_we", 0 0, L_0x6000007c6060;  alias, 1 drivers
v0x600001e9e760_0 .net "word_dma", 7 0, L_0x600001dd2a80;  1 drivers
v0x600001e9e7f0_0 .net "word_mxu_a", 7 0, L_0x600001dd28a0;  1 drivers
v0x600001e9e880_0 .net "word_mxu_o", 7 0, L_0x600001dd2940;  1 drivers
v0x600001e9e910_0 .net "word_mxu_w", 7 0, L_0x600001dd2800;  1 drivers
v0x600001e9e9a0_0 .net "word_vpu", 7 0, L_0x600001dd29e0;  1 drivers
E_0x6000039bf780/0 .event anyedge, v0x600001e9ccf0_0, v0x600001ee3450_0, v0x600001ee3960_0, v0x600001ee3e70_0;
E_0x6000039bf780/1 .event anyedge, v0x600001e9c3f0_0, v0x600001e9cb40_0, v0x600001e9cf30_0, v0x600001e9ca20_0;
E_0x6000039bf780 .event/or E_0x6000039bf780/0, E_0x6000039bf780/1;
E_0x6000039bf800/0 .event anyedge, v0x600001e9e1c0_0, v0x600001e9e0a0_0, v0x600001e9e130_0, v0x600001e9e250_0;
E_0x6000039bf800/1 .event anyedge, v0x600001e9e010_0, v0x600001e9d710_0, v0x600001e9e910_0, v0x600001e9d5f0_0;
E_0x6000039bf800/2 .event anyedge, v0x600001e9e7f0_0, v0x600001e9d680_0, v0x600001e9e880_0, v0x600001e9dc20_0;
E_0x6000039bf800/3 .event anyedge, v0x600001e9d7a0_0, v0x600001e9e9a0_0, v0x600001e9e640_0, v0x600001e9e6d0_0;
E_0x6000039bf800/4 .event anyedge, v0x600001e9e520_0, v0x600001e9d560_0, v0x600001e9e760_0, v0x600001eff720_0;
E_0x6000039bf800/5 .event anyedge, v0x600001eff840_0, v0x600001eff570_0;
E_0x6000039bf800 .event/or E_0x6000039bf800/0, E_0x6000039bf800/1, E_0x6000039bf800/2, E_0x6000039bf800/3, E_0x6000039bf800/4, E_0x6000039bf800/5;
E_0x6000039bf840/0 .event anyedge, v0x600001e9def0_0, v0x600001e9cc60_0, v0x600001e9d9e0_0, v0x600001e9cab0_0;
E_0x6000039bf840/1 .event anyedge, v0x600001e9dcb0_0, v0x600001e9cbd0_0, v0x600001e9e6d0_0, v0x600001e9e520_0;
E_0x6000039bf840/2 .event anyedge, v0x600001e9cea0_0, v0x600001eff840_0, v0x600001eff570_0, v0x600001e9c990_0;
E_0x6000039bf840 .event/or E_0x6000039bf840/0, E_0x6000039bf840/1, E_0x6000039bf840/2;
L_0x600001dd1fe0 .part v0x600001e9d050_0, 0, 1;
L_0x600001dd2080 .part v0x600001e9ce10_0, 0, 1;
L_0x600001dd2120 .part v0x600001e9d050_0, 1, 1;
L_0x600001dd21c0 .part v0x600001e9ce10_0, 1, 1;
L_0x600001dd2260 .part v0x600001e9d050_0, 2, 1;
L_0x600001dd2300 .part v0x600001e9ce10_0, 2, 1;
L_0x600001dd23a0 .part v0x600001e9d050_0, 3, 1;
L_0x600001dd2440 .part v0x600001e9ce10_0, 3, 1;
L_0x600001dd24e0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600001dd7700 (v0x600001e9c630_0) S_0x148f53a90;
L_0x600001dd2580 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600001dd7980 (v0x600001e9c630_0) S_0x148f53a90;
L_0x600001dd2620 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600001dd7c00 (v0x600001e9c630_0) S_0x148f53a90;
L_0x600001dd26c0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, v0x600001e9fc30_0 (v0x600001e9c630_0) S_0x148f53a90;
L_0x600001dd2760 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, v0x600001eff450_0 (v0x600001e9c630_0) S_0x148f53a90;
L_0x600001dd2800 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600001dd7700 (v0x600001e9c750_0) S_0x148f53c00;
L_0x600001dd28a0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600001dd7980 (v0x600001e9c750_0) S_0x148f53c00;
L_0x600001dd2940 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600001dd7c00 (v0x600001e9c750_0) S_0x148f53c00;
L_0x600001dd29e0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, v0x600001e9fc30_0 (v0x600001e9c750_0) S_0x148f53c00;
L_0x600001dd2a80 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, v0x600001eff450_0 (v0x600001e9c750_0) S_0x148f53c00;
L_0x600001dd2b20 .part/v v0x600001e9d710_0, L_0x600001dd24e0, 1;
L_0x600001dd2c60 .part/v v0x600001e9d5f0_0, L_0x600001dd2580, 1;
L_0x600001dd2d00 .part/v v0x600001e9d680_0, L_0x600001dd2620, 1;
L_0x600001dd2bc0 .part/v v0x600001e9d7a0_0, L_0x600001dd26c0, 1;
L_0x600001dd2da0 .part/v v0x600001e9d560_0, L_0x600001dd2760, 1;
S_0x148f90fe0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x148f931f0;
 .timescale 0 0;
P_0x6000039bf880 .param/l "i" 1 9 184, +C4<00>;
S_0x148f934e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x148f90fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000002fe600 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000002fe640 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001e9c900_0 .array/port v0x600001e9c900, 0;
v0x600001ee3210_0 .net "addr", 7 0, v0x600001e9c900_0;  1 drivers
v0x600001ee32a0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee3330_0 .var/i "i", 31 0;
v0x600001ee33c0 .array "mem", 255 0, 255 0;
v0x600001ee3450_0 .var "rdata", 255 0;
v0x600001ee34e0_0 .net "re", 0 0, L_0x600001dd2080;  1 drivers
v0x600001e9cfc0_0 .array/port v0x600001e9cfc0, 0;
v0x600001ee3570_0 .net "wdata", 255 0, v0x600001e9cfc0_0;  1 drivers
v0x600001ee3600_0 .net "we", 0 0, L_0x600001dd1fe0;  1 drivers
E_0x6000039bf980 .event posedge, v0x600001efe6d0_0;
S_0x148f84250 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x148f931f0;
 .timescale 0 0;
P_0x6000039bfa00 .param/l "i" 1 9 184, +C4<01>;
S_0x148f843c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x148f84250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000002fef00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000002fef40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001e9c900_1 .array/port v0x600001e9c900, 1;
v0x600001ee3720_0 .net "addr", 7 0, v0x600001e9c900_1;  1 drivers
v0x600001ee37b0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee3840_0 .var/i "i", 31 0;
v0x600001ee38d0 .array "mem", 255 0, 255 0;
v0x600001ee3960_0 .var "rdata", 255 0;
v0x600001ee39f0_0 .net "re", 0 0, L_0x600001dd21c0;  1 drivers
v0x600001e9cfc0_1 .array/port v0x600001e9cfc0, 1;
v0x600001ee3a80_0 .net "wdata", 255 0, v0x600001e9cfc0_1;  1 drivers
v0x600001ee3b10_0 .net "we", 0 0, L_0x600001dd2120;  1 drivers
S_0x148f84530 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x148f931f0;
 .timescale 0 0;
P_0x6000039bfb40 .param/l "i" 1 9 184, +C4<010>;
S_0x148f846a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x148f84530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000002fef80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000002fefc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001e9c900_2 .array/port v0x600001e9c900, 2;
v0x600001ee3c30_0 .net "addr", 7 0, v0x600001e9c900_2;  1 drivers
v0x600001ee3cc0_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001ee3d50_0 .var/i "i", 31 0;
v0x600001ee3de0 .array "mem", 255 0, 255 0;
v0x600001ee3e70_0 .var "rdata", 255 0;
v0x600001ee3f00_0 .net "re", 0 0, L_0x600001dd2300;  1 drivers
v0x600001e9cfc0_2 .array/port v0x600001e9cfc0, 2;
v0x600001e9c000_0 .net "wdata", 255 0, v0x600001e9cfc0_2;  1 drivers
v0x600001e9c090_0 .net "we", 0 0, L_0x600001dd2260;  1 drivers
S_0x148f537b0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x148f931f0;
 .timescale 0 0;
P_0x6000039bfc80 .param/l "i" 1 9 184, +C4<011>;
S_0x148f53920 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x148f537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000002ff000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000002ff040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001e9c900_3 .array/port v0x600001e9c900, 3;
v0x600001e9c1b0_0 .net "addr", 7 0, v0x600001e9c900_3;  1 drivers
v0x600001e9c240_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001e9c2d0_0 .var/i "i", 31 0;
v0x600001e9c360 .array "mem", 255 0, 255 0;
v0x600001e9c3f0_0 .var "rdata", 255 0;
v0x600001e9c480_0 .net "re", 0 0, L_0x600001dd2440;  1 drivers
v0x600001e9cfc0_3 .array/port v0x600001e9cfc0, 3;
v0x600001e9c510_0 .net "wdata", 255 0, v0x600001e9cfc0_3;  1 drivers
v0x600001e9c5a0_0 .net "we", 0 0, L_0x600001dd23a0;  1 drivers
S_0x148f53a90 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x148f931f0;
 .timescale 0 0;
v0x600001e9c630_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x148f53a90
TD_tb_residual_block.dut.sram_inst.get_bank ;
    %load/vec4 v0x600001e9c630_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001e9c630_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x148f53c00 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x148f931f0;
 .timescale 0 0;
v0x600001e9c750_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x148f53c00
TD_tb_residual_block.dut.sram_inst.get_word ;
    %load/vec4 v0x600001e9c750_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x148f54a60 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x148f95ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x149828a00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x149828a40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x149828a80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x149828ac0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x149828b00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x149828b40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x149828b80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x149828bc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x149828c00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x149828c40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x149828c80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x149828cc0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x149828d00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x149828d40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x149828d80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x149828dc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x149828e00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x149828e40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x149828e80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x149828ec0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x149828f00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x149828f40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x149828f80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x149828fc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x149829000 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x149829040 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x149829080 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1498290c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x149829100 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000007c5e30 .functor BUFZ 256, L_0x600001dd17c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007c5ea0 .functor BUFZ 256, L_0x600001dd1900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007c5f10 .functor BUFZ 1, v0x600001e9f3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c5ff0 .functor BUFZ 256, v0x600001e98000_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007c6060 .functor BUFZ 1, v0x600001e98120_0, C4<0>, C4<0>, C4<0>;
L_0x6000007c60d0 .functor BUFZ 1, v0x600001e9fde0_0, C4<0>, C4<0>, C4<0>;
v0x600001e9ea30_0 .net *"_ivl_48", 255 0, L_0x600001dd17c0;  1 drivers
v0x600001e9eac0_0 .net *"_ivl_50", 6 0, L_0x600001dd1860;  1 drivers
L_0x140052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001e9eb50_0 .net *"_ivl_53", 1 0, L_0x140052848;  1 drivers
v0x600001e9ebe0_0 .net *"_ivl_56", 255 0, L_0x600001dd1900;  1 drivers
v0x600001e9ec70_0 .net *"_ivl_58", 6 0, L_0x600001dd19a0;  1 drivers
L_0x140052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001e9ed00_0 .net *"_ivl_61", 1 0, L_0x140052890;  1 drivers
L_0x1400528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001e9ed90_0 .net/2u *"_ivl_64", 2 0, L_0x1400528d8;  1 drivers
v0x600001e9ee20_0 .var "addr_reg", 19 0;
v0x600001e9eeb0_0 .var "alu_result", 255 0;
v0x600001e9ef40_0 .net "clk", 0 0, v0x600001e96520_0;  alias, 1 drivers
v0x600001e9efd0_0 .net "cmd", 127 0, v0x600001efa760_0;  alias, 1 drivers
v0x600001e9f060_0 .net "cmd_done", 0 0, L_0x6000007c5f10;  alias, 1 drivers
v0x600001e9f0f0_0 .net "cmd_ready", 0 0, L_0x600001dd1a40;  alias, 1 drivers
v0x600001e9f180_0 .var "cmd_reg", 127 0;
v0x600001e9f210_0 .net "cmd_valid", 0 0, L_0x6000007ca8b0;  alias, 1 drivers
v0x600001e9f2a0_0 .net "count", 15 0, L_0x600001dd1720;  1 drivers
v0x600001e9f330_0 .var "count_reg", 15 0;
v0x600001e9f3c0_0 .var "done_reg", 0 0;
v0x600001e9f450_0 .var "elem_count", 15 0;
v0x600001e9f4e0_0 .net "imm", 15 0, L_0x600001dd15e0;  1 drivers
v0x600001e9f570_0 .var "imm_reg", 15 0;
v0x600001e9f600_0 .var/i "lane", 31 0;
v0x600001e9f690 .array "lane_a", 15 0;
v0x600001e9f690_0 .net v0x600001e9f690 0, 15 0, L_0x600001dd7f20; 1 drivers
v0x600001e9f690_1 .net v0x600001e9f690 1, 15 0, L_0x600001dd0000; 1 drivers
v0x600001e9f690_2 .net v0x600001e9f690 2, 15 0, L_0x600001dd0140; 1 drivers
v0x600001e9f690_3 .net v0x600001e9f690 3, 15 0, L_0x600001dd0280; 1 drivers
v0x600001e9f690_4 .net v0x600001e9f690 4, 15 0, L_0x600001dd03c0; 1 drivers
v0x600001e9f690_5 .net v0x600001e9f690 5, 15 0, L_0x600001dd0500; 1 drivers
v0x600001e9f690_6 .net v0x600001e9f690 6, 15 0, L_0x600001dd0640; 1 drivers
v0x600001e9f690_7 .net v0x600001e9f690 7, 15 0, L_0x600001dd0780; 1 drivers
v0x600001e9f690_8 .net v0x600001e9f690 8, 15 0, L_0x600001dd08c0; 1 drivers
v0x600001e9f690_9 .net v0x600001e9f690 9, 15 0, L_0x600001dd0a00; 1 drivers
v0x600001e9f690_10 .net v0x600001e9f690 10, 15 0, L_0x600001dd0be0; 1 drivers
v0x600001e9f690_11 .net v0x600001e9f690 11, 15 0, L_0x600001dd0c80; 1 drivers
v0x600001e9f690_12 .net v0x600001e9f690 12, 15 0, L_0x600001dd0dc0; 1 drivers
v0x600001e9f690_13 .net v0x600001e9f690 13, 15 0, L_0x600001dd0f00; 1 drivers
v0x600001e9f690_14 .net v0x600001e9f690 14, 15 0, L_0x600001dd1040; 1 drivers
v0x600001e9f690_15 .net v0x600001e9f690 15, 15 0, L_0x600001dd1180; 1 drivers
v0x600001e9f720 .array "lane_b", 15 0;
v0x600001e9f720_0 .net v0x600001e9f720 0, 15 0, L_0x600001ddc640; 1 drivers
v0x600001e9f720_1 .net v0x600001e9f720 1, 15 0, L_0x600001dd00a0; 1 drivers
v0x600001e9f720_2 .net v0x600001e9f720 2, 15 0, L_0x600001dd01e0; 1 drivers
v0x600001e9f720_3 .net v0x600001e9f720 3, 15 0, L_0x600001dd0320; 1 drivers
v0x600001e9f720_4 .net v0x600001e9f720 4, 15 0, L_0x600001dd0460; 1 drivers
v0x600001e9f720_5 .net v0x600001e9f720 5, 15 0, L_0x600001dd05a0; 1 drivers
v0x600001e9f720_6 .net v0x600001e9f720 6, 15 0, L_0x600001dd06e0; 1 drivers
v0x600001e9f720_7 .net v0x600001e9f720 7, 15 0, L_0x600001dd0820; 1 drivers
v0x600001e9f720_8 .net v0x600001e9f720 8, 15 0, L_0x600001dd0960; 1 drivers
v0x600001e9f720_9 .net v0x600001e9f720 9, 15 0, L_0x600001dd0b40; 1 drivers
v0x600001e9f720_10 .net v0x600001e9f720 10, 15 0, L_0x600001dd0aa0; 1 drivers
v0x600001e9f720_11 .net v0x600001e9f720 11, 15 0, L_0x600001dd0d20; 1 drivers
v0x600001e9f720_12 .net v0x600001e9f720 12, 15 0, L_0x600001dd0e60; 1 drivers
v0x600001e9f720_13 .net v0x600001e9f720 13, 15 0, L_0x600001dd0fa0; 1 drivers
v0x600001e9f720_14 .net v0x600001e9f720 14, 15 0, L_0x600001dd10e0; 1 drivers
v0x600001e9f720_15 .net v0x600001e9f720 15, 15 0, L_0x600001dd1220; 1 drivers
v0x600001e9f7b0 .array "lane_result", 15 0, 15 0;
v0x600001e9f840_0 .net "mem_addr", 19 0, L_0x600001dd1680;  1 drivers
v0x600001e9f8d0_0 .var "mem_addr_reg", 19 0;
v0x600001e9f960_0 .net "opcode", 7 0, L_0x600001dd12c0;  1 drivers
v0x600001e9f9f0_0 .var "reduce_result", 15 0;
v0x600001e9fa80 .array "reduce_tree", 79 0, 15 0;
v0x600001e9fb10_0 .net "rst_n", 0 0, v0x600001e96d90_0;  alias, 1 drivers
v0x600001e9fba0_0 .net "sram_addr", 19 0, v0x600001e9fc30_0;  alias, 1 drivers
v0x600001e9fc30_0 .var "sram_addr_reg", 19 0;
v0x600001e9fcc0_0 .net "sram_rdata", 255 0, L_0x6000007c68b0;  alias, 1 drivers
v0x600001e9fd50_0 .net "sram_re", 0 0, L_0x6000007c60d0;  alias, 1 drivers
v0x600001e9fde0_0 .var "sram_re_reg", 0 0;
v0x600001e9fe70_0 .net "sram_ready", 0 0, L_0x600001dd2bc0;  alias, 1 drivers
v0x600001e9ff00_0 .net "sram_wdata", 255 0, L_0x6000007c5ff0;  alias, 1 drivers
v0x600001e98000_0 .var "sram_wdata_reg", 255 0;
v0x600001e98090_0 .net "sram_we", 0 0, L_0x6000007c6060;  alias, 1 drivers
v0x600001e98120_0 .var "sram_we_reg", 0 0;
v0x600001e981b0_0 .var/i "stage", 31 0;
v0x600001e98240_0 .var "state", 2 0;
v0x600001e982d0_0 .net "subop", 7 0, L_0x600001dd1360;  1 drivers
v0x600001e98360_0 .var "subop_reg", 7 0;
v0x600001e983f0_0 .net "vd", 4 0, L_0x600001dd1400;  1 drivers
v0x600001e98480_0 .var "vd_reg", 4 0;
v0x600001e98510 .array "vrf", 31 0, 255 0;
v0x600001e985a0_0 .net "vs1", 4 0, L_0x600001dd14a0;  1 drivers
v0x600001e98630_0 .net "vs1_data", 255 0, L_0x6000007c5e30;  1 drivers
v0x600001e986c0_0 .var "vs1_reg", 4 0;
v0x600001e98750_0 .net "vs2", 4 0, L_0x600001dd1540;  1 drivers
v0x600001e987e0_0 .net "vs2_data", 255 0, L_0x6000007c5ea0;  1 drivers
v0x600001e98870_0 .var "vs2_reg", 4 0;
E_0x6000039b8580/0 .event anyedge, v0x600001e9f690_0, v0x600001e9f690_1, v0x600001e9f690_2, v0x600001e9f690_3;
E_0x6000039b8580/1 .event anyedge, v0x600001e9f690_4, v0x600001e9f690_5, v0x600001e9f690_6, v0x600001e9f690_7;
E_0x6000039b8580/2 .event anyedge, v0x600001e9f690_8, v0x600001e9f690_9, v0x600001e9f690_10, v0x600001e9f690_11;
E_0x6000039b8580/3 .event anyedge, v0x600001e9f690_12, v0x600001e9f690_13, v0x600001e9f690_14, v0x600001e9f690_15;
v0x600001e9fa80_0 .array/port v0x600001e9fa80, 0;
v0x600001e9fa80_1 .array/port v0x600001e9fa80, 1;
v0x600001e9fa80_2 .array/port v0x600001e9fa80, 2;
E_0x6000039b8580/4 .event anyedge, v0x600001e98360_0, v0x600001e9fa80_0, v0x600001e9fa80_1, v0x600001e9fa80_2;
v0x600001e9fa80_3 .array/port v0x600001e9fa80, 3;
v0x600001e9fa80_4 .array/port v0x600001e9fa80, 4;
v0x600001e9fa80_5 .array/port v0x600001e9fa80, 5;
v0x600001e9fa80_6 .array/port v0x600001e9fa80, 6;
E_0x6000039b8580/5 .event anyedge, v0x600001e9fa80_3, v0x600001e9fa80_4, v0x600001e9fa80_5, v0x600001e9fa80_6;
v0x600001e9fa80_7 .array/port v0x600001e9fa80, 7;
v0x600001e9fa80_8 .array/port v0x600001e9fa80, 8;
v0x600001e9fa80_9 .array/port v0x600001e9fa80, 9;
v0x600001e9fa80_10 .array/port v0x600001e9fa80, 10;
E_0x6000039b8580/6 .event anyedge, v0x600001e9fa80_7, v0x600001e9fa80_8, v0x600001e9fa80_9, v0x600001e9fa80_10;
v0x600001e9fa80_11 .array/port v0x600001e9fa80, 11;
v0x600001e9fa80_12 .array/port v0x600001e9fa80, 12;
v0x600001e9fa80_13 .array/port v0x600001e9fa80, 13;
v0x600001e9fa80_14 .array/port v0x600001e9fa80, 14;
E_0x6000039b8580/7 .event anyedge, v0x600001e9fa80_11, v0x600001e9fa80_12, v0x600001e9fa80_13, v0x600001e9fa80_14;
v0x600001e9fa80_15 .array/port v0x600001e9fa80, 15;
v0x600001e9fa80_16 .array/port v0x600001e9fa80, 16;
v0x600001e9fa80_17 .array/port v0x600001e9fa80, 17;
v0x600001e9fa80_18 .array/port v0x600001e9fa80, 18;
E_0x6000039b8580/8 .event anyedge, v0x600001e9fa80_15, v0x600001e9fa80_16, v0x600001e9fa80_17, v0x600001e9fa80_18;
v0x600001e9fa80_19 .array/port v0x600001e9fa80, 19;
v0x600001e9fa80_20 .array/port v0x600001e9fa80, 20;
v0x600001e9fa80_21 .array/port v0x600001e9fa80, 21;
v0x600001e9fa80_22 .array/port v0x600001e9fa80, 22;
E_0x6000039b8580/9 .event anyedge, v0x600001e9fa80_19, v0x600001e9fa80_20, v0x600001e9fa80_21, v0x600001e9fa80_22;
v0x600001e9fa80_23 .array/port v0x600001e9fa80, 23;
v0x600001e9fa80_24 .array/port v0x600001e9fa80, 24;
v0x600001e9fa80_25 .array/port v0x600001e9fa80, 25;
v0x600001e9fa80_26 .array/port v0x600001e9fa80, 26;
E_0x6000039b8580/10 .event anyedge, v0x600001e9fa80_23, v0x600001e9fa80_24, v0x600001e9fa80_25, v0x600001e9fa80_26;
v0x600001e9fa80_27 .array/port v0x600001e9fa80, 27;
v0x600001e9fa80_28 .array/port v0x600001e9fa80, 28;
v0x600001e9fa80_29 .array/port v0x600001e9fa80, 29;
v0x600001e9fa80_30 .array/port v0x600001e9fa80, 30;
E_0x6000039b8580/11 .event anyedge, v0x600001e9fa80_27, v0x600001e9fa80_28, v0x600001e9fa80_29, v0x600001e9fa80_30;
v0x600001e9fa80_31 .array/port v0x600001e9fa80, 31;
v0x600001e9fa80_32 .array/port v0x600001e9fa80, 32;
v0x600001e9fa80_33 .array/port v0x600001e9fa80, 33;
v0x600001e9fa80_34 .array/port v0x600001e9fa80, 34;
E_0x6000039b8580/12 .event anyedge, v0x600001e9fa80_31, v0x600001e9fa80_32, v0x600001e9fa80_33, v0x600001e9fa80_34;
v0x600001e9fa80_35 .array/port v0x600001e9fa80, 35;
v0x600001e9fa80_36 .array/port v0x600001e9fa80, 36;
v0x600001e9fa80_37 .array/port v0x600001e9fa80, 37;
v0x600001e9fa80_38 .array/port v0x600001e9fa80, 38;
E_0x6000039b8580/13 .event anyedge, v0x600001e9fa80_35, v0x600001e9fa80_36, v0x600001e9fa80_37, v0x600001e9fa80_38;
v0x600001e9fa80_39 .array/port v0x600001e9fa80, 39;
v0x600001e9fa80_40 .array/port v0x600001e9fa80, 40;
v0x600001e9fa80_41 .array/port v0x600001e9fa80, 41;
v0x600001e9fa80_42 .array/port v0x600001e9fa80, 42;
E_0x6000039b8580/14 .event anyedge, v0x600001e9fa80_39, v0x600001e9fa80_40, v0x600001e9fa80_41, v0x600001e9fa80_42;
v0x600001e9fa80_43 .array/port v0x600001e9fa80, 43;
v0x600001e9fa80_44 .array/port v0x600001e9fa80, 44;
v0x600001e9fa80_45 .array/port v0x600001e9fa80, 45;
v0x600001e9fa80_46 .array/port v0x600001e9fa80, 46;
E_0x6000039b8580/15 .event anyedge, v0x600001e9fa80_43, v0x600001e9fa80_44, v0x600001e9fa80_45, v0x600001e9fa80_46;
v0x600001e9fa80_47 .array/port v0x600001e9fa80, 47;
v0x600001e9fa80_48 .array/port v0x600001e9fa80, 48;
v0x600001e9fa80_49 .array/port v0x600001e9fa80, 49;
v0x600001e9fa80_50 .array/port v0x600001e9fa80, 50;
E_0x6000039b8580/16 .event anyedge, v0x600001e9fa80_47, v0x600001e9fa80_48, v0x600001e9fa80_49, v0x600001e9fa80_50;
v0x600001e9fa80_51 .array/port v0x600001e9fa80, 51;
v0x600001e9fa80_52 .array/port v0x600001e9fa80, 52;
v0x600001e9fa80_53 .array/port v0x600001e9fa80, 53;
v0x600001e9fa80_54 .array/port v0x600001e9fa80, 54;
E_0x6000039b8580/17 .event anyedge, v0x600001e9fa80_51, v0x600001e9fa80_52, v0x600001e9fa80_53, v0x600001e9fa80_54;
v0x600001e9fa80_55 .array/port v0x600001e9fa80, 55;
v0x600001e9fa80_56 .array/port v0x600001e9fa80, 56;
v0x600001e9fa80_57 .array/port v0x600001e9fa80, 57;
v0x600001e9fa80_58 .array/port v0x600001e9fa80, 58;
E_0x6000039b8580/18 .event anyedge, v0x600001e9fa80_55, v0x600001e9fa80_56, v0x600001e9fa80_57, v0x600001e9fa80_58;
v0x600001e9fa80_59 .array/port v0x600001e9fa80, 59;
v0x600001e9fa80_60 .array/port v0x600001e9fa80, 60;
v0x600001e9fa80_61 .array/port v0x600001e9fa80, 61;
v0x600001e9fa80_62 .array/port v0x600001e9fa80, 62;
E_0x6000039b8580/19 .event anyedge, v0x600001e9fa80_59, v0x600001e9fa80_60, v0x600001e9fa80_61, v0x600001e9fa80_62;
v0x600001e9fa80_63 .array/port v0x600001e9fa80, 63;
v0x600001e9fa80_64 .array/port v0x600001e9fa80, 64;
v0x600001e9fa80_65 .array/port v0x600001e9fa80, 65;
v0x600001e9fa80_66 .array/port v0x600001e9fa80, 66;
E_0x6000039b8580/20 .event anyedge, v0x600001e9fa80_63, v0x600001e9fa80_64, v0x600001e9fa80_65, v0x600001e9fa80_66;
v0x600001e9fa80_67 .array/port v0x600001e9fa80, 67;
v0x600001e9fa80_68 .array/port v0x600001e9fa80, 68;
v0x600001e9fa80_69 .array/port v0x600001e9fa80, 69;
v0x600001e9fa80_70 .array/port v0x600001e9fa80, 70;
E_0x6000039b8580/21 .event anyedge, v0x600001e9fa80_67, v0x600001e9fa80_68, v0x600001e9fa80_69, v0x600001e9fa80_70;
v0x600001e9fa80_71 .array/port v0x600001e9fa80, 71;
v0x600001e9fa80_72 .array/port v0x600001e9fa80, 72;
v0x600001e9fa80_73 .array/port v0x600001e9fa80, 73;
v0x600001e9fa80_74 .array/port v0x600001e9fa80, 74;
E_0x6000039b8580/22 .event anyedge, v0x600001e9fa80_71, v0x600001e9fa80_72, v0x600001e9fa80_73, v0x600001e9fa80_74;
v0x600001e9fa80_75 .array/port v0x600001e9fa80, 75;
v0x600001e9fa80_76 .array/port v0x600001e9fa80, 76;
v0x600001e9fa80_77 .array/port v0x600001e9fa80, 77;
v0x600001e9fa80_78 .array/port v0x600001e9fa80, 78;
E_0x6000039b8580/23 .event anyedge, v0x600001e9fa80_75, v0x600001e9fa80_76, v0x600001e9fa80_77, v0x600001e9fa80_78;
v0x600001e9fa80_79 .array/port v0x600001e9fa80, 79;
E_0x6000039b8580/24 .event anyedge, v0x600001e9fa80_79;
E_0x6000039b8580 .event/or E_0x6000039b8580/0, E_0x6000039b8580/1, E_0x6000039b8580/2, E_0x6000039b8580/3, E_0x6000039b8580/4, E_0x6000039b8580/5, E_0x6000039b8580/6, E_0x6000039b8580/7, E_0x6000039b8580/8, E_0x6000039b8580/9, E_0x6000039b8580/10, E_0x6000039b8580/11, E_0x6000039b8580/12, E_0x6000039b8580/13, E_0x6000039b8580/14, E_0x6000039b8580/15, E_0x6000039b8580/16, E_0x6000039b8580/17, E_0x6000039b8580/18, E_0x6000039b8580/19, E_0x6000039b8580/20, E_0x6000039b8580/21, E_0x6000039b8580/22, E_0x6000039b8580/23, E_0x6000039b8580/24;
L_0x600001dd7f20 .part L_0x6000007c5e30, 0, 16;
L_0x600001ddc640 .part L_0x6000007c5ea0, 0, 16;
L_0x600001dd0000 .part L_0x6000007c5e30, 16, 16;
L_0x600001dd00a0 .part L_0x6000007c5ea0, 16, 16;
L_0x600001dd0140 .part L_0x6000007c5e30, 32, 16;
L_0x600001dd01e0 .part L_0x6000007c5ea0, 32, 16;
L_0x600001dd0280 .part L_0x6000007c5e30, 48, 16;
L_0x600001dd0320 .part L_0x6000007c5ea0, 48, 16;
L_0x600001dd03c0 .part L_0x6000007c5e30, 64, 16;
L_0x600001dd0460 .part L_0x6000007c5ea0, 64, 16;
L_0x600001dd0500 .part L_0x6000007c5e30, 80, 16;
L_0x600001dd05a0 .part L_0x6000007c5ea0, 80, 16;
L_0x600001dd0640 .part L_0x6000007c5e30, 96, 16;
L_0x600001dd06e0 .part L_0x6000007c5ea0, 96, 16;
L_0x600001dd0780 .part L_0x6000007c5e30, 112, 16;
L_0x600001dd0820 .part L_0x6000007c5ea0, 112, 16;
L_0x600001dd08c0 .part L_0x6000007c5e30, 128, 16;
L_0x600001dd0960 .part L_0x6000007c5ea0, 128, 16;
L_0x600001dd0a00 .part L_0x6000007c5e30, 144, 16;
L_0x600001dd0b40 .part L_0x6000007c5ea0, 144, 16;
L_0x600001dd0be0 .part L_0x6000007c5e30, 160, 16;
L_0x600001dd0aa0 .part L_0x6000007c5ea0, 160, 16;
L_0x600001dd0c80 .part L_0x6000007c5e30, 176, 16;
L_0x600001dd0d20 .part L_0x6000007c5ea0, 176, 16;
L_0x600001dd0dc0 .part L_0x6000007c5e30, 192, 16;
L_0x600001dd0e60 .part L_0x6000007c5ea0, 192, 16;
L_0x600001dd0f00 .part L_0x6000007c5e30, 208, 16;
L_0x600001dd0fa0 .part L_0x6000007c5ea0, 208, 16;
L_0x600001dd1040 .part L_0x6000007c5e30, 224, 16;
L_0x600001dd10e0 .part L_0x6000007c5ea0, 224, 16;
L_0x600001dd1180 .part L_0x6000007c5e30, 240, 16;
L_0x600001dd1220 .part L_0x6000007c5ea0, 240, 16;
L_0x600001dd12c0 .part v0x600001efa760_0, 120, 8;
L_0x600001dd1360 .part v0x600001efa760_0, 112, 8;
L_0x600001dd1400 .part v0x600001efa760_0, 107, 5;
L_0x600001dd14a0 .part v0x600001efa760_0, 102, 5;
L_0x600001dd1540 .part v0x600001efa760_0, 97, 5;
L_0x600001dd15e0 .part v0x600001efa760_0, 32, 16;
L_0x600001dd1680 .part v0x600001efa760_0, 76, 20;
L_0x600001dd1720 .part v0x600001efa760_0, 48, 16;
L_0x600001dd17c0 .array/port v0x600001e98510, L_0x600001dd1860;
L_0x600001dd1860 .concat [ 5 2 0 0], v0x600001e986c0_0, L_0x140052848;
L_0x600001dd1900 .array/port v0x600001e98510, L_0x600001dd19a0;
L_0x600001dd19a0 .concat [ 5 2 0 0], v0x600001e98870_0, L_0x140052890;
L_0x600001dd1a40 .cmp/eq 3, v0x600001e98240_0, L_0x1400528d8;
S_0x148f8afd0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b85c0 .param/l "i" 1 10 137, +C4<00>;
v0x600001e9f7b0_0 .array/port v0x600001e9f7b0, 0;
v0x600001e9f7b0_1 .array/port v0x600001e9f7b0, 1;
v0x600001e9f7b0_2 .array/port v0x600001e9f7b0, 2;
v0x600001e9f7b0_3 .array/port v0x600001e9f7b0, 3;
E_0x6000039b8640/0 .event anyedge, v0x600001e9f7b0_0, v0x600001e9f7b0_1, v0x600001e9f7b0_2, v0x600001e9f7b0_3;
v0x600001e9f7b0_4 .array/port v0x600001e9f7b0, 4;
v0x600001e9f7b0_5 .array/port v0x600001e9f7b0, 5;
v0x600001e9f7b0_6 .array/port v0x600001e9f7b0, 6;
v0x600001e9f7b0_7 .array/port v0x600001e9f7b0, 7;
E_0x6000039b8640/1 .event anyedge, v0x600001e9f7b0_4, v0x600001e9f7b0_5, v0x600001e9f7b0_6, v0x600001e9f7b0_7;
v0x600001e9f7b0_8 .array/port v0x600001e9f7b0, 8;
v0x600001e9f7b0_9 .array/port v0x600001e9f7b0, 9;
v0x600001e9f7b0_10 .array/port v0x600001e9f7b0, 10;
v0x600001e9f7b0_11 .array/port v0x600001e9f7b0, 11;
E_0x6000039b8640/2 .event anyedge, v0x600001e9f7b0_8, v0x600001e9f7b0_9, v0x600001e9f7b0_10, v0x600001e9f7b0_11;
v0x600001e9f7b0_12 .array/port v0x600001e9f7b0, 12;
v0x600001e9f7b0_13 .array/port v0x600001e9f7b0, 13;
v0x600001e9f7b0_14 .array/port v0x600001e9f7b0, 14;
v0x600001e9f7b0_15 .array/port v0x600001e9f7b0, 15;
E_0x6000039b8640/3 .event anyedge, v0x600001e9f7b0_12, v0x600001e9f7b0_13, v0x600001e9f7b0_14, v0x600001e9f7b0_15;
E_0x6000039b8640 .event/or E_0x6000039b8640/0, E_0x6000039b8640/1, E_0x6000039b8640/2, E_0x6000039b8640/3;
E_0x6000039b8680/0 .event anyedge, v0x600001e98360_0, v0x600001e9f690_0, v0x600001e9f690_1, v0x600001e9f690_2;
E_0x6000039b8680/1 .event anyedge, v0x600001e9f690_3, v0x600001e9f690_4, v0x600001e9f690_5, v0x600001e9f690_6;
E_0x6000039b8680/2 .event anyedge, v0x600001e9f690_7, v0x600001e9f690_8, v0x600001e9f690_9, v0x600001e9f690_10;
E_0x6000039b8680/3 .event anyedge, v0x600001e9f690_11, v0x600001e9f690_12, v0x600001e9f690_13, v0x600001e9f690_14;
E_0x6000039b8680/4 .event anyedge, v0x600001e9f690_15, v0x600001e9f720_0, v0x600001e9f720_1, v0x600001e9f720_2;
E_0x6000039b8680/5 .event anyedge, v0x600001e9f720_3, v0x600001e9f720_4, v0x600001e9f720_5, v0x600001e9f720_6;
E_0x6000039b8680/6 .event anyedge, v0x600001e9f720_7, v0x600001e9f720_8, v0x600001e9f720_9, v0x600001e9f720_10;
E_0x6000039b8680/7 .event anyedge, v0x600001e9f720_11, v0x600001e9f720_12, v0x600001e9f720_13, v0x600001e9f720_14;
E_0x6000039b8680/8 .event anyedge, v0x600001e9f720_15, v0x600001e9f570_0;
E_0x6000039b8680 .event/or E_0x6000039b8680/0, E_0x6000039b8680/1, E_0x6000039b8680/2, E_0x6000039b8680/3, E_0x6000039b8680/4, E_0x6000039b8680/5, E_0x6000039b8680/6, E_0x6000039b8680/7, E_0x6000039b8680/8;
S_0x148f54bd0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b86c0 .param/l "i" 1 10 137, +C4<01>;
S_0x148f54d40 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8740 .param/l "i" 1 10 137, +C4<010>;
S_0x148f84ec0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b87c0 .param/l "i" 1 10 137, +C4<011>;
S_0x148f85030 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8880 .param/l "i" 1 10 137, +C4<0100>;
S_0x148f851a0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8900 .param/l "i" 1 10 137, +C4<0101>;
S_0x148f85310 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8980 .param/l "i" 1 10 137, +C4<0110>;
S_0x148f85480 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8a00 .param/l "i" 1 10 137, +C4<0111>;
S_0x148f855f0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8840 .param/l "i" 1 10 137, +C4<01000>;
S_0x148f85760 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8ac0 .param/l "i" 1 10 137, +C4<01001>;
S_0x148f858d0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8b40 .param/l "i" 1 10 137, +C4<01010>;
S_0x148f85a40 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8bc0 .param/l "i" 1 10 137, +C4<01011>;
S_0x148f85bb0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8c40 .param/l "i" 1 10 137, +C4<01100>;
S_0x148f85d20 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8cc0 .param/l "i" 1 10 137, +C4<01101>;
S_0x148f85e90 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8d40 .param/l "i" 1 10 137, +C4<01110>;
S_0x148f86000 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x148f54a60;
 .timescale 0 0;
P_0x6000039b8dc0 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x148f953a0;
T_2 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001efa130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efa010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efa0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef9f80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001ef9c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001efa010_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001efa010_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001efa010_0, 0;
T_2.2 ;
    %load/vec4 v0x600001efa7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001efa0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600001efa0a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001efa0a0_0, 0;
T_2.5 ;
    %load/vec4 v0x600001ef8f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001ef9f80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600001ef9f80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001ef9f80_0, 0;
T_2.8 ;
    %load/vec4 v0x600001ef9dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600001ef9cb0_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600001efa010_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001efa010_0, 0;
T_2.11 ;
    %load/vec4 v0x600001efa9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001efa880_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600001efa0a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001efa0a0_0, 0;
T_2.14 ;
    %load/vec4 v0x600001ef90e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600001ef8fc0_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600001ef9f80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001ef9f80_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x148f953a0;
T_3 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001efa130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001ef97a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef9950_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001ef94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9680_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001ef9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9dd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001efa760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efa9a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001ef8ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef90e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efa5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef8c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef8cf0_0, 0;
    %fork t_1, S_0x148f93930;
    %jmp t_0;
    .scope S_0x148f93930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001effa80_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600001effa80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001effa80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ef99e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001effa80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ef98c0, 0, 4;
    %load/vec4 v0x600001effa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001effa80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x148f953a0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001ef9dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600001ef9cb0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9dd0_0, 0;
T_3.4 ;
    %load/vec4 v0x600001efa9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001efa880_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efa9a0_0, 0;
T_3.7 ;
    %load/vec4 v0x600001ef90e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600001ef8fc0_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef90e0_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9680_0, 0;
    %load/vec4 v0x600001efa2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600001efa1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600001efa250_0;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600001ef9ef0_0;
    %assign/vec4 v0x600001ef94d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef9680_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600001ef9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600001ef9560_0;
    %assign/vec4 v0x600001ef97a0_0, 0;
    %load/vec4 v0x600001ef9560_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001ef8c60_0, 0;
    %load/vec4 v0x600001ef9560_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001ef8cf0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600001ef8c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef9320_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600001ef9950_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001ef9950_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ef99e0, 0, 4;
    %load/vec4 v0x600001ef97a0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001ef9950_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ef98c0, 0, 4;
    %load/vec4 v0x600001ef9950_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001ef9950_0, 0;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef9320_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600001ef9950_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600001ef9950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001ef98c0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600001ef9950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001ef98c0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001ef9950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ef98c0, 0, 4;
    %load/vec4 v0x600001ef9950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001ef99e0, 4;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600001ef9950_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001ef9950_0, 0;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef9320_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001efa5b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600001ef8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef9200_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600001ef8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600001ef8c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600001ef97a0_0;
    %assign/vec4 v0x600001ef9b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef9dd0_0, 0;
    %load/vec4 v0x600001ef9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600001ef97a0_0;
    %assign/vec4 v0x600001efa760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001efa9a0_0, 0;
    %load/vec4 v0x600001efa880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600001ef97a0_0;
    %assign/vec4 v0x600001ef8ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef90e0_0, 0;
    %load/vec4 v0x600001ef8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600001ef8cf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600001ef9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001efa640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600001ef8d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600001ef8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600001efa400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efa5b0_0, 0;
    %load/vec4 v0x600001ef9ef0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600001efa1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600001efa250_0;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600001efa1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef9320_0, 0;
    %load/vec4 v0x600001efa250_0;
    %assign/vec4 v0x600001ef9ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef9950_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001efa2e0_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x148f71740;
T_4 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efad90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001ee2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ee2d00, 4;
    %assign/vec4 v0x600001efad90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x148f6caa0;
T_5 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001efafd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001efafd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001efafd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efaf40, 0, 4;
    %load/vec4 v0x600001efafd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efafd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efb060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001ee2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ee2d00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efaf40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001efafd0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600001efafd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600001efafd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001efaf40, 4;
    %ix/getv/s 3, v0x600001efafd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efaf40, 0, 4;
    %load/vec4 v0x600001efafd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efafd0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001efaf40, 4;
    %assign/vec4 v0x600001efb060_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x148f67e00;
T_6 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001efb2a0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001efb2a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001efb2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efb210, 0, 4;
    %load/vec4 v0x600001efb2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efb2a0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efb330_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001ee2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ee2d00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efb210, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001efb2a0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600001efb2a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600001efb2a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001efb210, 4;
    %ix/getv/s 3, v0x600001efb2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efb210, 0, 4;
    %load/vec4 v0x600001efb2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efb2a0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001efb210, 4;
    %assign/vec4 v0x600001efb330_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x148f63160;
T_7 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001efb570_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001efb570_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001efb570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efb4e0, 0, 4;
    %load/vec4 v0x600001efb570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efb570_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efb600_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001ee2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ee2d00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efb4e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001efb570_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600001efb570_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600001efb570_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001efb4e0, 4;
    %ix/getv/s 3, v0x600001efb570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efb4e0, 0, 4;
    %load/vec4 v0x600001efb570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efb570_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001efb4e0, 4;
    %assign/vec4 v0x600001efb600_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x148f5be70;
T_8 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ef4120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef42d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efbba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efbb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef4090_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001efbde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001ef4240_0;
    %assign/vec4 v0x600001ef42d0_0, 0;
T_8.2 ;
    %load/vec4 v0x600001efbd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001efba80_0;
    %assign/vec4 v0x600001efbba0_0, 0;
    %load/vec4 v0x600001efbba0_0;
    %assign/vec4 v0x600001efbb10_0, 0;
    %load/vec4 v0x600001efbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600001efbf00_0;
    %assign/vec4 v0x600001ef4090_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001ef4000_0;
    %load/vec4 v0x600001efbf00_0;
    %add;
    %assign/vec4 v0x600001ef4090_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x148f571d0;
T_9 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ef5680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef5830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef5170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef50e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef55f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001ef53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001ef57a0_0;
    %assign/vec4 v0x600001ef5830_0, 0;
T_9.2 ;
    %load/vec4 v0x600001ef5320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600001ef5050_0;
    %assign/vec4 v0x600001ef5170_0, 0;
    %load/vec4 v0x600001ef5170_0;
    %assign/vec4 v0x600001ef50e0_0, 0;
    %load/vec4 v0x600001ef5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600001ef54d0_0;
    %assign/vec4 v0x600001ef55f0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600001ef5560_0;
    %load/vec4 v0x600001ef54d0_0;
    %add;
    %assign/vec4 v0x600001ef55f0_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x148f7c2f0;
T_10 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ef6be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef66d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef6640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef6b50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001ef6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001ef6d00_0;
    %assign/vec4 v0x600001ef6d90_0, 0;
T_10.2 ;
    %load/vec4 v0x600001ef6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600001ef65b0_0;
    %assign/vec4 v0x600001ef66d0_0, 0;
    %load/vec4 v0x600001ef66d0_0;
    %assign/vec4 v0x600001ef6640_0, 0;
    %load/vec4 v0x600001ef6760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600001ef6a30_0;
    %assign/vec4 v0x600001ef6b50_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600001ef6ac0_0;
    %load/vec4 v0x600001ef6a30_0;
    %add;
    %assign/vec4 v0x600001ef6b50_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x148f79ca0;
T_11 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ef01b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef0360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef7c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef7ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef0120_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001ef7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001ef02d0_0;
    %assign/vec4 v0x600001ef0360_0, 0;
T_11.2 ;
    %load/vec4 v0x600001ef7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600001ef7b10_0;
    %assign/vec4 v0x600001ef7c30_0, 0;
    %load/vec4 v0x600001ef7c30_0;
    %assign/vec4 v0x600001ef7ba0_0, 0;
    %load/vec4 v0x600001ef7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001ef0000_0;
    %assign/vec4 v0x600001ef0120_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001ef0090_0;
    %load/vec4 v0x600001ef0000_0;
    %add;
    %assign/vec4 v0x600001ef0120_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x148f74e90;
T_12 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ef1710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef1200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef1170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef1680_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001ef1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001ef1830_0;
    %assign/vec4 v0x600001ef18c0_0, 0;
T_12.2 ;
    %load/vec4 v0x600001ef13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600001ef10e0_0;
    %assign/vec4 v0x600001ef1200_0, 0;
    %load/vec4 v0x600001ef1200_0;
    %assign/vec4 v0x600001ef1170_0, 0;
    %load/vec4 v0x600001ef1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600001ef1560_0;
    %assign/vec4 v0x600001ef1680_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600001ef15f0_0;
    %load/vec4 v0x600001ef1560_0;
    %add;
    %assign/vec4 v0x600001ef1680_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x148f72840;
T_13 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ef2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef2e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef2760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef26d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef2be0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001ef29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001ef2d90_0;
    %assign/vec4 v0x600001ef2e20_0, 0;
T_13.2 ;
    %load/vec4 v0x600001ef2910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600001ef2640_0;
    %assign/vec4 v0x600001ef2760_0, 0;
    %load/vec4 v0x600001ef2760_0;
    %assign/vec4 v0x600001ef26d0_0, 0;
    %load/vec4 v0x600001ef27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600001ef2ac0_0;
    %assign/vec4 v0x600001ef2be0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600001ef2b50_0;
    %load/vec4 v0x600001ef2ac0_0;
    %add;
    %assign/vec4 v0x600001ef2be0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x148f701f0;
T_14 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001eec240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eec3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef3cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ef3c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eec1b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001ef3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001eec360_0;
    %assign/vec4 v0x600001eec3f0_0, 0;
T_14.2 ;
    %load/vec4 v0x600001ef3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600001ef3ba0_0;
    %assign/vec4 v0x600001ef3cc0_0, 0;
    %load/vec4 v0x600001ef3cc0_0;
    %assign/vec4 v0x600001ef3c30_0, 0;
    %load/vec4 v0x600001ef3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600001eec090_0;
    %assign/vec4 v0x600001eec1b0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600001eec120_0;
    %load/vec4 v0x600001eec090_0;
    %add;
    %assign/vec4 v0x600001eec1b0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x148f6dba0;
T_15 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001eed7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eed950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eed290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eed200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eed710_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001eed4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001eed8c0_0;
    %assign/vec4 v0x600001eed950_0, 0;
T_15.2 ;
    %load/vec4 v0x600001eed440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600001eed170_0;
    %assign/vec4 v0x600001eed290_0, 0;
    %load/vec4 v0x600001eed290_0;
    %assign/vec4 v0x600001eed200_0, 0;
    %load/vec4 v0x600001eed320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600001eed5f0_0;
    %assign/vec4 v0x600001eed710_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600001eed680_0;
    %load/vec4 v0x600001eed5f0_0;
    %add;
    %assign/vec4 v0x600001eed710_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x148f6b6c0;
T_16 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001eeed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eeeeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eee7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eee760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eeec70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001eeea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001eeee20_0;
    %assign/vec4 v0x600001eeeeb0_0, 0;
T_16.2 ;
    %load/vec4 v0x600001eee9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600001eee6d0_0;
    %assign/vec4 v0x600001eee7f0_0, 0;
    %load/vec4 v0x600001eee7f0_0;
    %assign/vec4 v0x600001eee760_0, 0;
    %load/vec4 v0x600001eee880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600001eeeb50_0;
    %assign/vec4 v0x600001eeec70_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600001eeebe0_0;
    %load/vec4 v0x600001eeeb50_0;
    %add;
    %assign/vec4 v0x600001eeec70_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x148f69070;
T_17 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee82d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee8480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eefd50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eefcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee8240_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001ee8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001ee83f0_0;
    %assign/vec4 v0x600001ee8480_0, 0;
T_17.2 ;
    %load/vec4 v0x600001eeff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600001eefc30_0;
    %assign/vec4 v0x600001eefd50_0, 0;
    %load/vec4 v0x600001eefd50_0;
    %assign/vec4 v0x600001eefcc0_0, 0;
    %load/vec4 v0x600001eefde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600001ee8120_0;
    %assign/vec4 v0x600001ee8240_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600001ee81b0_0;
    %load/vec4 v0x600001ee8120_0;
    %add;
    %assign/vec4 v0x600001ee8240_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x148f66a20;
T_18 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee9830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee99e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee9290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee97a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001ee9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600001ee9950_0;
    %assign/vec4 v0x600001ee99e0_0, 0;
T_18.2 ;
    %load/vec4 v0x600001ee94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001ee9200_0;
    %assign/vec4 v0x600001ee9320_0, 0;
    %load/vec4 v0x600001ee9320_0;
    %assign/vec4 v0x600001ee9290_0, 0;
    %load/vec4 v0x600001ee93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600001ee9680_0;
    %assign/vec4 v0x600001ee97a0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600001ee9710_0;
    %load/vec4 v0x600001ee9680_0;
    %add;
    %assign/vec4 v0x600001ee97a0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x148f643d0;
T_19 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001eead90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eeaf40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eea880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eea7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eead00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001eeaac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001eeaeb0_0;
    %assign/vec4 v0x600001eeaf40_0, 0;
T_19.2 ;
    %load/vec4 v0x600001eeaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001eea760_0;
    %assign/vec4 v0x600001eea880_0, 0;
    %load/vec4 v0x600001eea880_0;
    %assign/vec4 v0x600001eea7f0_0, 0;
    %load/vec4 v0x600001eea910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001eeabe0_0;
    %assign/vec4 v0x600001eead00_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001eeac70_0;
    %load/vec4 v0x600001eeabe0_0;
    %add;
    %assign/vec4 v0x600001eead00_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x148f5f5c0;
T_20 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee4360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee4510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eebde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eebd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee42d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001ee4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001ee4480_0;
    %assign/vec4 v0x600001ee4510_0, 0;
T_20.2 ;
    %load/vec4 v0x600001ee4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600001eebcc0_0;
    %assign/vec4 v0x600001eebde0_0, 0;
    %load/vec4 v0x600001eebde0_0;
    %assign/vec4 v0x600001eebd50_0, 0;
    %load/vec4 v0x600001eebe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001ee41b0_0;
    %assign/vec4 v0x600001ee42d0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001ee4240_0;
    %load/vec4 v0x600001ee41b0_0;
    %add;
    %assign/vec4 v0x600001ee42d0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x148f5cf70;
T_21 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee58c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee5a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee53b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee5320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee5830_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001ee55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001ee59e0_0;
    %assign/vec4 v0x600001ee5a70_0, 0;
T_21.2 ;
    %load/vec4 v0x600001ee5560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001ee5290_0;
    %assign/vec4 v0x600001ee53b0_0, 0;
    %load/vec4 v0x600001ee53b0_0;
    %assign/vec4 v0x600001ee5320_0, 0;
    %load/vec4 v0x600001ee5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001ee5710_0;
    %assign/vec4 v0x600001ee5830_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001ee57a0_0;
    %load/vec4 v0x600001ee5710_0;
    %add;
    %assign/vec4 v0x600001ee5830_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x148f5a920;
T_22 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee6e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee6fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee6910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee6880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee6d90_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001ee6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001ee6f40_0;
    %assign/vec4 v0x600001ee6fd0_0, 0;
T_22.2 ;
    %load/vec4 v0x600001ee6ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600001ee67f0_0;
    %assign/vec4 v0x600001ee6910_0, 0;
    %load/vec4 v0x600001ee6910_0;
    %assign/vec4 v0x600001ee6880_0, 0;
    %load/vec4 v0x600001ee69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001ee6c70_0;
    %assign/vec4 v0x600001ee6d90_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600001ee6d00_0;
    %load/vec4 v0x600001ee6c70_0;
    %add;
    %assign/vec4 v0x600001ee6d90_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x148f91b40;
T_23 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee03f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee05a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee7e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ee7de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee0360_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001ee0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001ee0510_0;
    %assign/vec4 v0x600001ee05a0_0, 0;
T_23.2 ;
    %load/vec4 v0x600001ee0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001ee7d50_0;
    %assign/vec4 v0x600001ee7e70_0, 0;
    %load/vec4 v0x600001ee7e70_0;
    %assign/vec4 v0x600001ee7de0_0, 0;
    %load/vec4 v0x600001ee7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001ee0240_0;
    %assign/vec4 v0x600001ee0360_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001ee02d0_0;
    %load/vec4 v0x600001ee0240_0;
    %add;
    %assign/vec4 v0x600001ee0360_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x148f84ac0;
T_24 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001efaac0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600001efaac0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001efaac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efaa30, 0, 4;
    %load/vec4 v0x600001efaac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efaac0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001ee2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ee2910, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efaa30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001efaac0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600001efaac0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600001efaac0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001efaa30, 4;
    %ix/getv/s 3, v0x600001efaac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efaa30, 0, 4;
    %load/vec4 v0x600001efaac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efaac0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x148f55630;
T_25 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001efabe0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600001efabe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001efabe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efab50, 0, 4;
    %load/vec4 v0x600001efabe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efabe0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001ee2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ee2910, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efab50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001efabe0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600001efabe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600001efabe0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001efab50, 4;
    %ix/getv/s 3, v0x600001efabe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efab50, 0, 4;
    %load/vec4 v0x600001efabe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efabe0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x148f7b080;
T_26 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001efad00_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600001efad00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001efad00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efac70, 0, 4;
    %load/vec4 v0x600001efad00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efad00_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001ee2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ee2910, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efac70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001efad00_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600001efad00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600001efad00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001efac70, 4;
    %ix/getv/s 3, v0x600001efad00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001efac70, 0, 4;
    %load/vec4 v0x600001efad00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001efad00_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x148f97480;
T_27 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001ee2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001ee2eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001ee25b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001ee2f40_0;
    %assign/vec4 v0x600001ee2eb0_0, 0;
    %load/vec4 v0x600001ee2640_0;
    %assign/vec4 v0x600001ee25b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x148f97480;
T_28 ;
    %wait E_0x6000039bd3c0;
    %load/vec4 v0x600001ee2eb0_0;
    %store/vec4 v0x600001ee2f40_0, 0, 3;
    %load/vec4 v0x600001ee25b0_0;
    %store/vec4 v0x600001ee2640_0, 0, 16;
    %load/vec4 v0x600001ee2eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600001ee2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001ee30f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600001ee2f40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001ee2640_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600001ee30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001ee2f40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001ee2640_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600001ee25b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001ee2640_0, 0, 16;
    %load/vec4 v0x600001ee2400_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001ee25b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001ee2f40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001ee2640_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600001ee25b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001ee2640_0, 0, 16;
    %load/vec4 v0x600001ee27f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001ee25b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001ee2f40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001ee2640_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001ee2f40_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x148f8afd0;
T_29 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x148f8afd0;
T_30 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x148f54bd0;
T_31 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x148f54bd0;
T_32 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x148f54d40;
T_33 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x148f54d40;
T_34 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x148f84ec0;
T_35 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x148f84ec0;
T_36 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x148f85030;
T_37 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x148f85030;
T_38 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x148f851a0;
T_39 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x148f851a0;
T_40 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x148f85310;
T_41 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x148f85310;
T_42 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x148f85480;
T_43 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x148f85480;
T_44 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x148f855f0;
T_45 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x148f855f0;
T_46 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x148f85760;
T_47 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x148f85760;
T_48 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x148f858d0;
T_49 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x148f858d0;
T_50 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x148f85a40;
T_51 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x148f85a40;
T_52 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x148f85bb0;
T_53 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x148f85bb0;
T_54 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x148f85d20;
T_55 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x148f85d20;
T_56 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x148f85e90;
T_57 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x148f85e90;
T_58 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x148f86000;
T_59 ;
    %wait E_0x6000039b8680;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f720, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600001e9f570_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9f7b0, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x148f86000;
T_60 ;
    %wait E_0x6000039b8640;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9f7b0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001e9eeb0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x148f54a60;
T_61 ;
    %wait E_0x6000039b8580;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e9f600_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600001e9f600_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600001e9f600_0;
    %load/vec4a v0x600001e9f690, 4;
    %ix/getv/s 4, v0x600001e9f600_0;
    %store/vec4a v0x600001e9fa80, 4, 0;
    %load/vec4 v0x600001e9f600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e9f600_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001e981b0_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600001e981b0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e9f600_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600001e9f600_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001e981b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %load/vec4 v0x600001e981b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001e9fa80, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %add;
    %load/vec4 v0x600001e981b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001e9fa80, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600001e981b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001e9fa80, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600001e981b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001e9fa80, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600001e981b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001e9f600_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001e9fa80, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001e9f600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e9f600_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600001e981b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e981b0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001e9fa80, 4;
    %store/vec4 v0x600001e9f9f0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x148f54a60;
T_62 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001e9fb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001e9f180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001e9f450_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001e9ee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e98120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001e98360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e98480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e986c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e98870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001e9f570_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001e9f8d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001e9f330_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e98120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9f3c0_0, 0;
    %load/vec4 v0x600001e98240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600001e9f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600001e9efd0_0;
    %assign/vec4 v0x600001e9f180_0, 0;
    %load/vec4 v0x600001e982d0_0;
    %assign/vec4 v0x600001e98360_0, 0;
    %load/vec4 v0x600001e983f0_0;
    %assign/vec4 v0x600001e98480_0, 0;
    %load/vec4 v0x600001e985a0_0;
    %assign/vec4 v0x600001e986c0_0, 0;
    %load/vec4 v0x600001e98750_0;
    %assign/vec4 v0x600001e98870_0, 0;
    %load/vec4 v0x600001e9f4e0_0;
    %assign/vec4 v0x600001e9f570_0, 0;
    %load/vec4 v0x600001e9f840_0;
    %assign/vec4 v0x600001e9f8d0_0, 0;
    %load/vec4 v0x600001e9f2a0_0;
    %assign/vec4 v0x600001e9f330_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600001e9f330_0;
    %assign/vec4 v0x600001e9f450_0, 0;
    %load/vec4 v0x600001e9f8d0_0;
    %assign/vec4 v0x600001e9ee20_0, 0;
    %load/vec4 v0x600001e98360_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001e9fde0_0, 0;
    %load/vec4 v0x600001e9f8d0_0;
    %assign/vec4 v0x600001e9fc30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001e98120_0, 0;
    %load/vec4 v0x600001e9f8d0_0;
    %assign/vec4 v0x600001e9fc30_0, 0;
    %load/vec4 v0x600001e98630_0;
    %assign/vec4 v0x600001e98000_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600001e9eeb0_0;
    %load/vec4 v0x600001e98480_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001e98510, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600001e9fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600001e98360_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600001e9fcc0_0;
    %load/vec4 v0x600001e98480_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001e98510, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001e9f9f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001e98480_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001e98510, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001e9f3c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001e98240_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x148f95920;
T_63 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001eff330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eff180_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001eff210_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001efe9a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001eff2a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001efea30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001efee20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001eff0f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001efec70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001efed00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001efef40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001efefd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001efeac0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001eff450_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001eff7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eff8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eff600_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001efd9e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001efd5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efdb00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efd710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efd8c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001efe250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efe370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efe520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efe0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efeb50_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eff8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eff600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efeb50_0, 0;
    %load/vec4 v0x600001eff960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600001efe910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600001eff9f0_0;
    %assign/vec4 v0x600001eff180_0, 0;
    %load/vec4 v0x600001efebe0_0;
    %assign/vec4 v0x600001efec70_0, 0;
    %load/vec4 v0x600001efeeb0_0;
    %assign/vec4 v0x600001efef40_0, 0;
    %load/vec4 v0x600001efe640_0;
    %assign/vec4 v0x600001eff2a0_0, 0;
    %load/vec4 v0x600001efe5b0_0;
    %assign/vec4 v0x600001efea30_0, 0;
    %load/vec4 v0x600001efed90_0;
    %assign/vec4 v0x600001efee20_0, 0;
    %load/vec4 v0x600001eff060_0;
    %assign/vec4 v0x600001eff0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600001efec70_0;
    %assign/vec4 v0x600001efed00_0, 0;
    %load/vec4 v0x600001efef40_0;
    %assign/vec4 v0x600001efefd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001eff210_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001efe9a0_0, 0;
    %load/vec4 v0x600001eff180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600001efed00_0;
    %assign/vec4 v0x600001efd5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001efd8c0_0, 0;
    %load/vec4 v0x600001efd7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600001efd8c0_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001efe0a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600001efe130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600001efe0a0_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600001efdef0_0;
    %assign/vec4 v0x600001efeac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efe0a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600001efefd0_0;
    %assign/vec4 v0x600001eff450_0, 0;
    %load/vec4 v0x600001efeac0_0;
    %assign/vec4 v0x600001eff7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eff8d0_0, 0;
    %load/vec4 v0x600001eff690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600001efefd0_0;
    %assign/vec4 v0x600001eff450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eff600_0, 0;
    %load/vec4 v0x600001eff690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600001eff4e0_0;
    %assign/vec4 v0x600001efeac0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600001efed00_0;
    %assign/vec4 v0x600001efd9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001efdb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001efdcb0_0, 0;
    %load/vec4 v0x600001efdb90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600001efdcb0_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efdcb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600001efeac0_0;
    %assign/vec4 v0x600001efe250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001efe370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001efe520_0, 0;
    %load/vec4 v0x600001efe400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600001efe520_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efe520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001efe370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600001efde60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600001efe9a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001efe9a0_0, 0;
    %load/vec4 v0x600001efed00_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001efed00_0, 0;
    %load/vec4 v0x600001efefd0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001efefd0_0, 0;
    %load/vec4 v0x600001efea30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001efe9a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600001eff180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600001eff210_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001eff210_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001efe9a0_0, 0;
    %load/vec4 v0x600001eff2a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001eff210_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600001efec70_0;
    %load/vec4 v0x600001eff210_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001efee20_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001efed00_0, 0;
    %load/vec4 v0x600001efef40_0;
    %load/vec4 v0x600001eff210_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001eff0f0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001efefd0_0, 0;
    %load/vec4 v0x600001eff180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001efeb50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001eff960_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x148f934e0;
T_64 ;
    %wait E_0x6000039bf980;
    %load/vec4 v0x600001ee3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600001ee3570_0;
    %load/vec4 v0x600001ee3210_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ee33c0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600001ee34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600001ee3210_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001ee33c0, 4;
    %assign/vec4 v0x600001ee3450_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x148f934e0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ee3330_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600001ee3330_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001ee3330_0;
    %store/vec4a v0x600001ee33c0, 4, 0;
    %load/vec4 v0x600001ee3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ee3330_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x148f843c0;
T_66 ;
    %wait E_0x6000039bf980;
    %load/vec4 v0x600001ee3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600001ee3a80_0;
    %load/vec4 v0x600001ee3720_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ee38d0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600001ee39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600001ee3720_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001ee38d0, 4;
    %assign/vec4 v0x600001ee3960_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x148f843c0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ee3840_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600001ee3840_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001ee3840_0;
    %store/vec4a v0x600001ee38d0, 4, 0;
    %load/vec4 v0x600001ee3840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ee3840_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x148f846a0;
T_68 ;
    %wait E_0x6000039bf980;
    %load/vec4 v0x600001e9c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600001e9c000_0;
    %load/vec4 v0x600001ee3c30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ee3de0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600001ee3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600001ee3c30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001ee3de0, 4;
    %assign/vec4 v0x600001ee3e70_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x148f846a0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ee3d50_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600001ee3d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001ee3d50_0;
    %store/vec4a v0x600001ee3de0, 4, 0;
    %load/vec4 v0x600001ee3d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ee3d50_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x148f53920;
T_70 ;
    %wait E_0x6000039bf980;
    %load/vec4 v0x600001e9c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600001e9c510_0;
    %load/vec4 v0x600001e9c1b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001e9c360, 0, 4;
T_70.0 ;
    %load/vec4 v0x600001e9c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600001e9c1b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001e9c360, 4;
    %assign/vec4 v0x600001e9c3f0_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x148f53920;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e9c2d0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600001e9c2d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001e9c2d0_0;
    %store/vec4a v0x600001e9c360, 4, 0;
    %load/vec4 v0x600001e9c2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e9c2d0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x148f931f0;
T_72 ;
    %wait E_0x6000039bf840;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e9c870_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600001e9c870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600001e9def0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600001e9cc60_0;
    %pad/u 32;
    %load/vec4 v0x600001e9c870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9e1c0_0, 4, 1;
    %load/vec4 v0x600001e9d9e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600001e9cab0_0;
    %pad/u 32;
    %load/vec4 v0x600001e9c870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9e0a0_0, 4, 1;
    %load/vec4 v0x600001e9dcb0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600001e9cbd0_0;
    %pad/u 32;
    %load/vec4 v0x600001e9c870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9e130_0, 4, 1;
    %load/vec4 v0x600001e9e6d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600001e9e520_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600001e9cea0_0;
    %pad/u 32;
    %load/vec4 v0x600001e9c870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9e250_0, 4, 1;
    %load/vec4 v0x600001e9d4d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600001e9d320_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600001e9c990_0;
    %pad/u 32;
    %load/vec4 v0x600001e9c870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9e010_0, 4, 1;
    %load/vec4 v0x600001e9c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e9c870_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x148f931f0;
T_73 ;
    %wait E_0x6000039bf800;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e9c870_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600001e9c870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600001e9e1c0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d710_0, 4, 1;
    %load/vec4 v0x600001e9e0a0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600001e9e1c0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d5f0_0, 4, 1;
    %load/vec4 v0x600001e9e130_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600001e9e1c0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600001e9e0a0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d680_0, 4, 1;
    %load/vec4 v0x600001e9e250_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600001e9e1c0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600001e9e0a0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600001e9e130_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d7a0_0, 4, 1;
    %load/vec4 v0x600001e9e010_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600001e9e1c0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600001e9e0a0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600001e9e130_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600001e9e250_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d560_0, 4, 1;
    %load/vec4 v0x600001e9d710_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600001e9e910_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9c900, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9cfc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9ce10_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600001e9d5f0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600001e9e7f0_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9c900, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9cfc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9ce10_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600001e9d680_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600001e9e880_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9c900, 4, 0;
    %load/vec4 v0x600001e9dc20_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9cfc0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d050_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9ce10_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600001e9d7a0_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600001e9e9a0_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9c900, 4, 0;
    %load/vec4 v0x600001e9e640_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9cfc0, 4, 0;
    %load/vec4 v0x600001e9e6d0_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d050_0, 4, 1;
    %load/vec4 v0x600001e9e520_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9ce10_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600001e9d560_0;
    %load/vec4 v0x600001e9c870_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600001e9e760_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9c900, 4, 0;
    %load/vec4 v0x600001e9d440_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9cfc0, 4, 0;
    %load/vec4 v0x600001e9d4d0_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d050_0, 4, 1;
    %load/vec4 v0x600001e9d320_0;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9ce10_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9c900, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4a v0x600001e9cfc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9d050_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001e9c870_0;
    %store/vec4 v0x600001e9ce10_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600001e9c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e9c870_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x148f931f0;
T_74 ;
    %wait E_0x6000039bf980;
    %load/vec4 v0x600001e9cc60_0;
    %assign/vec4 v0x600001e9ccf0_0, 0;
    %load/vec4 v0x600001e9cab0_0;
    %assign/vec4 v0x600001e9cb40_0, 0;
    %load/vec4 v0x600001e9cea0_0;
    %assign/vec4 v0x600001e9cf30_0, 0;
    %load/vec4 v0x600001e9c990_0;
    %assign/vec4 v0x600001e9ca20_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x148f931f0;
T_75 ;
    %wait E_0x6000039bf780;
    %load/vec4 v0x600001e9ccf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001e9cd80, 4;
    %store/vec4 v0x600001e9de60_0, 0, 256;
    %load/vec4 v0x600001e9cb40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001e9cd80, 4;
    %store/vec4 v0x600001e9d950_0, 0, 256;
    %load/vec4 v0x600001e9cf30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001e9cd80, 4;
    %store/vec4 v0x600001e9e490_0, 0, 256;
    %load/vec4 v0x600001e9ca20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001e9cd80, 4;
    %store/vec4 v0x600001e9d290_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x148f95ea0;
T_76 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001e945a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001e9a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9a910_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600001e9abe0_0;
    %assign/vec4 v0x600001e9a910_0, 0;
    %load/vec4 v0x600001e9abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600001e9aac0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001e9a7f0, 4;
    %assign/vec4 v0x600001e9a880_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x148f95ea0;
T_77 ;
    %wait E_0x6000039bf980;
    %load/vec4 v0x600001e942d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600001e94240_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600001e941b0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600001e94120_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001e94090_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001e9a7f0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x148f95ea0;
T_78 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001e945a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e95170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001e950e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e99680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e99710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9bba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e995f0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600001e9bc30_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001e95170_0, 0;
    %load/vec4 v0x600001e9b330_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001e950e0_0, 0;
    %load/vec4 v0x600001e9bc30_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001e99680_0, 0;
    %load/vec4 v0x600001e99680_0;
    %assign/vec4 v0x600001e99710_0, 0;
    %load/vec4 v0x600001e9bb10_0;
    %assign/vec4 v0x600001e9bba0_0, 0;
    %load/vec4 v0x600001e9afd0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001e995f0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x148f95ea0;
T_79 ;
    %wait E_0x6000039bcac0;
    %load/vec4 v0x600001e945a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001e9bc30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001e9b3c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001e9b8d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e9b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9bb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001e9b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9b450_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9b450_0, 0;
    %load/vec4 v0x600001e94900_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600001e9b720_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600001e9bc30_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600001e9bc30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600001e9b8d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001e9b8d0_0, 0;
T_79.2 ;
    %load/vec4 v0x600001e9bc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001e9b960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001e9b8d0_0, 0;
    %load/vec4 v0x600001e9ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e9b960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e9b330_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001e9bc30_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600001e9bf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600001e9b330_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001e9b330_0, 0;
    %load/vec4 v0x600001e9b330_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001e9bb10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001e9b3c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001e9bc30_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600001e9b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600001e9b3c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001e9b3c0_0, 0;
T_79.19 ;
    %load/vec4 v0x600001e947e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001e9bc30_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600001e9b8d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001e9bc30_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001e9b450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001e9bc30_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x148f96420;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e96520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e96d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e970f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001e97180_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e966d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001e96910_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001e96880_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e96ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e969a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e96c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e95d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e95b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e96370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e95f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e961c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e960a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001e95ef0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001e96010_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x148f96420;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600001e96520_0;
    %inv;
    %store/vec4 v0x600001e96520_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x148f96420;
T_82 ;
    %vpi_call/w 3 135 "$display", "\000" {0 0 0};
    %vpi_call/w 3 136 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 137 "$display", "\342\225\221        Residual Block Test: Y = ReLU(X\303\227W + b) + X            \342\225\221" {0 0 0};
    %vpi_call/w 3 138 "$display", "\342\225\221        Golden Model: python/models/model_residual.py         \342\225\221" {0 0 0};
    %vpi_call/w 3 139 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 140 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e965b0_0, 0, 32;
    %vpi_call/w 3 147 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %load/vec4 v0x600001e95680_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee33c0, 4, 0;
    %load/vec4 v0x600001e95710_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee38d0, 4, 0;
    %load/vec4 v0x600001e957a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee3de0, 4, 0;
    %load/vec4 v0x600001e95830_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9c360, 4, 0;
    %load/vec4 v0x600001e95200_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee33c0, 4, 0;
    %load/vec4 v0x600001e95290_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee38d0, 4, 0;
    %load/vec4 v0x600001e95320_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee3de0, 4, 0;
    %load/vec4 v0x600001e953b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9c360, 4, 0;
    %load/vec4 v0x600001e96490_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee33c0, 4, 0;
    %load/vec4 v0x600001e95440_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee33c0, 4, 0;
    %load/vec4 v0x600001e954d0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee38d0, 4, 0;
    %load/vec4 v0x600001e95560_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ee3de0, 4, 0;
    %load/vec4 v0x600001e955f0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e9c360, 4, 0;
    %vpi_call/w 3 170 "$display", "  X: 4\303\2274 input matrix" {0 0 0};
    %vpi_call/w 3 171 "$display", "  W: 4\303\2274 weight matrix" {0 0 0};
    %vpi_call/w 3 172 "$display", "  b: 4-element bias vector" {0 0 0};
    %vpi_call/w 3 177 "$display", "\000" {0 0 0};
    %vpi_call/w 3 178 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 3221225472, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151678208, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2684354560, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600001e96760_0;
    %store/vec4a v0x600001e9a7f0, 4, 0;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 219 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 220 "$display", "  Flow: GEMM \342\206\222 ADD bias \342\206\222 ReLU \342\206\222 ADD skip \342\206\222 Store" {0 0 0};
    %vpi_call/w 3 225 "$display", "\000" {0 0 0};
    %vpi_call/w 3 226 "$display", "[EXEC] Running residual block..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e96d90_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e96d90_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000039bc100;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e970f0_0, 0, 1;
    %wait E_0x6000039bf980;
    %wait E_0x6000039bf980;
    %wait E_0x6000039bc100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e970f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600001e96760_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000039bf980;
    %load/vec4 v0x600001e96fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 240 "$display", "  Completed in %0d cycles", v0x600001e96760_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600001e96760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e96760_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600001e96760_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 246 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600001e965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e965b0_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 255 "$display", "\000" {0 0 0};
    %vpi_call/w 3 256 "$display", "[VERIFY] Checking output Y[0] (row 0)..." {0 0 0};
    %vpi_call/w 3 259 "$display", "  Y[0] raw: %h", &APV<v0x600001ee33c0, 20, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e967f0_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600001e967f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ee33c0, 4;
    %load/vec4 v0x600001e967f0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600001e95950_0, 0, 32;
    %ix/getv/s 4, v0x600001e967f0_0;
    %load/vec4a v0x600001e958c0, 4;
    %store/vec4 v0x600001e96640_0, 0, 32;
    %load/vec4 v0x600001e95950_0;
    %load/vec4 v0x600001e96640_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 266 "$display", "    PASS: Y[0,%0d] = %0d", v0x600001e967f0_0, v0x600001e95950_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 268 "$display", "    FAIL: Y[0,%0d] = %0d, expected %0d", v0x600001e967f0_0, v0x600001e95950_0, v0x600001e96640_0 {0 0 0};
    %load/vec4 v0x600001e965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e965b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600001e967f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e967f0_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 274 "$display", "\000" {0 0 0};
    %vpi_call/w 3 275 "$display", "  Intermediate values (row 0):" {0 0 0};
    %vpi_call/w 3 276 "$display", "    Z (GEMM): %h", &APV<v0x600001ee33c0, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 277 "$display", "    v0 (final): %h", &APV<v0x600001e98510, 0, 0, 128> {0 0 0};
    %vpi_call/w 3 278 "$display", "    v1 (bias): %h", &APV<v0x600001e98510, 1, 0, 128> {0 0 0};
    %vpi_call/w 3 279 "$display", "    v2 (X skip): %h", &APV<v0x600001e98510, 2, 0, 128> {0 0 0};
    %vpi_call/w 3 284 "$display", "\000" {0 0 0};
    %vpi_call/w 3 285 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 286 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600001e965b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 289 "$display", "\342\225\221   PASSED: Residual block Y = ReLU(X\303\227W+b) + X                \342\225\221" {0 0 0};
    %vpi_call/w 3 290 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 291 "$display", ">>> RESIDUAL BLOCK TEST PASSED! <<<" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 293 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600001e965b0_0 {0 0 0};
    %vpi_call/w 3 294 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 295 "$display", ">>> RESIDUAL BLOCK TEST FAILED <<<" {0 0 0};
T_82.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 299 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x148f96420;
T_83 ;
    %delay 200000000, 0;
    %vpi_call/w 3 304 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 305 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_residual_block.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
