{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 23:10:35 2024 " "Info: Processing started: Thu Apr 11 23:10:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register 8tapfir:inst\|lut16:inst5\|DATA\[3\] register mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\] 406.83 MHz 2.458 ns Internal " "Info: Clock \"clk\" has Internal fmax of 406.83 MHz between source register \"8tapfir:inst\|lut16:inst5\|DATA\[3\]\" and destination register \"mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]\" (period= 2.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.255 ns + Longest register register " "Info: + Longest register to register delay is 2.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8tapfir:inst\|lut16:inst5\|DATA\[3\] 1 REG LCFF_X21_Y7_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N19; Fanout = 1; REG Node = '8tapfir:inst\|lut16:inst5\|DATA\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8tapfir:inst|lut16:inst5|DATA[3] } "NODE_NAME" } } { "lut16.vhd" "" { Text "C:/workspace/Filter_1/lut16.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.150 ns) 0.458 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|_~0 2 COMB LCCOMB_X21_Y7_N20 2 " "Info: 2: + IC(0.308 ns) + CELL(0.150 ns) = 0.458 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|_~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { 8tapfir:inst|lut16:inst5|DATA[3] mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.393 ns) 1.761 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[3\]~14 3 COMB LCCOMB_X18_Y8_N10 1 " "Info: 3: + IC(0.910 ns) + CELL(0.393 ns) = 1.761 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[3\]~14'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 } "NODE_NAME" } } { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.171 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]~15 4 COMB LCCOMB_X18_Y8_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.171 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]~15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 } "NODE_NAME" } } { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.255 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\] 5 REG LCFF_X18_Y8_N13 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.255 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.037 ns ( 45.99 % ) " "Info: Total cell delay = 1.037 ns ( 45.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 54.01 % ) " "Info: Total interconnect delay = 1.218 ns ( 54.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { 8tapfir:inst|lut16:inst5|DATA[3] mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.255 ns" { 8tapfir:inst|lut16:inst5|DATA[3] {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.308ns 0.910ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.354 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.537 ns) 2.354 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\] 3 REG LCFF_X18_Y8_N13 3 " "Info: 3: + IC(0.706 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.83 % ) " "Info: Total cell delay = 1.526 ns ( 64.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.828 ns ( 35.17 % ) " "Info: Total interconnect delay = 0.828 ns ( 35.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.122ns 0.706ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.343 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.537 ns) 2.343 ns 8tapfir:inst\|lut16:inst5\|DATA\[3\] 3 REG LCFF_X21_Y7_N19 1 " "Info: 3: + IC(0.695 ns) + CELL(0.537 ns) = 2.343 ns; Loc. = LCFF_X21_Y7_N19; Fanout = 1; REG Node = '8tapfir:inst\|lut16:inst5\|DATA\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { clk~clkctrl 8tapfir:inst|lut16:inst5|DATA[3] } "NODE_NAME" } } { "lut16.vhd" "" { Text "C:/workspace/Filter_1/lut16.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.13 % ) " "Info: Total cell delay = 1.526 ns ( 65.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.817 ns ( 34.87 % ) " "Info: Total interconnect delay = 0.817 ns ( 34.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl 8tapfir:inst|lut16:inst5|DATA[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} 8tapfir:inst|lut16:inst5|DATA[3] {} } { 0.000ns 0.000ns 0.122ns 0.695ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.122ns 0.706ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl 8tapfir:inst|lut16:inst5|DATA[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} 8tapfir:inst|lut16:inst5|DATA[3] {} } { 0.000ns 0.000ns 0.122ns 0.695ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lut16.vhd" "" { Text "C:/workspace/Filter_1/lut16.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { 8tapfir:inst|lut16:inst5|DATA[3] mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.255 ns" { 8tapfir:inst|lut16:inst5|DATA[3] {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.308ns 0.910ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.410ns 0.084ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.122ns 0.706ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl 8tapfir:inst|lut16:inst5|DATA[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} 8tapfir:inst|lut16:inst5|DATA[3] {} } { 0.000ns 0.000ns 0.122ns 0.695ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\] add_sub clk 6.429 ns register " "Info: tsu for register \"mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]\" (data pin = \"add_sub\", clock pin = \"clk\") is 6.429 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.819 ns + Longest pin register " "Info: + Longest pin to register delay is 8.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns add_sub 1 PIN PIN_51 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_51; Fanout = 6; PIN Node = 'add_sub'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_sub } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 304 1080 1248 320 "add_sub" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.897 ns) + CELL(0.275 ns) 7.022 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|_~0 2 COMB LCCOMB_X21_Y7_N20 2 " "Info: 2: + IC(5.897 ns) + CELL(0.275 ns) = 7.022 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|_~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.172 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.393 ns) 8.325 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[3\]~14 3 COMB LCCOMB_X18_Y8_N10 1 " "Info: 3: + IC(0.910 ns) + CELL(0.393 ns) = 8.325 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[3\]~14'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 } "NODE_NAME" } } { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.735 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]~15 4 COMB LCCOMB_X18_Y8_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 8.735 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]~15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 } "NODE_NAME" } } { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.819 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\] 5 REG LCFF_X18_Y8_N13 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.819 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.012 ns ( 22.81 % ) " "Info: Total cell delay = 2.012 ns ( 22.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.807 ns ( 77.19 % ) " "Info: Total interconnect delay = 6.807 ns ( 77.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.819 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.819 ns" { add_sub {} add_sub~combout {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 5.897ns 0.910ns 0.000ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.393ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.354 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.537 ns) 2.354 ns mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\] 3 REG LCFF_X18_Y8_N13 3 " "Info: 3: + IC(0.706 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_pth:auto_generated\|pipeline_dffe\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "db/add_sub_pth.tdf" "" { Text "C:/workspace/Filter_1/db/add_sub_pth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.83 % ) " "Info: Total cell delay = 1.526 ns ( 64.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.828 ns ( 35.17 % ) " "Info: Total interconnect delay = 0.828 ns ( 35.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.122ns 0.706ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.819 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.819 ns" { add_sub {} add_sub~combout {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|_~0 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[3]~14 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4]~15 {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 5.897ns 0.910ns 0.000ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.393ns 0.410ns 0.084ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_pth:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.122ns 0.706ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outtttt lpm_shiftreg:inst4\|dffs\[0\] 7.596 ns register " "Info: tco from clock \"clk\" to destination pin \"outtttt\" through register \"lpm_shiftreg:inst4\|dffs\[0\]\" is 7.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.343 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.537 ns) 2.343 ns lpm_shiftreg:inst4\|dffs\[0\] 3 REG LCFF_X21_Y7_N9 4 " "Info: 3: + IC(0.695 ns) + CELL(0.537 ns) = 2.343 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 4; REG Node = 'lpm_shiftreg:inst4\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { clk~clkctrl lpm_shiftreg:inst4|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.13 % ) " "Info: Total cell delay = 1.526 ns ( 65.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.817 ns ( 34.87 % ) " "Info: Total interconnect delay = 0.817 ns ( 34.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_shiftreg:inst4|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg:inst4|dffs[0] {} } { 0.000ns 0.000ns 0.122ns 0.695ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.003 ns + Longest register pin " "Info: + Longest register to pin delay is 5.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg:inst4\|dffs\[0\] 1 REG LCFF_X21_Y7_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 4; REG Node = 'lpm_shiftreg:inst4\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg:inst4|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(2.642 ns) 5.003 ns outtttt 2 PIN PIN_7 0 " "Info: 2: + IC(2.361 ns) + CELL(2.642 ns) = 5.003 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'outtttt'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.003 ns" { lpm_shiftreg:inst4|dffs[0] outtttt } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 32 720 896 48 "outtttt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 52.81 % ) " "Info: Total cell delay = 2.642 ns ( 52.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.361 ns ( 47.19 % ) " "Info: Total interconnect delay = 2.361 ns ( 47.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.003 ns" { lpm_shiftreg:inst4|dffs[0] outtttt } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.003 ns" { lpm_shiftreg:inst4|dffs[0] {} outtttt {} } { 0.000ns 2.361ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_shiftreg:inst4|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg:inst4|dffs[0] {} } { 0.000ns 0.000ns 0.122ns 0.695ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.003 ns" { lpm_shiftreg:inst4|dffs[0] outtttt } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.003 ns" { lpm_shiftreg:inst4|dffs[0] {} outtttt {} } { 0.000ns 2.361ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg:inst4\|dffs\[2\] input_data\[2\] clk 0.324 ns register " "Info: th for register \"lpm_shiftreg:inst4\|dffs\[2\]\" (data pin = \"input_data\[2\]\", clock pin = \"clk\") is 0.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.341 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.537 ns) 2.341 ns lpm_shiftreg:inst4\|dffs\[2\] 3 REG LCFF_X20_Y6_N3 1 " "Info: 3: + IC(0.693 ns) + CELL(0.537 ns) = 2.341 ns; Loc. = LCFF_X20_Y6_N3; Fanout = 1; REG Node = 'lpm_shiftreg:inst4\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { clk~clkctrl lpm_shiftreg:inst4|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.19 % ) " "Info: Total cell delay = 1.526 ns ( 65.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.815 ns ( 34.81 % ) " "Info: Total interconnect delay = 0.815 ns ( 34.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl lpm_shiftreg:inst4|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg:inst4|dffs[2] {} } { 0.000ns 0.000ns 0.122ns 0.693ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.283 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns input_data\[2\] 1 PIN PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_91; Fanout = 1; PIN Node = 'input_data\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[2] } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.150 ns) 2.199 ns lpm_shiftreg:inst4\|_~2 2 COMB LCCOMB_X20_Y6_N2 1 " "Info: 2: + IC(1.050 ns) + CELL(0.150 ns) = 2.199 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'lpm_shiftreg:inst4\|_~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { input_data[2] lpm_shiftreg:inst4|_~2 } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/Filter_1/Filter_1.bdf" { { 72 496 632 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.283 ns lpm_shiftreg:inst4\|dffs\[2\] 3 REG LCFF_X20_Y6_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.283 ns; Loc. = LCFF_X20_Y6_N3; Fanout = 1; REG Node = 'lpm_shiftreg:inst4\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_shiftreg:inst4|_~2 lpm_shiftreg:inst4|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 54.01 % ) " "Info: Total cell delay = 1.233 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 45.99 % ) " "Info: Total interconnect delay = 1.050 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { input_data[2] lpm_shiftreg:inst4|_~2 lpm_shiftreg:inst4|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.283 ns" { input_data[2] {} input_data[2]~combout {} lpm_shiftreg:inst4|_~2 {} lpm_shiftreg:inst4|dffs[2] {} } { 0.000ns 0.000ns 1.050ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl lpm_shiftreg:inst4|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg:inst4|dffs[2] {} } { 0.000ns 0.000ns 0.122ns 0.693ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { input_data[2] lpm_shiftreg:inst4|_~2 lpm_shiftreg:inst4|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.283 ns" { input_data[2] {} input_data[2]~combout {} lpm_shiftreg:inst4|_~2 {} lpm_shiftreg:inst4|dffs[2] {} } { 0.000ns 0.000ns 1.050ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 23:10:35 2024 " "Info: Processing ended: Thu Apr 11 23:10:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
