

================================================================
== Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2'
================================================================
* Date:           Wed Nov  6 15:52:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_21_2  |       96|       96|        25|          9|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 9, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [convolution.cpp:14]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar20 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln181 = alloca i32 1"   --->   Operation 30 'alloca' 'add_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [convolution.cpp:14]   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 32 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 35 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_7"   --->   Operation 36 'read' 'w_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_3"   --->   Operation 37 'read' 'w_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_4"   --->   Operation 38 'read' 'w_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_6"   --->   Operation 39 'read' 'w_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w"   --->   Operation 40 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_8"   --->   Operation 41 'read' 'w_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1"   --->   Operation 42 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_5"   --->   Operation 43 'read' 'w_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_2"   --->   Operation 44 'read' 'w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 45 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %indvar"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 1, i3 %i" [convolution.cpp:14]   --->   Operation 48 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %indvar20"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 1, i3 %j" [convolution.cpp:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%br_ln0 = br void %VITIS_LOOP_25_3"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.VITIS_LOOP_25_3.split"   --->   Operation 52 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [convolution.cpp:31]   --->   Operation 53 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [convolution.cpp:18]   --->   Operation 54 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.80ns)   --->   "%icmp_ln18 = icmp_eq  i4 %indvar_flatten_load, i4 9" [convolution.cpp:18]   --->   Operation 56 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.80ns)   --->   "%add_ln18_1 = add i4 %indvar_flatten_load, i4 1" [convolution.cpp:18]   --->   Operation 57 'add' 'add_ln18_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc30, void %for.end32.exitStub" [convolution.cpp:18]   --->   Operation 58 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%indvar20_load = load i2 %indvar20" [convolution.cpp:14]   --->   Operation 59 'load' 'indvar20_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln181_load = load i2 %add_ln181" [convolution.cpp:18]   --->   Operation 60 'load' 'add_ln181_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i_load = load i3 %i"   --->   Operation 61 'load' 'i_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_load = load i2 %indvar" [convolution.cpp:18]   --->   Operation 62 'load' 'indvar_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_21_2_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.71ns)   --->   "%icmp_ln21 = icmp_eq  i3 %j_1, i3 4" [convolution.cpp:21]   --->   Operation 65 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.14ns)   --->   "%or_ln14 = or i1 %icmp_ln21, i1 %first_iter_0" [convolution.cpp:14]   --->   Operation 66 'or' 'or_ln14' <Predicate = (!icmp_ln18)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.34ns)   --->   "%select_ln14 = select i1 %icmp_ln21, i2 0, i2 %indvar20_load" [convolution.cpp:14]   --->   Operation 67 'select' 'select_ln14' <Predicate = (!icmp_ln18)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.34ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 %add_ln181_load, i2 %indvar_load" [convolution.cpp:18]   --->   Operation 68 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.71ns)   --->   "%indvars_iv_next26_dup3 = add i3 %i_load, i3 1"   --->   Operation 69 'add' 'indvars_iv_next26_dup3' <Predicate = (!icmp_ln18)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.34ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i3 %indvars_iv_next26_dup3, i3 %i_load" [convolution.cpp:18]   --->   Operation 70 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_21 = trunc i3 %select_ln18_1" [convolution.cpp:18]   --->   Operation 71 'trunc' 'empty_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %empty_21, i2 %empty_21, i2 0" [convolution.cpp:18]   --->   Operation 72 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_cast13 = zext i6 %tmp_2" [convolution.cpp:18]   --->   Operation 73 'zext' 'p_cast13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.84ns)   --->   "%tmp = add i7 %p_cast13, i7 4" [convolution.cpp:18]   --->   Operation 74 'add' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %tmp" [convolution.cpp:18]   --->   Operation 75 'zext' 'tmp_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.36ns)   --->   "%empty_22 = add i64 %tmp_cast, i64 %output_r_read" [convolution.cpp:18]   --->   Operation 76 'add' 'empty_22' <Predicate = (!icmp_ln18)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_22, i32 2, i32 63" [convolution.cpp:21]   --->   Operation 77 'partselect' 'trunc_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i62 %trunc_ln" [convolution.cpp:21]   --->   Operation 78 'sext' 'sext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln21" [convolution.cpp:21]   --->   Operation 79 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %or_ln14, void %VITIS_LOOP_25_3.split, void %for.first.iter.VITIS_LOOP_25_3" [convolution.cpp:21]   --->   Operation 80 'br' 'br_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast15 = zext i6 %tmp_2" [convolution.cpp:18]   --->   Operation 81 'zext' 'p_cast15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add_ln31_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %select_ln18, i2 %select_ln18, i2 0" [convolution.cpp:31]   --->   Operation 82 'bitconcatenate' 'add_ln31_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %add_ln31_8" [convolution.cpp:31]   --->   Operation 83 'zext' 'zext_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln14, i2 0" [convolution.cpp:31]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i4 %shl_ln" [convolution.cpp:31]   --->   Operation 85 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i4 %shl_ln" [convolution.cpp:31]   --->   Operation 86 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i64 %zext_ln31, i64 %x_read" [convolution.cpp:31]   --->   Operation 87 'add' 'add_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.84ns)   --->   "%add_ln31_1 = add i6 %zext_ln31_2, i6 40" [convolution.cpp:31]   --->   Operation 88 'add' 'add_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i6 %add_ln31_1" [convolution.cpp:31]   --->   Operation 89 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln31_2 = add i64 %zext_ln31_3, i64 %add_ln31" [convolution.cpp:31]   --->   Operation 90 'add' 'add_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (1.36ns)   --->   "%add_ln31_3 = add i64 %zext_ln31_1, i64 %x_read" [convolution.cpp:31]   --->   Operation 91 'add' 'add_ln31_3' <Predicate = (!icmp_ln18)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.36ns)   --->   "%add_ln31_4 = add i64 %add_ln31_3, i64 %p_cast15" [convolution.cpp:31]   --->   Operation 92 'add' 'add_ln31_4' <Predicate = (!icmp_ln18)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.36ns)   --->   "%add_ln31_5 = add i64 %add_ln31_3, i64 %zext_ln31" [convolution.cpp:31]   --->   Operation 93 'add' 'add_ln31_5' <Predicate = (!icmp_ln18)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_5, i32 2, i32 63" [convolution.cpp:31]   --->   Operation 94 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln1" [convolution.cpp:31]   --->   Operation 95 'sext' 'sext_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln31" [convolution.cpp:31]   --->   Operation 96 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.71ns)   --->   "%add_ln31_6 = add i3 %j_1, i3 1" [convolution.cpp:31]   --->   Operation 97 'add' 'add_ln31_6' <Predicate = (!icmp_ln18)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.34ns)   --->   "%select_ln31 = select i1 %icmp_ln21, i3 2, i3 %add_ln31_6" [convolution.cpp:31]   --->   Operation 98 'select' 'select_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_4, i32 2, i32 63" [convolution.cpp:31]   --->   Operation 99 'partselect' 'trunc_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i62 %trunc_ln31_1" [convolution.cpp:31]   --->   Operation 100 'sext' 'sext_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln31_1" [convolution.cpp:31]   --->   Operation 101 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_2, i32 2, i32 63" [convolution.cpp:31]   --->   Operation 102 'partselect' 'trunc_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i62 %trunc_ln31_2" [convolution.cpp:31]   --->   Operation 103 'sext' 'sext_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln31_2" [convolution.cpp:31]   --->   Operation 104 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.62ns)   --->   "%add_ln21 = add i2 %select_ln14, i2 1" [convolution.cpp:21]   --->   Operation 105 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.71ns)   --->   "%icmp_ln21_1 = icmp_eq  i3 %select_ln31, i3 4" [convolution.cpp:21]   --->   Operation 106 'icmp' 'icmp_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.62ns)   --->   "%add_ln18 = add i2 %select_ln18, i2 1" [convolution.cpp:18]   --->   Operation 107 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %new.latch.VITIS_LOOP_25_3.split, void %last.iter.VITIS_LOOP_25_3.split" [convolution.cpp:21]   --->   Operation 108 'br' 'br_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.46ns)   --->   "%store_ln18 = store i4 %add_ln18_1, i4 %indvar_flatten" [convolution.cpp:18]   --->   Operation 109 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln18 = store i2 %select_ln18, i2 %indvar" [convolution.cpp:18]   --->   Operation 110 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 %select_ln18_1, i3 %i" [convolution.cpp:14]   --->   Operation 111 'store' 'store_ln14' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln18 = store i2 %add_ln18, i2 %add_ln181" [convolution.cpp:18]   --->   Operation 112 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.46ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %indvar20" [convolution.cpp:21]   --->   Operation 113 'store' 'store_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 114 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 %select_ln31, i3 %j" [convolution.cpp:14]   --->   Operation 114 'store' 'store_ln14' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_25_3" [convolution.cpp:21]   --->   Operation 115 'br' 'br_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 116 [1/1] (7.30ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [convolution.cpp:21]   --->   Operation 116 'writereq' 'empty_20' <Predicate = (!icmp_ln18 & or_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_25_3.split" [convolution.cpp:21]   --->   Operation 117 'br' 'br_ln21' <Predicate = (!icmp_ln18 & or_ln14)> <Delay = 0.00>
ST_2 : Operation 118 [8/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 118 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 119 [7/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 119 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 120 [6/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 120 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 121 [5/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 121 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 122 [8/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 122 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 123 [4/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 123 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 124 [7/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 124 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 125 [3/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 125 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 126 [6/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 126 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 127 [2/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 127 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [5/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 128 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [8/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 129 'readreq' 'empty_19' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 130 [1/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 130 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 131 [4/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 131 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 132 [7/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 132 'readreq' 'empty_19' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 133 [1/1] (7.30ns)   --->   "%a = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [convolution.cpp:31]   --->   Operation 133 'read' 'a' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 134 [3/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 134 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 135 [6/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 135 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 136 [1/1] (7.30ns)   --->   "%a_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [convolution.cpp:31]   --->   Operation 136 'read' 'a_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 137 [2/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 137 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 138 [5/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 138 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 139 [1/1] (3.90ns)   --->   "%mul_ln33_4 = mul i32 %a, i32 %w_read" [convolution.cpp:33]   --->   Operation 139 'mul' 'mul_ln33_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 140 [1/1] (7.30ns)   --->   "%a_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [convolution.cpp:31]   --->   Operation 140 'read' 'a_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 141 [1/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 141 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 142 [4/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 142 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 143 [1/1] (3.90ns)   --->   "%mul_ln33_2 = mul i32 %a_1, i32 %w_1_read" [convolution.cpp:33]   --->   Operation 143 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (1.14ns)   --->   "%add_ln33 = add i32 %mul_ln33_2, i32 %mul_ln33_4" [convolution.cpp:33]   --->   Operation 144 'add' 'add_ln33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 145 [1/1] (7.30ns)   --->   "%a_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [convolution.cpp:31]   --->   Operation 145 'read' 'a_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 146 [3/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 146 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 147 [1/1] (3.90ns)   --->   "%mul_ln33 = mul i32 %a_2, i32 %w_2_read" [convolution.cpp:33]   --->   Operation 147 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 148 [1/1] (7.30ns)   --->   "%a_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [convolution.cpp:31]   --->   Operation 148 'read' 'a_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 149 [2/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 149 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 150 [1/1] (3.90ns)   --->   "%mul_ln33_7 = mul i32 %a_3, i32 %w_3_read" [convolution.cpp:33]   --->   Operation 150 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (1.14ns)   --->   "%add_ln33_1 = add i32 %mul_ln33, i32 %mul_ln33_7" [convolution.cpp:33]   --->   Operation 151 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 152 [1/1] (7.30ns)   --->   "%a_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [convolution.cpp:31]   --->   Operation 152 'read' 'a_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 153 [1/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 153 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 154 [1/1] (3.90ns)   --->   "%mul_ln33_6 = mul i32 %a_4, i32 %w_4_read" [convolution.cpp:33]   --->   Operation 154 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 155 [1/1] (7.30ns)   --->   "%a_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [convolution.cpp:31]   --->   Operation 155 'read' 'a_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 156 [1/1] (3.90ns)   --->   "%mul_ln33_1 = mul i32 %a_5, i32 %w_5_read" [convolution.cpp:33]   --->   Operation 156 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 176 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 157 [1/1] (7.30ns)   --->   "%a_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [convolution.cpp:31]   --->   Operation 157 'read' 'a_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 158 [1/1] (3.90ns)   --->   "%mul_ln33_5 = mul i32 %a_6, i32 %w_6_read" [convolution.cpp:33]   --->   Operation 158 'mul' 'mul_ln33_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 159 [1/1] (7.30ns)   --->   "%a_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [convolution.cpp:31]   --->   Operation 159 'read' 'a_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 160 [1/1] (3.90ns)   --->   "%mul_ln33_8 = mul i32 %a_7, i32 %w_7_read" [convolution.cpp:33]   --->   Operation 160 'mul' 'mul_ln33_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.62>
ST_19 : Operation 161 [1/1] (3.90ns)   --->   "%mul_ln33_3 = mul i32 %a_8, i32 %w_8_read" [convolution.cpp:33]   --->   Operation 161 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i32 %add_ln33_1, i32 %add_ln33" [convolution.cpp:33]   --->   Operation 162 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i32 %mul_ln33_6, i32 %mul_ln33_1" [convolution.cpp:33]   --->   Operation 163 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_4 = add i32 %mul_ln33_8, i32 %mul_ln33_3" [convolution.cpp:33]   --->   Operation 164 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 165 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln33_5 = add i32 %add_ln33_4, i32 %mul_ln33_5" [convolution.cpp:33]   --->   Operation 165 'add' 'add_ln33_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 166 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i32 %add_ln33_5, i32 %add_ln33_3" [convolution.cpp:33]   --->   Operation 166 'add' 'add_ln33_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 167 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln33_6, i32 %add_ln33_2" [convolution.cpp:33]   --->   Operation 167 'add' 'sum' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [convolution.cpp:23]   --->   Operation 168 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sum, i4 15" [convolution.cpp:36]   --->   Operation 169 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 170 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 170 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 171 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 171 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 172 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 172 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 173 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 173 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 174 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 174 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln21 = br void %new.latch.VITIS_LOOP_25_3.split" [convolution.cpp:21]   --->   Operation 175 'br' 'br_ln21' <Predicate = (icmp_ln21_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01000000000000000000000000]
indvar20               (alloca           ) [ 01000000000000000000000000]
add_ln181              (alloca           ) [ 01000000000000000000000000]
i                      (alloca           ) [ 01000000000000000000000000]
indvar                 (alloca           ) [ 01000000000000000000000000]
indvar_flatten         (alloca           ) [ 01000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000]
output_r_read          (read             ) [ 00000000000000000000000000]
w_7_read               (read             ) [ 01111111111111111110000000]
w_3_read               (read             ) [ 01111111111111100000000000]
w_4_read               (read             ) [ 01111111111111110000000000]
w_6_read               (read             ) [ 01111111111111111100000000]
w_read                 (read             ) [ 01111111111100000000000000]
w_8_read               (read             ) [ 01111111111111111111000000]
w_1_read               (read             ) [ 01111111111110000000000000]
w_5_read               (read             ) [ 01111111111111111000000000]
w_2_read               (read             ) [ 01111111111111000000000000]
x_read                 (read             ) [ 00000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000]
first_iter_0           (phi              ) [ 01000000000000000000000000]
j_1                    (load             ) [ 00000000000000000000000000]
indvar_flatten_load    (load             ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000]
icmp_ln18              (icmp             ) [ 01111111111111111111111111]
add_ln18_1             (add              ) [ 00000000000000000000000000]
br_ln18                (br               ) [ 00000000000000000000000000]
indvar20_load          (load             ) [ 00000000000000000000000000]
add_ln181_load         (load             ) [ 00000000000000000000000000]
i_load                 (load             ) [ 00000000000000000000000000]
indvar_load            (load             ) [ 00000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000000000000000000]
icmp_ln21              (icmp             ) [ 00000000000000000000000000]
or_ln14                (or               ) [ 00100000000000000000000000]
select_ln14            (select           ) [ 00000000000000000000000000]
select_ln18            (select           ) [ 00000000000000000000000000]
indvars_iv_next26_dup3 (add              ) [ 00000000000000000000000000]
select_ln18_1          (select           ) [ 00000000000000000000000000]
empty_21               (trunc            ) [ 00000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 00000000000000000000000000]
p_cast13               (zext             ) [ 00000000000000000000000000]
tmp                    (add              ) [ 00000000000000000000000000]
tmp_cast               (zext             ) [ 00000000000000000000000000]
empty_22               (add              ) [ 00000000000000000000000000]
trunc_ln               (partselect       ) [ 00000000000000000000000000]
sext_ln21              (sext             ) [ 00000000000000000000000000]
gmem_addr              (getelementptr    ) [ 01111111111111111111111111]
br_ln21                (br               ) [ 00000000000000000000000000]
p_cast15               (zext             ) [ 00000000000000000000000000]
add_ln31_8             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln31              (zext             ) [ 00000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln31_1            (zext             ) [ 00000000000000000000000000]
zext_ln31_2            (zext             ) [ 00000000000000000000000000]
add_ln31               (add              ) [ 00000000000000000000000000]
add_ln31_1             (add              ) [ 00000000000000000000000000]
zext_ln31_3            (zext             ) [ 00000000000000000000000000]
add_ln31_2             (add              ) [ 00000000000000000000000000]
add_ln31_3             (add              ) [ 00000000000000000000000000]
add_ln31_4             (add              ) [ 00000000000000000000000000]
add_ln31_5             (add              ) [ 00000000000000000000000000]
trunc_ln1              (partselect       ) [ 00000000000000000000000000]
sext_ln31              (sext             ) [ 00000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 01111111111110000000000000]
add_ln31_6             (add              ) [ 00000000000000000000000000]
select_ln31            (select           ) [ 00000000000000000000000000]
trunc_ln31_1           (partselect       ) [ 00000000000000000000000000]
sext_ln31_1            (sext             ) [ 00000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 01111111111111110000000000]
trunc_ln31_2           (partselect       ) [ 00000000000000000000000000]
sext_ln31_2            (sext             ) [ 00000000000000000000000000]
gmem_addr_3            (getelementptr    ) [ 01111111111111111110000000]
add_ln21               (add              ) [ 00000000000000000000000000]
icmp_ln21_1            (icmp             ) [ 01111111111111111111111111]
add_ln18               (add              ) [ 00000000000000000000000000]
br_ln21                (br               ) [ 00000000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000000]
store_ln21             (store            ) [ 00000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000]
br_ln21                (br               ) [ 01000000000000000000000000]
empty_20               (writereq         ) [ 00000000000000000000000000]
br_ln21                (br               ) [ 00000000000000000000000000]
empty_17               (readreq          ) [ 00000000000000000000000000]
a                      (read             ) [ 00100000000100000000000000]
a_1                    (read             ) [ 00010000000010000000000000]
mul_ln33_4             (mul              ) [ 00010000000010000000000000]
a_2                    (read             ) [ 00001000000001000000000000]
empty_18               (readreq          ) [ 00000000000000000000000000]
mul_ln33_2             (mul              ) [ 00000000000000000000000000]
add_ln33               (add              ) [ 01001111110001111111000000]
a_3                    (read             ) [ 00000100000000100000000000]
mul_ln33               (mul              ) [ 00000100000000100000000000]
a_4                    (read             ) [ 00000010000000010000000000]
mul_ln33_7             (mul              ) [ 00000000000000000000000000]
add_ln33_1             (add              ) [ 01000011110000011111000000]
a_5                    (read             ) [ 00000001000000001000000000]
empty_19               (readreq          ) [ 00000000000000000000000000]
mul_ln33_6             (mul              ) [ 01000001110000001111000000]
a_6                    (read             ) [ 00000000100000000100000000]
mul_ln33_1             (mul              ) [ 01000000110000000111000000]
a_7                    (read             ) [ 00000000010000000010000000]
mul_ln33_5             (mul              ) [ 01000000010000000011000000]
a_8                    (read             ) [ 01000000000000000001000000]
mul_ln33_8             (mul              ) [ 01000000000000000001000000]
mul_ln33_3             (mul              ) [ 00000000000000000000000000]
add_ln33_2             (add              ) [ 00000000000000000000000000]
add_ln33_3             (add              ) [ 00000000000000000000000000]
add_ln33_4             (add              ) [ 00000000000000000000000000]
add_ln33_5             (add              ) [ 00000000000000000000000000]
add_ln33_6             (add              ) [ 00000000000000000000000000]
sum                    (add              ) [ 00100000000000000000100000]
specpipeline_ln23      (specpipeline     ) [ 00000000000000000000000000]
write_ln36             (write            ) [ 00000000000000000000000000]
empty                  (writeresp        ) [ 00000000000000000000000000]
br_ln21                (br               ) [ 00000000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_18_1_VITIS_LOOP_21_2_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="j_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar20_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar20/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln181_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln181/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="output_r_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="w_7_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_7_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="w_3_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_3_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="w_4_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_4_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="w_6_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_6_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="w_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="w_8_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_8_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="w_1_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_1_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="w_5_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_5_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="w_2_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_2_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_writeresp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_20/2 empty/21 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_readreq_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_17/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_readreq_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="4"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_18/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_readreq_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="7"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_19/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="9"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a/10 a_1/11 a_2/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_read_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="12"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3/13 a_4/14 a_5/15 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="15"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6/16 a_7/17 a_8/18 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln36_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="19"/>
<pin id="242" dir="0" index="2" bw="32" slack="1"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/20 "/>
</bind>
</comp>

<comp id="248" class="1005" name="first_iter_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="first_iter_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="0" index="1" bw="32" slack="10"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_4/11 mul_ln33_2/12 mul_ln33/13 mul_ln33_7/14 mul_ln33_6/15 mul_ln33_1/16 mul_ln33_5/17 mul_ln33_8/18 mul_ln33_3/19 "/>
</bind>
</comp>

<comp id="263" class="1005" name="reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a a_1 a_2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_4 mul_ln33 mul_ln33_6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_3 a_4 a_5 "/>
</bind>
</comp>

<comp id="277" class="1005" name="reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_6 a_7 a_8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln0_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln0_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln14_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln0_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln14_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="j_1_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="indvar_flatten_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln18_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln18_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvar20_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar20_load/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln181_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln181_load/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="indvar_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln21_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="or_ln14_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln14_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="2" slack="0"/>
<pin id="353" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln18_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="0" index="2" bw="2" slack="0"/>
<pin id="361" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="indvars_iv_next26_dup3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next26_dup3/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln18_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_21_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="0" index="2" bw="2" slack="0"/>
<pin id="387" dir="0" index="3" bw="1" slack="0"/>
<pin id="388" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_cast13_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast13/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_22_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="62" slack="0"/>
<pin id="415" dir="0" index="1" bw="64" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="7" slack="0"/>
<pin id="418" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln21_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="62" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="gmem_addr_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="62" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_cast15_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast15/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln31_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="0" index="1" bw="2" slack="0"/>
<pin id="440" dir="0" index="2" bw="2" slack="0"/>
<pin id="441" dir="0" index="3" bw="1" slack="0"/>
<pin id="442" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln31_8/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln31_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="shl_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="2" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln31_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln31_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln31_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="64" slack="0"/>
<pin id="470" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln31_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="0" index="1" bw="6" slack="0"/>
<pin id="476" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln31_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln31_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln31_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln31_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="6" slack="0"/>
<pin id="498" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_4/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln31_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="6" slack="0"/>
<pin id="504" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_5/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="62" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="0" index="2" bw="3" slack="0"/>
<pin id="511" dir="0" index="3" bw="7" slack="0"/>
<pin id="512" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln31_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="62" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="gmem_addr_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="62" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln31_6_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_6/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln31_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln31_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="62" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="0" index="2" bw="3" slack="0"/>
<pin id="545" dir="0" index="3" bw="7" slack="0"/>
<pin id="546" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_1/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln31_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="62" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_1/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="gmem_addr_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="62" slack="0"/>
<pin id="558" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln31_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="62" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="0" index="2" bw="3" slack="0"/>
<pin id="565" dir="0" index="3" bw="7" slack="0"/>
<pin id="566" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_2/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln31_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="62" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_2/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="gmem_addr_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="62" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln21_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln21_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="3" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln18_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln18_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln18_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln14_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="0" index="1" bw="3" slack="0"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln18_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="store_ln21_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln14_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="3" slack="0"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln33_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln33_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/14 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln33_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="5"/>
<pin id="643" dir="0" index="1" bw="32" slack="7"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/19 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln33_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="4"/>
<pin id="647" dir="0" index="1" bw="32" slack="3"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_3/19 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln33_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_4/19 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln33_5_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="2"/>
<pin id="658" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_5/19 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln33_6_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_6/19 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sum_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/19 "/>
</bind>
</comp>

<comp id="672" class="1005" name="j_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="0"/>
<pin id="674" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="679" class="1005" name="indvar20_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar20 "/>
</bind>
</comp>

<comp id="686" class="1005" name="add_ln181_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln181 "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="699" class="1005" name="indvar_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="706" class="1005" name="indvar_flatten_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="713" class="1005" name="w_7_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="17"/>
<pin id="715" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="w_7_read "/>
</bind>
</comp>

<comp id="718" class="1005" name="w_3_read_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="13"/>
<pin id="720" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="w_3_read "/>
</bind>
</comp>

<comp id="723" class="1005" name="w_4_read_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="14"/>
<pin id="725" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="w_4_read "/>
</bind>
</comp>

<comp id="728" class="1005" name="w_6_read_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="16"/>
<pin id="730" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="w_6_read "/>
</bind>
</comp>

<comp id="733" class="1005" name="w_read_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="10"/>
<pin id="735" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="738" class="1005" name="w_8_read_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="18"/>
<pin id="740" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="w_8_read "/>
</bind>
</comp>

<comp id="743" class="1005" name="w_1_read_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="11"/>
<pin id="745" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="w_1_read "/>
</bind>
</comp>

<comp id="748" class="1005" name="w_5_read_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="15"/>
<pin id="750" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="w_5_read "/>
</bind>
</comp>

<comp id="753" class="1005" name="w_2_read_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="12"/>
<pin id="755" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="w_2_read "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln18_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="762" class="1005" name="or_ln14_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14 "/>
</bind>
</comp>

<comp id="766" class="1005" name="gmem_addr_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="gmem_addr_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="gmem_addr_2_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="4"/>
<pin id="780" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="784" class="1005" name="gmem_addr_3_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="7"/>
<pin id="786" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="790" class="1005" name="icmp_ln21_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="20"/>
<pin id="792" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="add_ln33_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="7"/>
<pin id="796" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln33_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="5"/>
<pin id="801" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="mul_ln33_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="3"/>
<pin id="806" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln33_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="mul_ln33_5_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="2"/>
<pin id="811" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln33_5 "/>
</bind>
</comp>

<comp id="814" class="1005" name="mul_ln33_8_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_8 "/>
</bind>
</comp>

<comp id="819" class="1005" name="sum_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="90" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="92" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="94" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="92" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="94" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="92" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="96" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="96" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="100" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="102" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="247"><net_src comp="104" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="266"><net_src comp="224" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="229" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="280"><net_src comp="234" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="310" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="341"><net_src comp="307" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="251" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="337" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="325" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="337" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="328" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="334" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="331" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="337" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="331" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="379" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="130" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="78" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="80" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="0" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="383" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="357" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="357" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="48" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="437" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="349" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="451" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="447" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="190" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="463" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="467" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="459" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="190" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="433" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="489" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="447" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="76" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="78" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="80" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="520"><net_src comp="507" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="0" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="307" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="50" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="337" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="86" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="495" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="80" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="554"><net_src comp="541" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="0" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="483" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="574"><net_src comp="561" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="0" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="349" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="533" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="357" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="88" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="319" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="357" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="371" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="593" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="581" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="533" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="259" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="268" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="268" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="259" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="649"><net_src comp="268" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="259" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="645" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="641" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="106" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="682"><net_src comp="110" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="689"><net_src comp="114" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="695"><net_src comp="118" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="702"><net_src comp="122" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="709"><net_src comp="126" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="716"><net_src comp="136" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="721"><net_src comp="142" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="726"><net_src comp="148" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="731"><net_src comp="154" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="736"><net_src comp="160" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="741"><net_src comp="166" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="746"><net_src comp="172" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="751"><net_src comp="178" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="756"><net_src comp="184" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="761"><net_src comp="313" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="343" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="427" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="775"><net_src comp="521" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="781"><net_src comp="555" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="787"><net_src comp="575" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="793"><net_src comp="587" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="629" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="802"><net_src comp="635" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="807"><net_src comp="259" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="812"><net_src comp="259" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="817"><net_src comp="259" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="822"><net_src comp="666" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="239" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 20 21 22 23 24 25 }
 - Input state : 
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : x | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w_2 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w_5 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w_1 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w_8 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w_6 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w_4 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w_3 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : w_7 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 : output_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln14 : 1
		store_ln0 : 1
		store_ln14 : 1
		first_iter_0 : 1
		j_1 : 1
		indvar_flatten_load : 1
		icmp_ln18 : 2
		add_ln18_1 : 2
		br_ln18 : 3
		indvar20_load : 1
		add_ln181_load : 1
		i_load : 1
		indvar_load : 1
		icmp_ln21 : 2
		or_ln14 : 3
		select_ln14 : 3
		select_ln18 : 3
		indvars_iv_next26_dup3 : 2
		select_ln18_1 : 3
		empty_21 : 4
		tmp_2 : 5
		p_cast13 : 6
		tmp : 7
		tmp_cast : 8
		empty_22 : 9
		trunc_ln : 10
		sext_ln21 : 11
		gmem_addr : 12
		br_ln21 : 3
		p_cast15 : 6
		add_ln31_8 : 4
		zext_ln31 : 5
		shl_ln : 4
		zext_ln31_1 : 5
		zext_ln31_2 : 5
		add_ln31 : 6
		add_ln31_1 : 6
		zext_ln31_3 : 7
		add_ln31_2 : 8
		add_ln31_3 : 6
		add_ln31_4 : 7
		add_ln31_5 : 7
		trunc_ln1 : 8
		sext_ln31 : 9
		gmem_addr_1 : 10
		add_ln31_6 : 2
		select_ln31 : 3
		trunc_ln31_1 : 8
		sext_ln31_1 : 9
		gmem_addr_2 : 10
		trunc_ln31_2 : 9
		sext_ln31_2 : 10
		gmem_addr_3 : 11
		add_ln21 : 4
		icmp_ln21_1 : 4
		add_ln18 : 4
		br_ln21 : 5
		store_ln18 : 3
		store_ln18 : 4
		store_ln14 : 4
		store_ln18 : 5
		store_ln21 : 5
		store_ln14 : 4
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln33 : 1
	State 13
	State 14
		add_ln33_1 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln33_4 : 1
		add_ln33_5 : 2
		add_ln33_6 : 3
		sum : 4
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln18_1_fu_319       |    0    |    0    |    12   |
|          | indvars_iv_next26_dup3_fu_365 |    0    |    0    |    10   |
|          |           tmp_fu_397          |    0    |    0    |    13   |
|          |        empty_22_fu_407        |    0    |    0    |    71   |
|          |        add_ln31_fu_467        |    0    |    0    |    64   |
|          |       add_ln31_1_fu_473       |    0    |    0    |    13   |
|          |       add_ln31_2_fu_483       |    0    |    0    |    64   |
|          |       add_ln31_3_fu_489       |    0    |    0    |    71   |
|          |       add_ln31_4_fu_495       |    0    |    0    |    71   |
|          |       add_ln31_5_fu_501       |    0    |    0    |    71   |
|    add   |       add_ln31_6_fu_527       |    0    |    0    |    10   |
|          |        add_ln21_fu_581        |    0    |    0    |    9    |
|          |        add_ln18_fu_593        |    0    |    0    |    9    |
|          |        add_ln33_fu_629        |    0    |    0    |    39   |
|          |       add_ln33_1_fu_635       |    0    |    0    |    39   |
|          |       add_ln33_2_fu_641       |    0    |    0    |    32   |
|          |       add_ln33_3_fu_645       |    0    |    0    |    32   |
|          |       add_ln33_4_fu_650       |    0    |    0    |    32   |
|          |       add_ln33_5_fu_655       |    0    |    0    |    32   |
|          |       add_ln33_6_fu_660       |    0    |    0    |    32   |
|          |           sum_fu_666          |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln18_fu_313       |    0    |    0    |    12   |
|   icmp   |        icmp_ln21_fu_337       |    0    |    0    |    10   |
|          |       icmp_ln21_1_fu_587      |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_259          |    3    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln14_fu_349      |    0    |    0    |    2    |
|  select  |       select_ln18_fu_357      |    0    |    0    |    2    |
|          |      select_ln18_1_fu_371     |    0    |    0    |    3    |
|          |       select_ln31_fu_533      |    0    |    0    |    3    |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln14_fu_343        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |   output_r_read_read_fu_130   |    0    |    0    |    0    |
|          |      w_7_read_read_fu_136     |    0    |    0    |    0    |
|          |      w_3_read_read_fu_142     |    0    |    0    |    0    |
|          |      w_4_read_read_fu_148     |    0    |    0    |    0    |
|          |      w_6_read_read_fu_154     |    0    |    0    |    0    |
|          |       w_read_read_fu_160      |    0    |    0    |    0    |
|   read   |      w_8_read_read_fu_166     |    0    |    0    |    0    |
|          |      w_1_read_read_fu_172     |    0    |    0    |    0    |
|          |      w_5_read_read_fu_178     |    0    |    0    |    0    |
|          |      w_2_read_read_fu_184     |    0    |    0    |    0    |
|          |       x_read_read_fu_190      |    0    |    0    |    0    |
|          |        grp_read_fu_224        |    0    |    0    |    0    |
|          |        grp_read_fu_229        |    0    |    0    |    0    |
|          |        grp_read_fu_234        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_196     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_203      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_210      |    0    |    0    |    0    |
|          |       grp_readreq_fu_217      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln36_write_fu_239    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        empty_21_fu_379        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_383         |    0    |    0    |    0    |
|bitconcatenate|       add_ln31_8_fu_437       |    0    |    0    |    0    |
|          |         shl_ln_fu_451         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        p_cast13_fu_393        |    0    |    0    |    0    |
|          |        tmp_cast_fu_403        |    0    |    0    |    0    |
|          |        p_cast15_fu_433        |    0    |    0    |    0    |
|   zext   |        zext_ln31_fu_447       |    0    |    0    |    0    |
|          |       zext_ln31_1_fu_459      |    0    |    0    |    0    |
|          |       zext_ln31_2_fu_463      |    0    |    0    |    0    |
|          |       zext_ln31_3_fu_479      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_413        |    0    |    0    |    0    |
|partselect|        trunc_ln1_fu_507       |    0    |    0    |    0    |
|          |      trunc_ln31_1_fu_541      |    0    |    0    |    0    |
|          |      trunc_ln31_2_fu_561      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln21_fu_423       |    0    |    0    |    0    |
|   sext   |        sext_ln31_fu_517       |    0    |    0    |    0    |
|          |       sext_ln31_1_fu_551      |    0    |    0    |    0    |
|          |       sext_ln31_2_fu_571      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |   822   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln181_reg_686  |    2   |
|  add_ln33_1_reg_799  |   32   |
|   add_ln33_reg_794   |   32   |
| first_iter_0_reg_248 |    1   |
|  gmem_addr_1_reg_772 |   32   |
|  gmem_addr_2_reg_778 |   32   |
|  gmem_addr_3_reg_784 |   32   |
|   gmem_addr_reg_766  |   32   |
|       i_reg_692      |    3   |
|   icmp_ln18_reg_758  |    1   |
|  icmp_ln21_1_reg_790 |    1   |
|   indvar20_reg_679   |    2   |
|indvar_flatten_reg_706|    4   |
|    indvar_reg_699    |    2   |
|       j_reg_672      |    3   |
|  mul_ln33_1_reg_804  |   32   |
|  mul_ln33_5_reg_809  |   32   |
|  mul_ln33_8_reg_814  |   32   |
|    or_ln14_reg_762   |    1   |
|        reg_263       |   32   |
|        reg_268       |   32   |
|        reg_272       |   32   |
|        reg_277       |   32   |
|      sum_reg_819     |   32   |
|   w_1_read_reg_743   |   32   |
|   w_2_read_reg_753   |   32   |
|   w_3_read_reg_718   |   32   |
|   w_4_read_reg_723   |   32   |
|   w_5_read_reg_748   |   32   |
|   w_6_read_reg_728   |   32   |
|   w_7_read_reg_713   |   32   |
|   w_8_read_reg_738   |   32   |
|    w_read_reg_733    |   32   |
+----------------------+--------+
|         Total        |   756  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_196 |  p0  |   2  |   1  |    2   |
|      grp_fu_259      |  p0  |   3  |  32  |   96   ||    14   |
|      grp_fu_259      |  p1  |   9  |  32  |   288  ||    49   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   386  || 1.71714 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   822  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   63   |
|  Register |    -   |    -   |   756  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   756  |   885  |
+-----------+--------+--------+--------+--------+
