--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

G:\Xilinx-ISE\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk0
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_ready  |    2.843(R)|   -1.034(R)|clk0_IBUF         |   0.000|
ram1data<0> |    2.679(R)|   -0.920(R)|clk0_IBUF         |   0.000|
ram1data<1> |    2.149(R)|   -0.480(R)|clk0_IBUF         |   0.000|
ram1data<2> |    1.883(R)|   -0.280(R)|clk0_IBUF         |   0.000|
ram1data<3> |    2.704(R)|   -0.937(R)|clk0_IBUF         |   0.000|
ram1data<4> |    2.651(R)|   -0.899(R)|clk0_IBUF         |   0.000|
ram1data<5> |    2.254(R)|   -0.581(R)|clk0_IBUF         |   0.000|
ram1data<6> |    2.965(R)|   -1.143(R)|clk0_IBUF         |   0.000|
ram1data<7> |    3.495(R)|   -1.574(R)|clk0_IBUF         |   0.000|
ram2data<0> |    4.124(R)|    0.549(R)|clk0_IBUF         |   0.000|
ram2data<1> |    4.404(R)|    0.145(R)|clk0_IBUF         |   0.000|
ram2data<2> |    4.183(R)|    0.022(R)|clk0_IBUF         |   0.000|
ram2data<3> |    3.892(R)|   -0.495(R)|clk0_IBUF         |   0.000|
ram2data<4> |    4.017(R)|   -0.805(R)|clk0_IBUF         |   0.000|
ram2data<5> |    4.066(R)|   -0.532(R)|clk0_IBUF         |   0.000|
ram2data<6> |    4.224(R)|   -1.268(R)|clk0_IBUF         |   0.000|
ram2data<7> |    3.986(R)|   -1.061(R)|clk0_IBUF         |   0.000|
ram2data<8> |    2.147(R)|    0.823(R)|clk0_IBUF         |   0.000|
ram2data<9> |    2.183(R)|    0.565(R)|clk0_IBUF         |   0.000|
ram2data<10>|    3.288(R)|   -0.469(R)|clk0_IBUF         |   0.000|
ram2data<11>|    2.295(R)|    0.249(R)|clk0_IBUF         |   0.000|
ram2data<12>|    1.908(R)|    0.795(R)|clk0_IBUF         |   0.000|
ram2data<13>|    1.821(R)|    0.818(R)|clk0_IBUF         |   0.000|
ram2data<14>|    2.379(R)|   -0.072(R)|clk0_IBUF         |   0.000|
ram2data<15>|    2.091(R)|    0.461(R)|clk0_IBUF         |   0.000|
rst         |    5.187(R)|   -1.168(R)|clk0_IBUF         |   0.000|
tbre        |    4.277(R)|   -2.197(R)|clk0_IBUF         |   0.000|
tsre        |    3.588(R)|   -1.646(R)|clk0_IBUF         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
outL<0>     |   11.086(R)|clk0_IBUF         |   0.000|
outL<1>     |   14.237(R)|clk0_IBUF         |   0.000|
outL<2>     |   14.465(R)|clk0_IBUF         |   0.000|
outL<3>     |   14.294(R)|clk0_IBUF         |   0.000|
outL<4>     |   10.138(R)|clk0_IBUF         |   0.000|
outL<5>     |   11.856(R)|clk0_IBUF         |   0.000|
outL<6>     |   13.316(R)|clk0_IBUF         |   0.000|
outL<7>     |   10.933(R)|clk0_IBUF         |   0.000|
outL<8>     |   11.411(R)|clk0_IBUF         |   0.000|
outL<9>     |   12.955(R)|clk0_IBUF         |   0.000|
outL<10>    |   15.367(R)|clk0_IBUF         |   0.000|
outL<11>    |   12.681(R)|clk0_IBUF         |   0.000|
outL<12>    |   14.065(R)|clk0_IBUF         |   0.000|
outL<13>    |    9.913(R)|clk0_IBUF         |   0.000|
outL<14>    |   13.734(R)|clk0_IBUF         |   0.000|
outL<15>    |   11.109(R)|clk0_IBUF         |   0.000|
ram1data<0> |    8.118(R)|clk0_IBUF         |   0.000|
ram1data<1> |    7.989(R)|clk0_IBUF         |   0.000|
ram1data<2> |    8.482(R)|clk0_IBUF         |   0.000|
ram1data<3> |    8.246(R)|clk0_IBUF         |   0.000|
ram1data<4> |    7.880(R)|clk0_IBUF         |   0.000|
ram1data<5> |    7.872(R)|clk0_IBUF         |   0.000|
ram1data<6> |    7.270(R)|clk0_IBUF         |   0.000|
ram1data<7> |    7.276(R)|clk0_IBUF         |   0.000|
ram2addr<0> |    8.398(R)|clk0_IBUF         |   0.000|
ram2addr<1> |    8.882(R)|clk0_IBUF         |   0.000|
ram2addr<2> |    8.001(R)|clk0_IBUF         |   0.000|
ram2addr<3> |    8.607(R)|clk0_IBUF         |   0.000|
ram2addr<4> |    8.665(R)|clk0_IBUF         |   0.000|
ram2addr<5> |    8.288(R)|clk0_IBUF         |   0.000|
ram2addr<6> |    9.389(R)|clk0_IBUF         |   0.000|
ram2addr<7> |    9.036(R)|clk0_IBUF         |   0.000|
ram2addr<8> |    9.218(R)|clk0_IBUF         |   0.000|
ram2addr<9> |    9.464(R)|clk0_IBUF         |   0.000|
ram2addr<10>|    9.492(R)|clk0_IBUF         |   0.000|
ram2addr<11>|    9.346(R)|clk0_IBUF         |   0.000|
ram2addr<12>|    9.459(R)|clk0_IBUF         |   0.000|
ram2addr<13>|    8.971(R)|clk0_IBUF         |   0.000|
ram2addr<14>|    8.535(R)|clk0_IBUF         |   0.000|
ram2addr<15>|    9.387(R)|clk0_IBUF         |   0.000|
ram2data<0> |    9.102(R)|clk0_IBUF         |   0.000|
ram2data<1> |   10.222(R)|clk0_IBUF         |   0.000|
ram2data<2> |    9.952(R)|clk0_IBUF         |   0.000|
ram2data<3> |    9.948(R)|clk0_IBUF         |   0.000|
ram2data<4> |    9.088(R)|clk0_IBUF         |   0.000|
ram2data<5> |    9.317(R)|clk0_IBUF         |   0.000|
ram2data<6> |    9.892(R)|clk0_IBUF         |   0.000|
ram2data<7> |    9.354(R)|clk0_IBUF         |   0.000|
ram2data<8> |    9.309(R)|clk0_IBUF         |   0.000|
ram2data<9> |   10.372(R)|clk0_IBUF         |   0.000|
ram2data<10>|    9.332(R)|clk0_IBUF         |   0.000|
ram2data<11>|    9.014(R)|clk0_IBUF         |   0.000|
ram2data<12>|    9.616(R)|clk0_IBUF         |   0.000|
ram2data<13>|   10.433(R)|clk0_IBUF         |   0.000|
ram2data<14>|    9.051(R)|clk0_IBUF         |   0.000|
ram2data<15>|   10.124(R)|clk0_IBUF         |   0.000|
ram2oe      |    8.618(R)|clk0_IBUF         |   0.000|
ram2we      |    9.243(R)|clk0_IBUF         |   0.000|
rdn         |    9.267(R)|clk0_IBUF         |   0.000|
wrn         |   11.501(R)|clk0_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    8.881|    0.292|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 03 13:04:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



