#Port,Width,Direction
DFX_OUT_FPGA_PR_REQUEST,1,output
DFX_OUT_FPGA_DCLK,1,output
DFX_OUT_FPGA_S2F_DATA,32,output
DFX_SCAN_DOUT,1,output
DFX_OUT_FPGA_SDRAM_OBSERVE,5,output
DFX_OUT_FPGA_DATA,18,output
DFX_OUT_FPGA_OSC1_CLK,1,output
DFX_OUT_FPGA_T2_DATAOUT,1,output
DFX_IN_FPGA_T2_CLK,1,input
DFX_IN_FPGA_T2_DATAIN,1,input
DFX_IN_FPGA_T2_SCAN_EN_N,1,input
DFX_SCAN_CLK,1,input
DFX_SCAN_DIN,1,input
DFX_SCAN_EN,1,input
DFX_SCAN_LOAD,1,input
CFG_DFX_BYPASS_ENABLE,1,input
F2S_CTRL,1,input
F2S_JTAG_ENABLE_CORE,1,input
DFT_IN_FPGA_SCAN_EN,1,input
DFT_IN_FPGA_ATPG_EN,1,input
DFT_IN_FPGA_PLLBYPASS,1,input
DFT_IN_FPGA_PLLBYPASS_SEL,1,input
DFT_IN_FPGA_OSC1TESTEN,1,input
DFT_IN_FPGA_MPUPERITESTEN,1,input
DFT_IN_FPGA_MPUL2RAMTESTEN,1,input
DFT_IN_FPGA_MPUTESTEN,1,input
DFT_IN_FPGA_MPU_SCAN_MODE,1,input
DFT_IN_FPGA_DBGATTESTEN,1,input
DFT_IN_FPGA_DBGTESTEN,1,input
DFT_IN_FPGA_DBGTRTESTEN,1,input
DFT_IN_FPGA_DBGTMTESTEN,1,input
DFT_IN_FPGA_L4MAINTESTEN,1,input
DFT_IN_FPGA_L3MAINTESTEN,1,input
DFT_IN_FPGA_L3MPTESTEN,1,input
DFT_IN_FPGA_L3SPTESTEN,1,input
DFT_IN_FPGA_CFGTESTEN,1,input
DFT_IN_FPGA_L4MPTESTEN,1,input
DFT_IN_FPGA_L4SPTESTEN,1,input
DFT_IN_FPGA_USBMPTESTEN,1,input
DFT_IN_FPGA_SPIMTESTEN,1,input
DFT_IN_FPGA_DDRDQSTESTEN,1,input
DFT_IN_FPGA_DDR2XDQSTESTEN,1,input
DFT_IN_FPGA_DDRDQTESTEN,1,input
DFT_IN_FPGA_EMAC0TESTEN,1,input
DFT_IN_FPGA_EMAC1TESTEN,1,input
DFT_IN_FPGA_CAN0TESTEN,1,input
DFT_IN_FPGA_CAN1TESTEN,1,input
DFT_IN_FPGA_GPIODBTESTEN,1,input
DFT_IN_FPGA_SDMMCTESTEN,1,input
DFT_IN_FPGA_NANDTESTEN,1,input
DFT_IN_FPGA_NANDXTESTEN,1,input
DFT_IN_FPGA_QSPITESTEN,1,input
DFT_IN_FPGA_TEST_CLK,1,input
DFT_IN_FPGA_TEST_CLKOFF,1,input
DFT_IN_FPGA_TEST_CKEN,1,input
DFT_IN_FPGA_PIPELINE_SE_ENABLE,1,input
DFT_IN_HPS_TESTMODE_N,1,input
DFT_IN_FPGA_BIST_SE,1,input
DFT_IN_FPGA_BISTEN,1,input
DFT_IN_FPGA_BIST_NRST,1,input
DFT_IN_FPGA_BIST_PERI_SI_0,1,input
DFT_IN_FPGA_BIST_PERI_SI_1,1,input
DFT_IN_FPGA_BIST_PERI_SI_2,1,input
DFT_IN_FPGA_BIST_CPU_SI,1,input
DFT_IN_FPGA_BIST_L2_SI,1,input
DFT_IN_FPGA_MEM_SE,1,input
DFT_IN_FPGA_MEM_PERI_SI_0,1,input
DFT_IN_FPGA_MEM_PERI_SI_1,1,input
DFT_IN_FPGA_MEM_PERI_SI_2,1,input
DFT_IN_FPGA_MEM_CPU_SI,1,input
DFT_IN_FPGA_MEM_L2_SI,1,input
DFT_IN_FPGA_MTESTEN,1,input
DFT_IN_FPGA_ECCBYP,1,input
DFT_IN_FPGA_VIOSCANIN,1,input
DFT_IN_FPGA_VIOSCANEN,1,input
DFT_IN_FPGA_OCTSCANIN,1,input
DFT_IN_FPGA_OCTSCANEN,1,input
DFT_IN_FPGA_OCTSCANCLK,1,input
DFT_IN_FPGA_OCTENSERUSER,1,input
DFT_IN_FPGA_OCTCLKENUSR,1,input
DFT_IN_FPGA_OCTS2PLOAD,1,input
DFT_IN_FPGA_OCTNCLRUSR,1,input
DFT_IN_FPGA_OCTCLKUSR,1,input
DFT_IN_FPGA_OCTSERDATA,1,input
DFT_IN_FPGA_HIOSCANIN,2,input
DFT_IN_FPGA_HIOSCANEN,1,input
DFT_IN_FPGA_HIOSCLR,1,input
DFT_IN_FPGA_HIOCLKIN0,1,input
DFT_IN_FPGA_DQSUPDTEN,5,input
DFT_IN_FPGA_PSTDQSENA,1,input
DFT_IN_FPGA_IPSCIN,1,input
DFT_IN_FPGA_IPSCUPDATE,1,input
DFT_IN_FPGA_IPSCCLK,1,input
DFT_IN_FPGA_IPSCENABLE,12,input
DFT_IN_FPGA_DLLNRST,1,input
DFT_IN_FPGA_DLLUPDWNEN,1,input
DFT_IN_FPGA_DLLUPNDN,1,input
DFT_IN_FPGA_FMBHNIOTRI,1,input
DFT_IN_FPGA_FMNIOTRI,1,input
DFT_IN_FPGA_FMPLNIOTRI,1,input
DFT_IN_FPGA_FMCSREN,1,input
DFT_IN_FPGA_PLL_CLKR,6,input
DFT_IN_FPGA_PLL_CLKF,13,input
DFT_IN_FPGA_PLL_CLKOD,9,input
DFT_IN_FPGA_PLL_BWADJ,12,input
DFT_IN_FPGA_PLL1_RESET,1,input
DFT_IN_FPGA_PLL1_PWRDN,1,input
DFT_IN_FPGA_PLL1_TEST,1,input
DFT_IN_FPGA_PLL1_OUTRESET,1,input
DFT_IN_FPGA_PLL1_OUTRESETALL,1,input
DFT_IN_FPGA_PLL_FASTEN,1,input
DFT_IN_FPGA_PLL_ENSAT,1,input
DFT_IN_FPGA_PLL_ADVANCE,1,input
DFT_IN_FPGA_PLL_STEP,1,input
DFT_IN_FPGA_PLL2_RESET,1,input
DFT_IN_FPGA_PLL2_PWRDN,1,input
DFT_IN_FPGA_PLL2_TEST,1,input
DFT_IN_FPGA_PLL2_OUTRESET,1,input
DFT_IN_FPGA_PLL2_OUTRESETALL,1,input
DFT_IN_FPGA_PLL3_RESET,1,input
DFT_IN_FPGA_PLL3_PWRDN,1,input
DFT_IN_FPGA_PLL3_TEST,1,input
DFT_IN_FPGA_PLL3_OUTRESET,1,input
DFT_IN_FPGA_PLL3_OUTRESETALL,1,input
DFT_IN_FPGA_PLL1_CLK_SELECT,1,input
DFT_IN_FPGA_PLL2_CLK_SELECT,1,input
DFT_IN_FPGA_PLL3_CLK_SELECT,1,input
DFT_IN_FPGA_PLL_TESTBUS_SEL,5,input
DFT_IN_FPGA_PLL1_BG_RESET,1,input
DFT_IN_FPGA_PLL1_BG_PWRDN,1,input
DFT_IN_FPGA_PLL1_REG_RESET,1,input
DFT_IN_FPGA_PLL1_REG_PWRDN,1,input
DFT_IN_FPGA_PLL2_BG_RESET,1,input
DFT_IN_FPGA_PLL2_BG_PWRDN,1,input
DFT_IN_FPGA_PLL2_REG_RESET,1,input
DFT_IN_FPGA_PLL2_REG_PWRDN,1,input
DFT_IN_FPGA_PLL3_BG_RESET,1,input
DFT_IN_FPGA_PLL3_BG_PWRDN,1,input
DFT_IN_FPGA_PLL3_REG_RESET,1,input
DFT_IN_FPGA_PLL3_REG_PWRDN,1,input
DFT_IN_FPGA_PLL_REG_EXT_SEL,1,input
DFT_IN_FPGA_PLL1_REG_TEST_SEL,1,input
DFT_IN_FPGA_PLL2_REG_TEST_SEL,1,input
DFT_IN_FPGA_PLL3_REG_TEST_SEL,1,input
DFT_IN_FPGA_PLL_REG_TEST_REP,1,input
DFT_IN_FPGA_PLL_REG_TEST_OUT,1,input
DFT_IN_FPGA_PLL_REG_TEST_DRV,1,input
DFT_IN_FPGA_PLLTEST_INPUT_EN,1,input
DFT_IN_FPGA_VIOSCANCLK_TESTEN,1,input
DFT_IN_FPGA_HIOSCANCLK_TESTEN,1,input
DFT_IN_FPGA_CTICLK_TESTEN,1,input
DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN,1,input
DFT_IN_FPGA_AVSTWRCLK_TESTEN,4,input
DFT_IN_FPGA_AVSTRDCLK_TESTEN,4,input
DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN,6,input
DFT_IN_FPGA_F2SAXICLK_TESTEN,1,input
DFT_IN_FPGA_S2FAXICLK_TESTEN,1,input
DFT_IN_FPGA_USBULPICLK_TESTEN,2,input
DFT_IN_FPGA_F2SPCLKDBG_TESTEN,1,input
DFT_IN_FPGA_LWH2FAXICLK_TESTEN,1,input
DFT_IN_FPGA_SCANIN,390,input
DFT_OUT_FPGA_BIST_PERI_SO_0,1,output
DFT_OUT_FPGA_BIST_PERI_SO_1,1,output
DFT_OUT_FPGA_BIST_PERI_SO_2,1,output
DFT_OUT_FPGA_BIST_CPU_SO,1,output
DFT_OUT_FPGA_BIST_L2_SO,1,output
DFT_OUT_FPGA_MEM_PERI_SO_0,1,output
DFT_OUT_FPGA_MEM_PERI_SO_1,1,output
DFT_OUT_FPGA_MEM_PERI_SO_2,1,output
DFT_OUT_FPGA_MEM_CPU_SO,1,output
DFT_OUT_FPGA_MEM_L2_SO,1,output
DFT_OUT_FPGA_VIOSCANOUT,1,output
DFT_OUT_FPGA_OCTSERDATA,1,output
DFT_OUT_FPGA_OCTCOMPOUT_RUP,1,output
DFT_OUT_FPGA_OCTCOMPOUT_RDN,1,output
DFT_OUT_FPGA_OCTCLKUSRDFT,1,output
DFT_OUT_FPGA_OCTSCANOUT,1,output
DFT_OUT_FPGA_HIOCDATA3IN,45,output
DFT_OUT_FPGA_HIODQSUNGATING,5,output
DFT_OUT_FPGA_HIODQSOUT,5,output
DFT_OUT_FPGA_HIOOCTRT,5,output
DFT_OUT_FPGA_HIOSCANOUT,2,output
DFT_OUT_FPGA_PSTTRACKSAMPLE,5,output
DFT_OUT_FPGA_PSTVFIFO,5,output
DFT_OUT_FPGA_IPSCOUT,5,output
DFT_OUT_FPGA_DLLSETTING,7,output
DFT_OUT_FPGA_DLLUPDWNCORE,1,output
DFT_OUT_FPGA_DLLLOCKED,1,output
DFT_OUT_FPGA_PLL_TESTBUS_OUT,3,output
DFT_OUT_FPGA_SCANOUT_2_3,2,output
DFT_OUT_FPGA_SCANOUT_15_83,69,output
DFT_OUT_FPGA_SCANOUT_100_126,27,output
DFT_OUT_FPGA_SCANOUT_131_250,120,output
DFT_OUT_FPGA_SCANOUT_254_264,11,output
DFT_OUT_FPGA_SCANOUT_271_389,119,output
