// Seed: 1072738693
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input wire id_4,
    input wand id_5
    , id_7
);
  assign id_7 = id_3;
  assign module_2.id_0 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4
);
  wire id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_3,
      id_2,
      id_3
  );
  wire id_7;
endmodule
module module_2 (
    output uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input tri0 id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
