// Seed: 3464095724
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output wor id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    output supply1 id_9,
    input wand id_10
);
  assign id_4 = 1;
  wire id_12 = id_8 == 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input tri0 id_6,
    output tri id_7,
    input wand id_8,
    output wor id_9,
    input tri1 id_10,
    output supply1 id_11,
    output tri1 id_12
);
  wire id_14, id_15;
  module_0(
      id_8, id_11, id_11, id_11, id_9, id_4, id_0, id_4, id_1, id_12, id_1
  );
endmodule
