sep=\t
Module Resource Usage Distribution Estimates
Generated at: Oct 09, 2024 15:04:33

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        SRLs	        ADDs	        LUTs	    COMB4s	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	     758(0)	      10(0)	     100(0)	     913(0)	     0(0)	     6(0)	     0(0)	
 +la0:edb_la_top_renamed_due_excessive_length_1             	   672(474)	      10(0)	    100(43)	   884(614)	     0(0)	     6(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	       0(0)	     55(55)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	       0(0)	     27(27)	     0(0)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b011,PIPE=1)            	       1(1)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)	    131(42)	      10(0)	      57(0)	    168(60)	     0(0)	     6(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)	     89(65)	     10(10)	     57(57)	    108(72)	     0(0)	     6(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)	     12(12)	       0(0)	       0(0)	     12(12)	     0(0)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)	     12(12)	       0(0)	       0(0)	     24(24)	     0(0)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     6(6)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	       0(0)	     29(29)	     0(0)	     0(0)	     0(0)	
