Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 57e6ddbdc10642c7af5f35e42ed68b39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot G_ALU32_v1_TB_behav xil_defaultlib.G_ALU32_v1_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.G_Decoder32
Compiling module xil_defaultlib.G_And32
Compiling module xil_defaultlib.G_Or32
Compiling module xil_defaultlib.G_Xor32
Compiling module xil_defaultlib.G_Not32
Compiling module xil_defaultlib.G_FullAdder4
Compiling module xil_defaultlib.G_FullAdder32_84
Compiling module xil_defaultlib.G_Reverse
Compiling module xil_defaultlib.G_Shi1
Compiling module xil_defaultlib.G_Shi2
Compiling module xil_defaultlib.G_Shi4
Compiling module xil_defaultlib.G_Shi8
Compiling module xil_defaultlib.G_Shi16
Compiling module xil_defaultlib.G_LShifter32
Compiling module xil_defaultlib.G_RShifter32
Compiling module xil_defaultlib.G_FullAdder5
Compiling module xil_defaultlib.movenum
Compiling module xil_defaultlib.G_TLShifter32
Compiling module xil_defaultlib.G_TRShifter32
Compiling module xil_defaultlib.G_LTruncated
Compiling module xil_defaultlib.G_HTruncated
Compiling module xil_defaultlib.G_Truncated
Compiling module xil_defaultlib.G_ALU32_v1
Compiling module xil_defaultlib.G_ALU32_v1_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot G_ALU32_v1_TB_behav
