[Inputs]
clk
rst
id_wreg
id_is_in_delayslot
next_inst_in_delayslot_i
=id_alusel[2:0]=
=id_aluop[7:0]=
=id_reg1[31:0]=
=id_reg2[31:0]=
=id_wd[4:0]=
=id_link_address[31:0]=
=id_inst[31:0]=
[Outputs]
ex_wreg
ex_is_in_delayslot
is_in_delayslot_o
=ex_alusel[2:0]=
=ex_aluop[7:0]=
=ex_reg1[31:0]=
=ex_reg2[31:0]=
=ex_wd[4:0]=
=ex_link_address[31:0]=
=ex_inst[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel ID_EX

