{
  "module_name": "radio_2055.h",
  "hash_id": "9e3aba9130f674c3ea62d5c21392304529044cd862fe30713fabf8cdad7720ad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/b43/radio_2055.h",
  "human_readable_source": " \n#ifndef B43_RADIO_2055_H_\n#define B43_RADIO_2055_H_\n\n#include <linux/types.h>\n\n#include \"tables_nphy.h\"\n\n#define B2055_GEN_SPARE\t\t\t0x00  \n#define B2055_SP_PINPD\t\t\t0x02  \n#define B2055_C1_SP_RSSI\t\t0x03  \n#define B2055_C1_SP_PDMISC\t\t0x04  \n#define B2055_C2_SP_RSSI\t\t0x05  \n#define B2055_C2_SP_PDMISC\t\t0x06  \n#define B2055_C1_SP_RXGC1\t\t0x07  \n#define B2055_C1_SP_RXGC2\t\t0x08  \n#define B2055_C2_SP_RXGC1\t\t0x09  \n#define B2055_C2_SP_RXGC2\t\t0x0A  \n#define B2055_C1_SP_LPFBWSEL\t\t0x0B  \n#define B2055_C2_SP_LPFBWSEL\t\t0x0C  \n#define B2055_C1_SP_TXGC1\t\t0x0D  \n#define B2055_C1_SP_TXGC2\t\t0x0E  \n#define B2055_C2_SP_TXGC1\t\t0x0F  \n#define B2055_C2_SP_TXGC2\t\t0x10  \n#define B2055_MASTER1\t\t\t0x11  \n#define B2055_MASTER2\t\t\t0x12  \n#define B2055_PD_LGEN\t\t\t0x13  \n#define B2055_PD_PLLTS\t\t\t0x14  \n#define B2055_C1_PD_LGBUF\t\t0x15  \n#define B2055_C1_PD_TX\t\t\t0x16  \n#define B2055_C1_PD_RXTX\t\t0x17  \n#define B2055_C1_PD_RSSIMISC\t\t0x18  \n#define B2055_C2_PD_LGBUF\t\t0x19  \n#define B2055_C2_PD_TX\t\t\t0x1A  \n#define B2055_C2_PD_RXTX\t\t0x1B  \n#define B2055_C2_PD_RSSIMISC\t\t0x1C  \n#define B2055_PWRDET_LGEN\t\t0x1D  \n#define B2055_C1_PWRDET_LGBUF\t\t0x1E  \n#define B2055_C1_PWRDET_RXTX\t\t0x1F  \n#define B2055_C2_PWRDET_LGBUF\t\t0x20  \n#define B2055_C2_PWRDET_RXTX\t\t0x21  \n#define B2055_RRCCAL_CS\t\t\t0x22  \n#define B2055_RRCCAL_NOPTSEL\t\t0x23  \n#define B2055_CAL_MISC\t\t\t0x24  \n#define B2055_CAL_COUT\t\t\t0x25  \n#define B2055_CAL_COUT2\t\t\t0x26  \n#define B2055_CAL_CVARCTL\t\t0x27  \n#define B2055_CAL_RVARCTL\t\t0x28  \n#define B2055_CAL_LPOCTL\t\t0x29  \n#define B2055_CAL_TS\t\t\t0x2A  \n#define B2055_CAL_RCCALRTS\t\t0x2B  \n#define B2055_CAL_RCALRTS\t\t0x2C  \n#define B2055_PADDRV\t\t\t0x2D  \n#define B2055_XOCTL1\t\t\t0x2E  \n#define B2055_XOCTL2\t\t\t0x2F  \n#define B2055_XOREGUL\t\t\t0x30  \n#define B2055_XOMISC\t\t\t0x31  \n#define B2055_PLL_LFC1\t\t\t0x32  \n#define B2055_PLL_CALVTH\t\t0x33  \n#define B2055_PLL_LFC2\t\t\t0x34  \n#define B2055_PLL_REF\t\t\t0x35  \n#define B2055_PLL_LFR1\t\t\t0x36  \n#define B2055_PLL_PFDCP\t\t\t0x37  \n#define B2055_PLL_IDAC_CPOPAMP\t\t0x38  \n#define B2055_PLL_CPREG\t\t\t0x39  \n#define B2055_PLL_RCAL\t\t\t0x3A  \n#define B2055_RF_PLLMOD0\t\t0x3B  \n#define B2055_RF_PLLMOD1\t\t0x3C  \n#define B2055_RF_MMDIDAC1\t\t0x3D  \n#define B2055_RF_MMDIDAC0\t\t0x3E  \n#define B2055_RF_MMDSP\t\t\t0x3F  \n#define B2055_VCO_CAL1\t\t\t0x40  \n#define B2055_VCO_CAL2\t\t\t0x41  \n#define B2055_VCO_CAL3\t\t\t0x42  \n#define B2055_VCO_CAL4\t\t\t0x43  \n#define B2055_VCO_CAL5\t\t\t0x44  \n#define B2055_VCO_CAL6\t\t\t0x45  \n#define B2055_VCO_CAL7\t\t\t0x46  \n#define B2055_VCO_CAL8\t\t\t0x47  \n#define B2055_VCO_CAL9\t\t\t0x48  \n#define B2055_VCO_CAL10\t\t\t0x49  \n#define B2055_VCO_CAL11\t\t\t0x4A  \n#define B2055_VCO_CAL12\t\t\t0x4B  \n#define B2055_VCO_CAL13\t\t\t0x4C  \n#define B2055_VCO_CAL14\t\t\t0x4D  \n#define B2055_VCO_CAL15\t\t\t0x4E  \n#define B2055_VCO_CAL16\t\t\t0x4F  \n#define B2055_VCO_KVCO\t\t\t0x50  \n#define B2055_VCO_CAPTAIL\t\t0x51  \n#define B2055_VCO_IDACVCO\t\t0x52  \n#define B2055_VCO_REG\t\t\t0x53  \n#define B2055_PLL_RFVTH\t\t\t0x54  \n#define B2055_LGBUF_CENBUF\t\t0x55  \n#define B2055_LGEN_TUNE1\t\t0x56  \n#define B2055_LGEN_TUNE2\t\t0x57  \n#define B2055_LGEN_IDAC1\t\t0x58  \n#define B2055_LGEN_IDAC2\t\t0x59  \n#define B2055_LGEN_BIASC\t\t0x5A  \n#define B2055_LGEN_BIASIDAC\t\t0x5B  \n#define B2055_LGEN_RCAL\t\t\t0x5C  \n#define B2055_LGEN_DIV\t\t\t0x5D  \n#define B2055_LGEN_SPARE2\t\t0x5E  \n#define B2055_C1_LGBUF_ATUNE\t\t0x5F  \n#define B2055_C1_LGBUF_GTUNE\t\t0x60  \n#define B2055_C1_LGBUF_DIV\t\t0x61  \n#define B2055_C1_LGBUF_AIDAC\t\t0x62  \n#define B2055_C1_LGBUF_GIDAC\t\t0x63  \n#define B2055_C1_LGBUF_IDACFO\t\t0x64  \n#define B2055_C1_LGBUF_SPARE\t\t0x65  \n#define B2055_C1_RX_RFSPC1\t\t0x66  \n#define B2055_C1_RX_RFR1\t\t0x67  \n#define B2055_C1_RX_RFR2\t\t0x68  \n#define B2055_C1_RX_RFRCAL\t\t0x69  \n#define B2055_C1_RX_BB_BLCMP\t\t0x6A  \n#define B2055_C1_RX_BB_LPF\t\t0x6B  \n#define B2055_C1_RX_BB_MIDACHP\t\t0x6C  \n#define B2055_C1_RX_BB_VGA1IDAC\t\t0x6D  \n#define B2055_C1_RX_BB_VGA2IDAC\t\t0x6E  \n#define B2055_C1_RX_BB_VGA3IDAC\t\t0x6F  \n#define B2055_C1_RX_BB_BUFOCTL\t\t0x70  \n#define B2055_C1_RX_BB_RCCALCTL\t\t0x71  \n#define B2055_C1_RX_BB_RSSICTL1\t\t0x72  \n#define B2055_C1_RX_BB_RSSICTL2\t\t0x73  \n#define B2055_C1_RX_BB_RSSICTL3\t\t0x74  \n#define B2055_C1_RX_BB_RSSICTL4\t\t0x75  \n#define B2055_C1_RX_BB_RSSICTL5\t\t0x76  \n#define B2055_C1_RX_BB_REG\t\t0x77  \n#define B2055_C1_RX_BB_SPARE1\t\t0x78  \n#define B2055_C1_RX_TXBBRCAL\t\t0x79  \n#define B2055_C1_TX_RF_SPGA\t\t0x7A  \n#define B2055_C1_TX_RF_SPAD\t\t0x7B  \n#define B2055_C1_TX_RF_CNTPGA1\t\t0x7C  \n#define B2055_C1_TX_RF_CNTPAD1\t\t0x7D  \n#define B2055_C1_TX_RF_PGAIDAC\t\t0x7E  \n#define B2055_C1_TX_PGAPADTN\t\t0x7F  \n#define B2055_C1_TX_PADIDAC1\t\t0x80  \n#define B2055_C1_TX_PADIDAC2\t\t0x81  \n#define B2055_C1_TX_MXBGTRIM\t\t0x82  \n#define B2055_C1_TX_RF_RCAL\t\t0x83  \n#define B2055_C1_TX_RF_PADTSSI1\t\t0x84  \n#define B2055_C1_TX_RF_PADTSSI2\t\t0x85  \n#define B2055_C1_TX_RF_SPARE\t\t0x86  \n#define B2055_C1_TX_RF_IQCAL1\t\t0x87  \n#define B2055_C1_TX_RF_IQCAL2\t\t0x88  \n#define B2055_C1_TXBB_RCCAL\t\t0x89  \n#define B2055_C1_TXBB_LPF1\t\t0x8A  \n#define B2055_C1_TX_VOSCNCL\t\t0x8B  \n#define B2055_C1_TX_LPF_MXGMIDAC\t0x8C  \n#define B2055_C1_TX_BB_MXGM\t\t0x8D  \n#define B2055_C2_LGBUF_ATUNE\t\t0x8E  \n#define B2055_C2_LGBUF_GTUNE\t\t0x8F  \n#define B2055_C2_LGBUF_DIV\t\t0x90  \n#define B2055_C2_LGBUF_AIDAC\t\t0x91  \n#define B2055_C2_LGBUF_GIDAC\t\t0x92  \n#define B2055_C2_LGBUF_IDACFO\t\t0x93  \n#define B2055_C2_LGBUF_SPARE\t\t0x94  \n#define B2055_C2_RX_RFSPC1\t\t0x95  \n#define B2055_C2_RX_RFR1\t\t0x96  \n#define B2055_C2_RX_RFR2\t\t0x97  \n#define B2055_C2_RX_RFRCAL\t\t0x98  \n#define B2055_C2_RX_BB_BLCMP\t\t0x99  \n#define B2055_C2_RX_BB_LPF\t\t0x9A  \n#define B2055_C2_RX_BB_MIDACHP\t\t0x9B  \n#define B2055_C2_RX_BB_VGA1IDAC\t\t0x9C  \n#define B2055_C2_RX_BB_VGA2IDAC\t\t0x9D  \n#define B2055_C2_RX_BB_VGA3IDAC\t\t0x9E  \n#define B2055_C2_RX_BB_BUFOCTL\t\t0x9F  \n#define B2055_C2_RX_BB_RCCALCTL\t\t0xA0  \n#define B2055_C2_RX_BB_RSSICTL1\t\t0xA1  \n#define B2055_C2_RX_BB_RSSICTL2\t\t0xA2  \n#define B2055_C2_RX_BB_RSSICTL3\t\t0xA3  \n#define B2055_C2_RX_BB_RSSICTL4\t\t0xA4  \n#define B2055_C2_RX_BB_RSSICTL5\t\t0xA5  \n#define B2055_C2_RX_BB_REG\t\t0xA6  \n#define B2055_C2_RX_BB_SPARE1\t\t0xA7  \n#define B2055_C2_RX_TXBBRCAL\t\t0xA8  \n#define B2055_C2_TX_RF_SPGA\t\t0xA9  \n#define B2055_C2_TX_RF_SPAD\t\t0xAA  \n#define B2055_C2_TX_RF_CNTPGA1\t\t0xAB  \n#define B2055_C2_TX_RF_CNTPAD1\t\t0xAC  \n#define B2055_C2_TX_RF_PGAIDAC\t\t0xAD  \n#define B2055_C2_TX_PGAPADTN\t\t0xAE  \n#define B2055_C2_TX_PADIDAC1\t\t0xAF  \n#define B2055_C2_TX_PADIDAC2\t\t0xB0  \n#define B2055_C2_TX_MXBGTRIM\t\t0xB1  \n#define B2055_C2_TX_RF_RCAL\t\t0xB2  \n#define B2055_C2_TX_RF_PADTSSI1\t\t0xB3  \n#define B2055_C2_TX_RF_PADTSSI2\t\t0xB4  \n#define B2055_C2_TX_RF_SPARE\t\t0xB5  \n#define B2055_C2_TX_RF_IQCAL1\t\t0xB6  \n#define B2055_C2_TX_RF_IQCAL2\t\t0xB7  \n#define B2055_C2_TXBB_RCCAL\t\t0xB8  \n#define B2055_C2_TXBB_LPF1\t\t0xB9  \n#define B2055_C2_TX_VOSCNCL\t\t0xBA  \n#define B2055_C2_TX_LPF_MXGMIDAC\t0xBB  \n#define B2055_C2_TX_BB_MXGM\t\t0xBC  \n#define B2055_PRG_GCHP21\t\t0xBD  \n#define B2055_PRG_GCHP22\t\t0xBE  \n#define B2055_PRG_GCHP23\t\t0xBF  \n#define B2055_PRG_GCHP24\t\t0xC0  \n#define B2055_PRG_GCHP25\t\t0xC1  \n#define B2055_PRG_GCHP26\t\t0xC2  \n#define B2055_PRG_GCHP27\t\t0xC3  \n#define B2055_PRG_GCHP28\t\t0xC4  \n#define B2055_PRG_GCHP29\t\t0xC5  \n#define B2055_PRG_GCHP30\t\t0xC6  \n#define B2055_C1_LNA_GAINBST\t\t0xCD  \n#define B2055_C1_B0NB_RSSIVCM\t\t0xD2  \n#define B2055_C1_GENSPARE2\t\t0xD6  \n#define B2055_C2_LNA_GAINBST\t\t0xD9  \n#define B2055_C2_B0NB_RSSIVCM\t\t0xDE  \n#define B2055_C2_GENSPARE2\t\t0xE2  \n\nstruct b43_nphy_channeltab_entry_rev2 {\n\t \n\tu8 channel;\n\t \n\tu16 freq;\n\t \n\tu16 unk2;\n\t \n\tu8 radio_pll_ref;\n\tu8 radio_rf_pllmod0;\n\tu8 radio_rf_pllmod1;\n\tu8 radio_vco_captail;\n\tu8 radio_vco_cal1;\n\tu8 radio_vco_cal2;\n\tu8 radio_pll_lfc1;\n\tu8 radio_pll_lfr1;\n\tu8 radio_pll_lfc2;\n\tu8 radio_lgbuf_cenbuf;\n\tu8 radio_lgen_tune1;\n\tu8 radio_lgen_tune2;\n\tu8 radio_c1_lgbuf_atune;\n\tu8 radio_c1_lgbuf_gtune;\n\tu8 radio_c1_rx_rfr1;\n\tu8 radio_c1_tx_pgapadtn;\n\tu8 radio_c1_tx_mxbgtrim;\n\tu8 radio_c2_lgbuf_atune;\n\tu8 radio_c2_lgbuf_gtune;\n\tu8 radio_c2_rx_rfr1;\n\tu8 radio_c2_tx_pgapadtn;\n\tu8 radio_c2_tx_mxbgtrim;\n\t \n\tstruct b43_phy_n_sfo_cfg phy_regs;\n};\n\n \nvoid b2055_upload_inittab(struct b43_wldev *dev,\n\t\t\t  bool ghz5, bool ignore_uploadflag);\n\n \nconst struct b43_nphy_channeltab_entry_rev2 *\nb43_nphy_get_chantabent_rev2(struct b43_wldev *dev, u8 channel);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}