	component MebX_Qsys_Project is
		port (
			board_led_export                                            : out   std_logic_vector(3 downto 0);                     -- export
			button_export                                               : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			clk50_clk                                                   : in    std_logic                     := 'X';             -- clk
			csense_adc_fo_export                                        : out   std_logic;                                        -- export
			csense_cs_n_export                                          : out   std_logic_vector(1 downto 0);                     -- export
			csense_sck_export                                           : out   std_logic;                                        -- export
			csense_sdi_export                                           : out   std_logic;                                        -- export
			csense_sdo_export                                           : in    std_logic                     := 'X';             -- export
			m0_ddr3_i2c_scl_export                                      : out   std_logic;                                        -- export
			m0_ddr3_i2c_sda_export                                      : inout std_logic                     := 'X';             -- export
			m0_ddr3_memory_mem_a                                        : out   std_logic_vector(13 downto 0);                    -- mem_a
			m0_ddr3_memory_mem_ba                                       : out   std_logic_vector(2 downto 0);                     -- mem_ba
			m0_ddr3_memory_mem_ck                                       : out   std_logic_vector(0 downto 0);                     -- mem_ck
			m0_ddr3_memory_mem_ck_n                                     : out   std_logic_vector(0 downto 0);                     -- mem_ck_n
			m0_ddr3_memory_mem_cke                                      : out   std_logic_vector(0 downto 0);                     -- mem_cke
			m0_ddr3_memory_mem_cs_n                                     : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			m0_ddr3_memory_mem_dm                                       : out   std_logic_vector(7 downto 0);                     -- mem_dm
			m0_ddr3_memory_mem_ras_n                                    : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			m0_ddr3_memory_mem_cas_n                                    : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			m0_ddr3_memory_mem_we_n                                     : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			m0_ddr3_memory_mem_reset_n                                  : out   std_logic;                                        -- mem_reset_n
			m0_ddr3_memory_mem_dq                                       : inout std_logic_vector(63 downto 0) := (others => 'X'); -- mem_dq
			m0_ddr3_memory_mem_dqs                                      : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs
			m0_ddr3_memory_mem_dqs_n                                    : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs_n
			m0_ddr3_memory_mem_odt                                      : out   std_logic_vector(0 downto 0);                     -- mem_odt
			m0_ddr3_memory_pll_sharing_pll_mem_clk                      : out   std_logic;                                        -- pll_mem_clk
			m0_ddr3_memory_pll_sharing_pll_write_clk                    : out   std_logic;                                        -- pll_write_clk
			m0_ddr3_memory_pll_sharing_pll_locked                       : out   std_logic;                                        -- pll_locked
			m0_ddr3_memory_pll_sharing_pll_write_clk_pre_phy_clk        : out   std_logic;                                        -- pll_write_clk_pre_phy_clk
			m0_ddr3_memory_pll_sharing_pll_addr_cmd_clk                 : out   std_logic;                                        -- pll_addr_cmd_clk
			m0_ddr3_memory_pll_sharing_pll_avl_clk                      : out   std_logic;                                        -- pll_avl_clk
			m0_ddr3_memory_pll_sharing_pll_config_clk                   : out   std_logic;                                        -- pll_config_clk
			m0_ddr3_memory_status_local_init_done                       : out   std_logic;                                        -- local_init_done
			m0_ddr3_memory_status_local_cal_success                     : out   std_logic;                                        -- local_cal_success
			m0_ddr3_memory_status_local_cal_fail                        : out   std_logic;                                        -- local_cal_fail
			m0_ddr3_oct_rdn                                             : in    std_logic                     := 'X';             -- rdn
			m0_ddr3_oct_rup                                             : in    std_logic                     := 'X';             -- rup
			rst_reset_n                                                 : in    std_logic                     := 'X';             -- reset_n
			rst_controller_conduit_reset_input_t_reset_input_signal     : in    std_logic                     := 'X';             -- t_reset_input_signal
			rst_controller_conduit_simucam_reset_t_simucam_reset_signal : out   std_logic;                                        -- t_simucam_reset_signal
			sd_card_wp_n_io_export                                      : in    std_logic                     := 'X';             -- export
			slide_sw_export                                             : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			temp_scl_export                                             : out   std_logic;                                        -- export
			temp_sda_export                                             : inout std_logic                     := 'X';             -- export
			timer_1ms_external_port_export                              : out   std_logic;                                        -- export
			timer_1us_external_port_export                              : out   std_logic;                                        -- export
			tristate_conduit_tcm_address_out                            : out   std_logic_vector(25 downto 0);                    -- tcm_address_out
			tristate_conduit_tcm_read_n_out                             : out   std_logic_vector(0 downto 0);                     -- tcm_read_n_out
			tristate_conduit_tcm_write_n_out                            : out   std_logic_vector(0 downto 0);                     -- tcm_write_n_out
			tristate_conduit_tcm_data_out                               : inout std_logic_vector(15 downto 0) := (others => 'X'); -- tcm_data_out
			tristate_conduit_tcm_chipselect_n_out                       : out   std_logic_vector(0 downto 0)                      -- tcm_chipselect_n_out
		);
	end component MebX_Qsys_Project;

