/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 296 176)
	(text "Registers" (rect 5 0 59 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "addr_1st_reg_read[4..0]" (rect 0 0 138 14)(font "Arial" (font_size 8)))
		(text "addr_1st_reg_read[4..0]" (rect 21 27 159 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "addr_2nd_reg_read[4..0]" (rect 0 0 141 14)(font "Arial" (font_size 8)))
		(text "addr_2nd_reg_read[4..0]" (rect 21 43 162 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "addr_reg_write[4..0]" (rect 0 0 116 14)(font "Arial" (font_size 8)))
		(text "addr_reg_write[4..0]" (rect 21 59 137 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "write_data[7..0]" (rect 0 0 89 14)(font "Arial" (font_size 8)))
		(text "write_data[7..0]" (rect 21 75 110 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "set_1st_reg_busy" (rect 0 0 103 14)(font "Arial" (font_size 8)))
		(text "set_1st_reg_busy" (rect 21 91 124 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "write_impulse" (rect 0 0 79 14)(font "Arial" (font_size 8)))
		(text "write_impulse" (rect 21 107 100 121)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 280 32)
		(output)
		(text "read_is_busy" (rect 0 0 77 14)(font "Arial" (font_size 8)))
		(text "read_is_busy" (rect 182 27 259 41)(font "Arial" (font_size 8)))
		(line (pt 280 32)(pt 264 32)(line_width 1))
	)
	(port
		(pt 280 48)
		(output)
		(text "data_reg1[7..0]" (rect 0 0 86 14)(font "Arial" (font_size 8)))
		(text "data_reg1[7..0]" (rect 173 43 259 57)(font "Arial" (font_size 8)))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "data_reg2[7..0]" (rect 0 0 86 14)(font "Arial" (font_size 8)))
		(text "data_reg2[7..0]" (rect 173 59 259 73)(font "Arial" (font_size 8)))
		(line (pt 280 64)(pt 264 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 144)(line_width 1))
	)
)
