#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001ae101fd8d0 .scope module, "instruction_decoder" "instruction_decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "reg1";
    .port_info 3 /OUTPUT 4 "reg2";
    .port_info 4 /OUTPUT 4 "imm";
v000001ae102127b0_0 .net "imm", 3 0, L_000001ae1028c120;  1 drivers
o000001ae1022faa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001ae10212fd0_0 .net "instr", 15 0, o000001ae1022faa8;  0 drivers
v000001ae10212530_0 .net "opcode", 3 0, L_000001ae1028a8c0;  1 drivers
v000001ae102132f0_0 .net "reg1", 3 0, L_000001ae1028a3c0;  1 drivers
v000001ae10213250_0 .net "reg2", 3 0, L_000001ae1028b860;  1 drivers
L_000001ae1028a8c0 .part o000001ae1022faa8, 12, 4;
L_000001ae1028a3c0 .part o000001ae1022faa8, 8, 4;
L_000001ae1028b860 .part o000001ae1022faa8, 4, 4;
L_000001ae1028c120 .part o000001ae1022faa8, 0, 4;
S_000001ae101fda60 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
L_000001ae10206880 .functor BUFZ 8, v000001ae102128f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ae102069d0 .functor BUFZ 16, v000001ae102125d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ae102074c0 .functor BUFZ 3, v000001ae102139d0_0, C4<000>, C4<000>, C4<000>;
L_000001ae10206a40 .functor BUFZ 1, L_000001ae10207140, C4<0>, C4<0>, C4<0>;
v000001ae102895d0_0 .var/real "CPI", 0 0;
v000001ae10289210_0 .var/i "c", 31 0;
v000001ae102886d0_0 .var "clk", 0 0;
v000001ae10289170_0 .var/real "exec_time_ns", 0 0;
v000001ae10288770_0 .var/i "f_bin", 31 0;
v000001ae10289670_0 .var/i "f_hex", 31 0;
v000001ae10288810_0 .var/i "f_in", 31 0;
v000001ae10288a90_0 .var "finished", 0 0;
v000001ae1028c1c0_0 .net "halted", 0 0, L_000001ae10206a40;  1 drivers
v000001ae1028a960_0 .net "instr", 15 0, L_000001ae102069d0;  1 drivers
v000001ae1028a500_0 .var/i "instruction_count", 31 0;
v000001ae1028b9a0_0 .net "pc", 7 0, L_000001ae10206880;  1 drivers
v000001ae1028ab40_0 .var "reset", 0 0;
v000001ae1028aaa0_0 .net "state", 2 0, L_000001ae102074c0;  1 drivers
v000001ae1028adc0_0 .var/i "total_cycles", 31 0;
E_000001ae1021c100 .event edge, v000001ae10288a90_0;
S_000001ae101fdbf0 .scope module, "cpu_inst" "cpu" 3 21, 4 1 0, S_000001ae101fda60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halted";
L_000001ae10207140 .functor BUFZ 1, v000001ae10213e30_0, C4<0>, C4<0>, C4<0>;
L_000001ae10320118 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001ae10288d10_0 .net/2u *"_ivl_10", 3 0, L_000001ae10320118;  1 drivers
v000001ae10288db0_0 .net *"_ivl_12", 0 0, L_000001ae1028c260;  1 drivers
L_000001ae10320160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ae102888b0_0 .net/2u *"_ivl_16", 3 0, L_000001ae10320160;  1 drivers
v000001ae1028a070_0 .net "alu_enable", 0 0, v000001ae10213d90_0;  1 drivers
v000001ae10288bd0_0 .net "alu_result", 7 0, v000001ae10213cf0_0;  1 drivers
v000001ae10289c10_0 .net "alu_selected", 7 0, L_000001ae1028abe0;  1 drivers
v000001ae10289d50_0 .net "clk", 0 0, v000001ae102886d0_0;  1 drivers
v000001ae10289b70_0 .net "crypto_out", 7 0, L_000001ae10206c70;  1 drivers
v000001ae10288b30_0 .net "data_out", 7 0, v000001ae10213430_0;  1 drivers
v000001ae10288590_0 .net "halt_signal", 0 0, v000001ae10213e30_0;  1 drivers
v000001ae10289990_0 .net "halted", 0 0, L_000001ae10207140;  1 drivers
v000001ae102892b0_0 .net "instruction", 15 0, v000001ae102125d0_0;  1 drivers
v000001ae10288e50_0 .net "mem_read", 0 0, v000001ae10212a30_0;  1 drivers
v000001ae10289cb0_0 .net "mem_write", 0 0, v000001ae10212670_0;  1 drivers
v000001ae10289df0_0 .net "opcode", 3 0, L_000001ae1028ad20;  1 drivers
v000001ae10288ef0_0 .net "pc", 7 0, v000001ae102128f0_0;  1 drivers
v000001ae1028a110_0 .net "pc_enable", 0 0, v000001ae10212df0_0;  1 drivers
v000001ae10289e90_0 .net "rd", 3 0, L_000001ae1028ae60;  1 drivers
v000001ae10288f90_0 .net "reg_rs1", 7 0, L_000001ae10207290;  1 drivers
v000001ae102889f0_0 .net "reg_rs2", 7 0, L_000001ae10206810;  1 drivers
v000001ae10288630_0 .net "reg_write", 0 0, v000001ae10213930_0;  1 drivers
v000001ae1028a1b0_0 .net "reg_write_data", 7 0, L_000001ae1028bae0;  1 drivers
v000001ae10289530_0 .net "reset", 0 0, v000001ae1028ab40_0;  1 drivers
v000001ae10289350_0 .net "rs1", 3 0, L_000001ae1028bb80;  1 drivers
v000001ae1028a250_0 .net "rs2", 3 0, L_000001ae1028a780;  1 drivers
v000001ae102890d0_0 .net "state", 2 0, v000001ae102139d0_0;  1 drivers
L_000001ae1028ad20 .part v000001ae102125d0_0, 12, 4;
L_000001ae1028ae60 .part v000001ae102125d0_0, 8, 4;
L_000001ae1028bb80 .part v000001ae102125d0_0, 4, 4;
L_000001ae1028a780 .part v000001ae102125d0_0, 0, 4;
L_000001ae1028c260 .cmp/eq 4, L_000001ae1028ad20, L_000001ae10320118;
L_000001ae1028abe0 .functor MUXZ 8, v000001ae10213cf0_0, L_000001ae10206c70, L_000001ae1028c260, C4<>;
L_000001ae1028b180 .concat [ 4 4 0 0], L_000001ae1028ae60, L_000001ae10320160;
L_000001ae1028bae0 .functor MUXZ 8, L_000001ae1028abe0, v000001ae10213430_0, v000001ae10212a30_0, C4<>;
S_000001ae101e5860 .scope module, "alu_inst" "alu" 4 67, 5 1 0, S_000001ae101fdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "result";
v000001ae10213b10_0 .net "a", 7 0, L_000001ae10207290;  alias, 1 drivers
v000001ae102136b0_0 .net "b", 7 0, L_000001ae10206810;  alias, 1 drivers
v000001ae102141f0_0 .net "enable", 0 0, v000001ae10213d90_0;  alias, 1 drivers
v000001ae10212cb0_0 .net "opcode", 3 0, L_000001ae1028ad20;  alias, 1 drivers
v000001ae10213cf0_0 .var "result", 7 0;
E_000001ae1021c380 .event edge, v000001ae102141f0_0, v000001ae10212cb0_0, v000001ae10213b10_0, v000001ae102136b0_0;
S_000001ae101e59f0 .scope module, "cu_inst" "control_unit" 4 35, 6 1 0, S_000001ae101fdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "pc_enable";
    .port_info 8 /OUTPUT 1 "halt";
    .port_info 9 /OUTPUT 3 "state";
P_000001ae10226070 .param/l "S_DECODE" 1 6 15, C4<001>;
P_000001ae102260a8 .param/l "S_EXECUTE" 1 6 16, C4<010>;
P_000001ae102260e0 .param/l "S_FETCH" 1 6 14, C4<000>;
P_000001ae10226118 .param/l "S_HALT" 1 6 19, C4<101>;
P_000001ae10226150 .param/l "S_MEM" 1 6 17, C4<011>;
P_000001ae10226188 .param/l "S_WRITEBACK" 1 6 18, C4<100>;
v000001ae10213d90_0 .var "alu_enable", 0 0;
v000001ae10213ed0_0 .net "clk", 0 0, v000001ae102886d0_0;  alias, 1 drivers
v000001ae10213e30_0 .var "halt", 0 0;
v000001ae10212a30_0 .var "mem_read", 0 0;
v000001ae10212670_0 .var "mem_write", 0 0;
v000001ae10212b70_0 .var "next_state", 2 0;
v000001ae102137f0_0 .net "opcode", 3 0, L_000001ae1028ad20;  alias, 1 drivers
v000001ae10212df0_0 .var "pc_enable", 0 0;
v000001ae10213930_0 .var "reg_write", 0 0;
v000001ae10214150_0 .net "reset", 0 0, v000001ae1028ab40_0;  alias, 1 drivers
v000001ae102139d0_0 .var "state", 2 0;
E_000001ae1021b700 .event edge, v000001ae102139d0_0, v000001ae10212cb0_0, v000001ae10212b70_0;
E_000001ae1021bc40 .event edge, v000001ae102139d0_0, v000001ae10212cb0_0;
E_000001ae1021be00 .event posedge, v000001ae10214150_0, v000001ae10213ed0_0;
S_000001ae101e5b80 .scope module, "data_mem_inst" "data_mem" 4 85, 7 1 0, S_000001ae101fdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
v000001ae10213110_0 .net "address", 7 0, L_000001ae1028b180;  1 drivers
v000001ae10212f30_0 .net "clk", 0 0, v000001ae102886d0_0;  alias, 1 drivers
v000001ae10213f70_0 .var/i "i", 31 0;
v000001ae10213390 .array "mem", 255 0, 7 0;
v000001ae10213070_0 .net "mem_read", 0 0, v000001ae10212a30_0;  alias, 1 drivers
v000001ae10214010_0 .net "mem_write", 0 0, v000001ae10212670_0;  alias, 1 drivers
v000001ae10213430_0 .var "read_data", 7 0;
v000001ae10212350_0 .net "write_data", 7 0, L_000001ae10207290;  alias, 1 drivers
v000001ae10213390_0 .array/port v000001ae10213390, 0;
v000001ae10213390_1 .array/port v000001ae10213390, 1;
E_000001ae1021cd00/0 .event edge, v000001ae10212a30_0, v000001ae10213110_0, v000001ae10213390_0, v000001ae10213390_1;
v000001ae10213390_2 .array/port v000001ae10213390, 2;
v000001ae10213390_3 .array/port v000001ae10213390, 3;
v000001ae10213390_4 .array/port v000001ae10213390, 4;
v000001ae10213390_5 .array/port v000001ae10213390, 5;
E_000001ae1021cd00/1 .event edge, v000001ae10213390_2, v000001ae10213390_3, v000001ae10213390_4, v000001ae10213390_5;
v000001ae10213390_6 .array/port v000001ae10213390, 6;
v000001ae10213390_7 .array/port v000001ae10213390, 7;
v000001ae10213390_8 .array/port v000001ae10213390, 8;
v000001ae10213390_9 .array/port v000001ae10213390, 9;
E_000001ae1021cd00/2 .event edge, v000001ae10213390_6, v000001ae10213390_7, v000001ae10213390_8, v000001ae10213390_9;
v000001ae10213390_10 .array/port v000001ae10213390, 10;
v000001ae10213390_11 .array/port v000001ae10213390, 11;
v000001ae10213390_12 .array/port v000001ae10213390, 12;
v000001ae10213390_13 .array/port v000001ae10213390, 13;
E_000001ae1021cd00/3 .event edge, v000001ae10213390_10, v000001ae10213390_11, v000001ae10213390_12, v000001ae10213390_13;
v000001ae10213390_14 .array/port v000001ae10213390, 14;
v000001ae10213390_15 .array/port v000001ae10213390, 15;
v000001ae10213390_16 .array/port v000001ae10213390, 16;
v000001ae10213390_17 .array/port v000001ae10213390, 17;
E_000001ae1021cd00/4 .event edge, v000001ae10213390_14, v000001ae10213390_15, v000001ae10213390_16, v000001ae10213390_17;
v000001ae10213390_18 .array/port v000001ae10213390, 18;
v000001ae10213390_19 .array/port v000001ae10213390, 19;
v000001ae10213390_20 .array/port v000001ae10213390, 20;
v000001ae10213390_21 .array/port v000001ae10213390, 21;
E_000001ae1021cd00/5 .event edge, v000001ae10213390_18, v000001ae10213390_19, v000001ae10213390_20, v000001ae10213390_21;
v000001ae10213390_22 .array/port v000001ae10213390, 22;
v000001ae10213390_23 .array/port v000001ae10213390, 23;
v000001ae10213390_24 .array/port v000001ae10213390, 24;
v000001ae10213390_25 .array/port v000001ae10213390, 25;
E_000001ae1021cd00/6 .event edge, v000001ae10213390_22, v000001ae10213390_23, v000001ae10213390_24, v000001ae10213390_25;
v000001ae10213390_26 .array/port v000001ae10213390, 26;
v000001ae10213390_27 .array/port v000001ae10213390, 27;
v000001ae10213390_28 .array/port v000001ae10213390, 28;
v000001ae10213390_29 .array/port v000001ae10213390, 29;
E_000001ae1021cd00/7 .event edge, v000001ae10213390_26, v000001ae10213390_27, v000001ae10213390_28, v000001ae10213390_29;
v000001ae10213390_30 .array/port v000001ae10213390, 30;
v000001ae10213390_31 .array/port v000001ae10213390, 31;
v000001ae10213390_32 .array/port v000001ae10213390, 32;
v000001ae10213390_33 .array/port v000001ae10213390, 33;
E_000001ae1021cd00/8 .event edge, v000001ae10213390_30, v000001ae10213390_31, v000001ae10213390_32, v000001ae10213390_33;
v000001ae10213390_34 .array/port v000001ae10213390, 34;
v000001ae10213390_35 .array/port v000001ae10213390, 35;
v000001ae10213390_36 .array/port v000001ae10213390, 36;
v000001ae10213390_37 .array/port v000001ae10213390, 37;
E_000001ae1021cd00/9 .event edge, v000001ae10213390_34, v000001ae10213390_35, v000001ae10213390_36, v000001ae10213390_37;
v000001ae10213390_38 .array/port v000001ae10213390, 38;
v000001ae10213390_39 .array/port v000001ae10213390, 39;
v000001ae10213390_40 .array/port v000001ae10213390, 40;
v000001ae10213390_41 .array/port v000001ae10213390, 41;
E_000001ae1021cd00/10 .event edge, v000001ae10213390_38, v000001ae10213390_39, v000001ae10213390_40, v000001ae10213390_41;
v000001ae10213390_42 .array/port v000001ae10213390, 42;
v000001ae10213390_43 .array/port v000001ae10213390, 43;
v000001ae10213390_44 .array/port v000001ae10213390, 44;
v000001ae10213390_45 .array/port v000001ae10213390, 45;
E_000001ae1021cd00/11 .event edge, v000001ae10213390_42, v000001ae10213390_43, v000001ae10213390_44, v000001ae10213390_45;
v000001ae10213390_46 .array/port v000001ae10213390, 46;
v000001ae10213390_47 .array/port v000001ae10213390, 47;
v000001ae10213390_48 .array/port v000001ae10213390, 48;
v000001ae10213390_49 .array/port v000001ae10213390, 49;
E_000001ae1021cd00/12 .event edge, v000001ae10213390_46, v000001ae10213390_47, v000001ae10213390_48, v000001ae10213390_49;
v000001ae10213390_50 .array/port v000001ae10213390, 50;
v000001ae10213390_51 .array/port v000001ae10213390, 51;
v000001ae10213390_52 .array/port v000001ae10213390, 52;
v000001ae10213390_53 .array/port v000001ae10213390, 53;
E_000001ae1021cd00/13 .event edge, v000001ae10213390_50, v000001ae10213390_51, v000001ae10213390_52, v000001ae10213390_53;
v000001ae10213390_54 .array/port v000001ae10213390, 54;
v000001ae10213390_55 .array/port v000001ae10213390, 55;
v000001ae10213390_56 .array/port v000001ae10213390, 56;
v000001ae10213390_57 .array/port v000001ae10213390, 57;
E_000001ae1021cd00/14 .event edge, v000001ae10213390_54, v000001ae10213390_55, v000001ae10213390_56, v000001ae10213390_57;
v000001ae10213390_58 .array/port v000001ae10213390, 58;
v000001ae10213390_59 .array/port v000001ae10213390, 59;
v000001ae10213390_60 .array/port v000001ae10213390, 60;
v000001ae10213390_61 .array/port v000001ae10213390, 61;
E_000001ae1021cd00/15 .event edge, v000001ae10213390_58, v000001ae10213390_59, v000001ae10213390_60, v000001ae10213390_61;
v000001ae10213390_62 .array/port v000001ae10213390, 62;
v000001ae10213390_63 .array/port v000001ae10213390, 63;
v000001ae10213390_64 .array/port v000001ae10213390, 64;
v000001ae10213390_65 .array/port v000001ae10213390, 65;
E_000001ae1021cd00/16 .event edge, v000001ae10213390_62, v000001ae10213390_63, v000001ae10213390_64, v000001ae10213390_65;
v000001ae10213390_66 .array/port v000001ae10213390, 66;
v000001ae10213390_67 .array/port v000001ae10213390, 67;
v000001ae10213390_68 .array/port v000001ae10213390, 68;
v000001ae10213390_69 .array/port v000001ae10213390, 69;
E_000001ae1021cd00/17 .event edge, v000001ae10213390_66, v000001ae10213390_67, v000001ae10213390_68, v000001ae10213390_69;
v000001ae10213390_70 .array/port v000001ae10213390, 70;
v000001ae10213390_71 .array/port v000001ae10213390, 71;
v000001ae10213390_72 .array/port v000001ae10213390, 72;
v000001ae10213390_73 .array/port v000001ae10213390, 73;
E_000001ae1021cd00/18 .event edge, v000001ae10213390_70, v000001ae10213390_71, v000001ae10213390_72, v000001ae10213390_73;
v000001ae10213390_74 .array/port v000001ae10213390, 74;
v000001ae10213390_75 .array/port v000001ae10213390, 75;
v000001ae10213390_76 .array/port v000001ae10213390, 76;
v000001ae10213390_77 .array/port v000001ae10213390, 77;
E_000001ae1021cd00/19 .event edge, v000001ae10213390_74, v000001ae10213390_75, v000001ae10213390_76, v000001ae10213390_77;
v000001ae10213390_78 .array/port v000001ae10213390, 78;
v000001ae10213390_79 .array/port v000001ae10213390, 79;
v000001ae10213390_80 .array/port v000001ae10213390, 80;
v000001ae10213390_81 .array/port v000001ae10213390, 81;
E_000001ae1021cd00/20 .event edge, v000001ae10213390_78, v000001ae10213390_79, v000001ae10213390_80, v000001ae10213390_81;
v000001ae10213390_82 .array/port v000001ae10213390, 82;
v000001ae10213390_83 .array/port v000001ae10213390, 83;
v000001ae10213390_84 .array/port v000001ae10213390, 84;
v000001ae10213390_85 .array/port v000001ae10213390, 85;
E_000001ae1021cd00/21 .event edge, v000001ae10213390_82, v000001ae10213390_83, v000001ae10213390_84, v000001ae10213390_85;
v000001ae10213390_86 .array/port v000001ae10213390, 86;
v000001ae10213390_87 .array/port v000001ae10213390, 87;
v000001ae10213390_88 .array/port v000001ae10213390, 88;
v000001ae10213390_89 .array/port v000001ae10213390, 89;
E_000001ae1021cd00/22 .event edge, v000001ae10213390_86, v000001ae10213390_87, v000001ae10213390_88, v000001ae10213390_89;
v000001ae10213390_90 .array/port v000001ae10213390, 90;
v000001ae10213390_91 .array/port v000001ae10213390, 91;
v000001ae10213390_92 .array/port v000001ae10213390, 92;
v000001ae10213390_93 .array/port v000001ae10213390, 93;
E_000001ae1021cd00/23 .event edge, v000001ae10213390_90, v000001ae10213390_91, v000001ae10213390_92, v000001ae10213390_93;
v000001ae10213390_94 .array/port v000001ae10213390, 94;
v000001ae10213390_95 .array/port v000001ae10213390, 95;
v000001ae10213390_96 .array/port v000001ae10213390, 96;
v000001ae10213390_97 .array/port v000001ae10213390, 97;
E_000001ae1021cd00/24 .event edge, v000001ae10213390_94, v000001ae10213390_95, v000001ae10213390_96, v000001ae10213390_97;
v000001ae10213390_98 .array/port v000001ae10213390, 98;
v000001ae10213390_99 .array/port v000001ae10213390, 99;
v000001ae10213390_100 .array/port v000001ae10213390, 100;
v000001ae10213390_101 .array/port v000001ae10213390, 101;
E_000001ae1021cd00/25 .event edge, v000001ae10213390_98, v000001ae10213390_99, v000001ae10213390_100, v000001ae10213390_101;
v000001ae10213390_102 .array/port v000001ae10213390, 102;
v000001ae10213390_103 .array/port v000001ae10213390, 103;
v000001ae10213390_104 .array/port v000001ae10213390, 104;
v000001ae10213390_105 .array/port v000001ae10213390, 105;
E_000001ae1021cd00/26 .event edge, v000001ae10213390_102, v000001ae10213390_103, v000001ae10213390_104, v000001ae10213390_105;
v000001ae10213390_106 .array/port v000001ae10213390, 106;
v000001ae10213390_107 .array/port v000001ae10213390, 107;
v000001ae10213390_108 .array/port v000001ae10213390, 108;
v000001ae10213390_109 .array/port v000001ae10213390, 109;
E_000001ae1021cd00/27 .event edge, v000001ae10213390_106, v000001ae10213390_107, v000001ae10213390_108, v000001ae10213390_109;
v000001ae10213390_110 .array/port v000001ae10213390, 110;
v000001ae10213390_111 .array/port v000001ae10213390, 111;
v000001ae10213390_112 .array/port v000001ae10213390, 112;
v000001ae10213390_113 .array/port v000001ae10213390, 113;
E_000001ae1021cd00/28 .event edge, v000001ae10213390_110, v000001ae10213390_111, v000001ae10213390_112, v000001ae10213390_113;
v000001ae10213390_114 .array/port v000001ae10213390, 114;
v000001ae10213390_115 .array/port v000001ae10213390, 115;
v000001ae10213390_116 .array/port v000001ae10213390, 116;
v000001ae10213390_117 .array/port v000001ae10213390, 117;
E_000001ae1021cd00/29 .event edge, v000001ae10213390_114, v000001ae10213390_115, v000001ae10213390_116, v000001ae10213390_117;
v000001ae10213390_118 .array/port v000001ae10213390, 118;
v000001ae10213390_119 .array/port v000001ae10213390, 119;
v000001ae10213390_120 .array/port v000001ae10213390, 120;
v000001ae10213390_121 .array/port v000001ae10213390, 121;
E_000001ae1021cd00/30 .event edge, v000001ae10213390_118, v000001ae10213390_119, v000001ae10213390_120, v000001ae10213390_121;
v000001ae10213390_122 .array/port v000001ae10213390, 122;
v000001ae10213390_123 .array/port v000001ae10213390, 123;
v000001ae10213390_124 .array/port v000001ae10213390, 124;
v000001ae10213390_125 .array/port v000001ae10213390, 125;
E_000001ae1021cd00/31 .event edge, v000001ae10213390_122, v000001ae10213390_123, v000001ae10213390_124, v000001ae10213390_125;
v000001ae10213390_126 .array/port v000001ae10213390, 126;
v000001ae10213390_127 .array/port v000001ae10213390, 127;
v000001ae10213390_128 .array/port v000001ae10213390, 128;
v000001ae10213390_129 .array/port v000001ae10213390, 129;
E_000001ae1021cd00/32 .event edge, v000001ae10213390_126, v000001ae10213390_127, v000001ae10213390_128, v000001ae10213390_129;
v000001ae10213390_130 .array/port v000001ae10213390, 130;
v000001ae10213390_131 .array/port v000001ae10213390, 131;
v000001ae10213390_132 .array/port v000001ae10213390, 132;
v000001ae10213390_133 .array/port v000001ae10213390, 133;
E_000001ae1021cd00/33 .event edge, v000001ae10213390_130, v000001ae10213390_131, v000001ae10213390_132, v000001ae10213390_133;
v000001ae10213390_134 .array/port v000001ae10213390, 134;
v000001ae10213390_135 .array/port v000001ae10213390, 135;
v000001ae10213390_136 .array/port v000001ae10213390, 136;
v000001ae10213390_137 .array/port v000001ae10213390, 137;
E_000001ae1021cd00/34 .event edge, v000001ae10213390_134, v000001ae10213390_135, v000001ae10213390_136, v000001ae10213390_137;
v000001ae10213390_138 .array/port v000001ae10213390, 138;
v000001ae10213390_139 .array/port v000001ae10213390, 139;
v000001ae10213390_140 .array/port v000001ae10213390, 140;
v000001ae10213390_141 .array/port v000001ae10213390, 141;
E_000001ae1021cd00/35 .event edge, v000001ae10213390_138, v000001ae10213390_139, v000001ae10213390_140, v000001ae10213390_141;
v000001ae10213390_142 .array/port v000001ae10213390, 142;
v000001ae10213390_143 .array/port v000001ae10213390, 143;
v000001ae10213390_144 .array/port v000001ae10213390, 144;
v000001ae10213390_145 .array/port v000001ae10213390, 145;
E_000001ae1021cd00/36 .event edge, v000001ae10213390_142, v000001ae10213390_143, v000001ae10213390_144, v000001ae10213390_145;
v000001ae10213390_146 .array/port v000001ae10213390, 146;
v000001ae10213390_147 .array/port v000001ae10213390, 147;
v000001ae10213390_148 .array/port v000001ae10213390, 148;
v000001ae10213390_149 .array/port v000001ae10213390, 149;
E_000001ae1021cd00/37 .event edge, v000001ae10213390_146, v000001ae10213390_147, v000001ae10213390_148, v000001ae10213390_149;
v000001ae10213390_150 .array/port v000001ae10213390, 150;
v000001ae10213390_151 .array/port v000001ae10213390, 151;
v000001ae10213390_152 .array/port v000001ae10213390, 152;
v000001ae10213390_153 .array/port v000001ae10213390, 153;
E_000001ae1021cd00/38 .event edge, v000001ae10213390_150, v000001ae10213390_151, v000001ae10213390_152, v000001ae10213390_153;
v000001ae10213390_154 .array/port v000001ae10213390, 154;
v000001ae10213390_155 .array/port v000001ae10213390, 155;
v000001ae10213390_156 .array/port v000001ae10213390, 156;
v000001ae10213390_157 .array/port v000001ae10213390, 157;
E_000001ae1021cd00/39 .event edge, v000001ae10213390_154, v000001ae10213390_155, v000001ae10213390_156, v000001ae10213390_157;
v000001ae10213390_158 .array/port v000001ae10213390, 158;
v000001ae10213390_159 .array/port v000001ae10213390, 159;
v000001ae10213390_160 .array/port v000001ae10213390, 160;
v000001ae10213390_161 .array/port v000001ae10213390, 161;
E_000001ae1021cd00/40 .event edge, v000001ae10213390_158, v000001ae10213390_159, v000001ae10213390_160, v000001ae10213390_161;
v000001ae10213390_162 .array/port v000001ae10213390, 162;
v000001ae10213390_163 .array/port v000001ae10213390, 163;
v000001ae10213390_164 .array/port v000001ae10213390, 164;
v000001ae10213390_165 .array/port v000001ae10213390, 165;
E_000001ae1021cd00/41 .event edge, v000001ae10213390_162, v000001ae10213390_163, v000001ae10213390_164, v000001ae10213390_165;
v000001ae10213390_166 .array/port v000001ae10213390, 166;
v000001ae10213390_167 .array/port v000001ae10213390, 167;
v000001ae10213390_168 .array/port v000001ae10213390, 168;
v000001ae10213390_169 .array/port v000001ae10213390, 169;
E_000001ae1021cd00/42 .event edge, v000001ae10213390_166, v000001ae10213390_167, v000001ae10213390_168, v000001ae10213390_169;
v000001ae10213390_170 .array/port v000001ae10213390, 170;
v000001ae10213390_171 .array/port v000001ae10213390, 171;
v000001ae10213390_172 .array/port v000001ae10213390, 172;
v000001ae10213390_173 .array/port v000001ae10213390, 173;
E_000001ae1021cd00/43 .event edge, v000001ae10213390_170, v000001ae10213390_171, v000001ae10213390_172, v000001ae10213390_173;
v000001ae10213390_174 .array/port v000001ae10213390, 174;
v000001ae10213390_175 .array/port v000001ae10213390, 175;
v000001ae10213390_176 .array/port v000001ae10213390, 176;
v000001ae10213390_177 .array/port v000001ae10213390, 177;
E_000001ae1021cd00/44 .event edge, v000001ae10213390_174, v000001ae10213390_175, v000001ae10213390_176, v000001ae10213390_177;
v000001ae10213390_178 .array/port v000001ae10213390, 178;
v000001ae10213390_179 .array/port v000001ae10213390, 179;
v000001ae10213390_180 .array/port v000001ae10213390, 180;
v000001ae10213390_181 .array/port v000001ae10213390, 181;
E_000001ae1021cd00/45 .event edge, v000001ae10213390_178, v000001ae10213390_179, v000001ae10213390_180, v000001ae10213390_181;
v000001ae10213390_182 .array/port v000001ae10213390, 182;
v000001ae10213390_183 .array/port v000001ae10213390, 183;
v000001ae10213390_184 .array/port v000001ae10213390, 184;
v000001ae10213390_185 .array/port v000001ae10213390, 185;
E_000001ae1021cd00/46 .event edge, v000001ae10213390_182, v000001ae10213390_183, v000001ae10213390_184, v000001ae10213390_185;
v000001ae10213390_186 .array/port v000001ae10213390, 186;
v000001ae10213390_187 .array/port v000001ae10213390, 187;
v000001ae10213390_188 .array/port v000001ae10213390, 188;
v000001ae10213390_189 .array/port v000001ae10213390, 189;
E_000001ae1021cd00/47 .event edge, v000001ae10213390_186, v000001ae10213390_187, v000001ae10213390_188, v000001ae10213390_189;
v000001ae10213390_190 .array/port v000001ae10213390, 190;
v000001ae10213390_191 .array/port v000001ae10213390, 191;
v000001ae10213390_192 .array/port v000001ae10213390, 192;
v000001ae10213390_193 .array/port v000001ae10213390, 193;
E_000001ae1021cd00/48 .event edge, v000001ae10213390_190, v000001ae10213390_191, v000001ae10213390_192, v000001ae10213390_193;
v000001ae10213390_194 .array/port v000001ae10213390, 194;
v000001ae10213390_195 .array/port v000001ae10213390, 195;
v000001ae10213390_196 .array/port v000001ae10213390, 196;
v000001ae10213390_197 .array/port v000001ae10213390, 197;
E_000001ae1021cd00/49 .event edge, v000001ae10213390_194, v000001ae10213390_195, v000001ae10213390_196, v000001ae10213390_197;
v000001ae10213390_198 .array/port v000001ae10213390, 198;
v000001ae10213390_199 .array/port v000001ae10213390, 199;
v000001ae10213390_200 .array/port v000001ae10213390, 200;
v000001ae10213390_201 .array/port v000001ae10213390, 201;
E_000001ae1021cd00/50 .event edge, v000001ae10213390_198, v000001ae10213390_199, v000001ae10213390_200, v000001ae10213390_201;
v000001ae10213390_202 .array/port v000001ae10213390, 202;
v000001ae10213390_203 .array/port v000001ae10213390, 203;
v000001ae10213390_204 .array/port v000001ae10213390, 204;
v000001ae10213390_205 .array/port v000001ae10213390, 205;
E_000001ae1021cd00/51 .event edge, v000001ae10213390_202, v000001ae10213390_203, v000001ae10213390_204, v000001ae10213390_205;
v000001ae10213390_206 .array/port v000001ae10213390, 206;
v000001ae10213390_207 .array/port v000001ae10213390, 207;
v000001ae10213390_208 .array/port v000001ae10213390, 208;
v000001ae10213390_209 .array/port v000001ae10213390, 209;
E_000001ae1021cd00/52 .event edge, v000001ae10213390_206, v000001ae10213390_207, v000001ae10213390_208, v000001ae10213390_209;
v000001ae10213390_210 .array/port v000001ae10213390, 210;
v000001ae10213390_211 .array/port v000001ae10213390, 211;
v000001ae10213390_212 .array/port v000001ae10213390, 212;
v000001ae10213390_213 .array/port v000001ae10213390, 213;
E_000001ae1021cd00/53 .event edge, v000001ae10213390_210, v000001ae10213390_211, v000001ae10213390_212, v000001ae10213390_213;
v000001ae10213390_214 .array/port v000001ae10213390, 214;
v000001ae10213390_215 .array/port v000001ae10213390, 215;
v000001ae10213390_216 .array/port v000001ae10213390, 216;
v000001ae10213390_217 .array/port v000001ae10213390, 217;
E_000001ae1021cd00/54 .event edge, v000001ae10213390_214, v000001ae10213390_215, v000001ae10213390_216, v000001ae10213390_217;
v000001ae10213390_218 .array/port v000001ae10213390, 218;
v000001ae10213390_219 .array/port v000001ae10213390, 219;
v000001ae10213390_220 .array/port v000001ae10213390, 220;
v000001ae10213390_221 .array/port v000001ae10213390, 221;
E_000001ae1021cd00/55 .event edge, v000001ae10213390_218, v000001ae10213390_219, v000001ae10213390_220, v000001ae10213390_221;
v000001ae10213390_222 .array/port v000001ae10213390, 222;
v000001ae10213390_223 .array/port v000001ae10213390, 223;
v000001ae10213390_224 .array/port v000001ae10213390, 224;
v000001ae10213390_225 .array/port v000001ae10213390, 225;
E_000001ae1021cd00/56 .event edge, v000001ae10213390_222, v000001ae10213390_223, v000001ae10213390_224, v000001ae10213390_225;
v000001ae10213390_226 .array/port v000001ae10213390, 226;
v000001ae10213390_227 .array/port v000001ae10213390, 227;
v000001ae10213390_228 .array/port v000001ae10213390, 228;
v000001ae10213390_229 .array/port v000001ae10213390, 229;
E_000001ae1021cd00/57 .event edge, v000001ae10213390_226, v000001ae10213390_227, v000001ae10213390_228, v000001ae10213390_229;
v000001ae10213390_230 .array/port v000001ae10213390, 230;
v000001ae10213390_231 .array/port v000001ae10213390, 231;
v000001ae10213390_232 .array/port v000001ae10213390, 232;
v000001ae10213390_233 .array/port v000001ae10213390, 233;
E_000001ae1021cd00/58 .event edge, v000001ae10213390_230, v000001ae10213390_231, v000001ae10213390_232, v000001ae10213390_233;
v000001ae10213390_234 .array/port v000001ae10213390, 234;
v000001ae10213390_235 .array/port v000001ae10213390, 235;
v000001ae10213390_236 .array/port v000001ae10213390, 236;
v000001ae10213390_237 .array/port v000001ae10213390, 237;
E_000001ae1021cd00/59 .event edge, v000001ae10213390_234, v000001ae10213390_235, v000001ae10213390_236, v000001ae10213390_237;
v000001ae10213390_238 .array/port v000001ae10213390, 238;
v000001ae10213390_239 .array/port v000001ae10213390, 239;
v000001ae10213390_240 .array/port v000001ae10213390, 240;
v000001ae10213390_241 .array/port v000001ae10213390, 241;
E_000001ae1021cd00/60 .event edge, v000001ae10213390_238, v000001ae10213390_239, v000001ae10213390_240, v000001ae10213390_241;
v000001ae10213390_242 .array/port v000001ae10213390, 242;
v000001ae10213390_243 .array/port v000001ae10213390, 243;
v000001ae10213390_244 .array/port v000001ae10213390, 244;
v000001ae10213390_245 .array/port v000001ae10213390, 245;
E_000001ae1021cd00/61 .event edge, v000001ae10213390_242, v000001ae10213390_243, v000001ae10213390_244, v000001ae10213390_245;
v000001ae10213390_246 .array/port v000001ae10213390, 246;
v000001ae10213390_247 .array/port v000001ae10213390, 247;
v000001ae10213390_248 .array/port v000001ae10213390, 248;
v000001ae10213390_249 .array/port v000001ae10213390, 249;
E_000001ae1021cd00/62 .event edge, v000001ae10213390_246, v000001ae10213390_247, v000001ae10213390_248, v000001ae10213390_249;
v000001ae10213390_250 .array/port v000001ae10213390, 250;
v000001ae10213390_251 .array/port v000001ae10213390, 251;
v000001ae10213390_252 .array/port v000001ae10213390, 252;
v000001ae10213390_253 .array/port v000001ae10213390, 253;
E_000001ae1021cd00/63 .event edge, v000001ae10213390_250, v000001ae10213390_251, v000001ae10213390_252, v000001ae10213390_253;
v000001ae10213390_254 .array/port v000001ae10213390, 254;
v000001ae10213390_255 .array/port v000001ae10213390, 255;
E_000001ae1021cd00/64 .event edge, v000001ae10213390_254, v000001ae10213390_255;
E_000001ae1021cd00 .event/or E_000001ae1021cd00/0, E_000001ae1021cd00/1, E_000001ae1021cd00/2, E_000001ae1021cd00/3, E_000001ae1021cd00/4, E_000001ae1021cd00/5, E_000001ae1021cd00/6, E_000001ae1021cd00/7, E_000001ae1021cd00/8, E_000001ae1021cd00/9, E_000001ae1021cd00/10, E_000001ae1021cd00/11, E_000001ae1021cd00/12, E_000001ae1021cd00/13, E_000001ae1021cd00/14, E_000001ae1021cd00/15, E_000001ae1021cd00/16, E_000001ae1021cd00/17, E_000001ae1021cd00/18, E_000001ae1021cd00/19, E_000001ae1021cd00/20, E_000001ae1021cd00/21, E_000001ae1021cd00/22, E_000001ae1021cd00/23, E_000001ae1021cd00/24, E_000001ae1021cd00/25, E_000001ae1021cd00/26, E_000001ae1021cd00/27, E_000001ae1021cd00/28, E_000001ae1021cd00/29, E_000001ae1021cd00/30, E_000001ae1021cd00/31, E_000001ae1021cd00/32, E_000001ae1021cd00/33, E_000001ae1021cd00/34, E_000001ae1021cd00/35, E_000001ae1021cd00/36, E_000001ae1021cd00/37, E_000001ae1021cd00/38, E_000001ae1021cd00/39, E_000001ae1021cd00/40, E_000001ae1021cd00/41, E_000001ae1021cd00/42, E_000001ae1021cd00/43, E_000001ae1021cd00/44, E_000001ae1021cd00/45, E_000001ae1021cd00/46, E_000001ae1021cd00/47, E_000001ae1021cd00/48, E_000001ae1021cd00/49, E_000001ae1021cd00/50, E_000001ae1021cd00/51, E_000001ae1021cd00/52, E_000001ae1021cd00/53, E_000001ae1021cd00/54, E_000001ae1021cd00/55, E_000001ae1021cd00/56, E_000001ae1021cd00/57, E_000001ae1021cd00/58, E_000001ae1021cd00/59, E_000001ae1021cd00/60, E_000001ae1021cd00/61, E_000001ae1021cd00/62, E_000001ae1021cd00/63, E_000001ae1021cd00/64;
E_000001ae1021cc80 .event posedge, v000001ae10213ed0_0;
S_000001ae1022ce50 .scope module, "instr_mem_inst" "instr_mem" 4 18, 8 1 0, S_000001ae101fdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "instruction";
v000001ae102131b0_0 .net "address", 7 0, v000001ae102128f0_0;  alias, 1 drivers
v000001ae102125d0_0 .var "instruction", 15 0;
E_000001ae1021be40 .event edge, v000001ae102131b0_0;
S_000001ae1022cfe0 .scope module, "pc_inst" "pc" 4 10, 9 1 0, S_000001ae101fdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /OUTPUT 8 "pc";
v000001ae102134d0_0 .net "clk", 0 0, v000001ae102886d0_0;  alias, 1 drivers
v000001ae102128f0_0 .var "pc", 7 0;
v000001ae10212990_0 .net "pc_enable", 0 0, v000001ae10212df0_0;  alias, 1 drivers
v000001ae10212c10_0 .net "reset", 0 0, v000001ae1028ab40_0;  alias, 1 drivers
S_000001ae101e3ff0 .scope module, "regfile_inst" "regfile" 4 54, 10 1 0, S_000001ae101fdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "out_rs1";
    .port_info 8 /OUTPUT 8 "out_rs2";
L_000001ae10207290 .functor BUFZ 8, L_000001ae1028af00, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ae10206810 .functor BUFZ 8, L_000001ae1028bcc0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ae10213570_0 .net *"_ivl_0", 7 0, L_000001ae1028af00;  1 drivers
v000001ae10213610_0 .net *"_ivl_10", 5 0, L_000001ae1028bfe0;  1 drivers
L_000001ae103200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ae102045c0_0 .net *"_ivl_13", 1 0, L_000001ae103200d0;  1 drivers
v000001ae102048e0_0 .net *"_ivl_2", 5 0, L_000001ae1028a640;  1 drivers
L_000001ae10320088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ae102897b0_0 .net *"_ivl_5", 1 0, L_000001ae10320088;  1 drivers
v000001ae102893f0_0 .net *"_ivl_8", 7 0, L_000001ae1028bcc0;  1 drivers
v000001ae10289850_0 .net "clk", 0 0, v000001ae102886d0_0;  alias, 1 drivers
v000001ae102883b0_0 .var/i "i", 31 0;
v000001ae10288c70_0 .net "out_rs1", 7 0, L_000001ae10207290;  alias, 1 drivers
v000001ae10289fd0_0 .net "out_rs2", 7 0, L_000001ae10206810;  alias, 1 drivers
v000001ae10289a30_0 .net "rd", 3 0, L_000001ae1028ae60;  alias, 1 drivers
v000001ae102898f0_0 .net "reg_write", 0 0, v000001ae10213930_0;  alias, 1 drivers
v000001ae10289030 .array "regs", 15 0, 7 0;
v000001ae10288450_0 .net "reset", 0 0, v000001ae1028ab40_0;  alias, 1 drivers
v000001ae10289ad0_0 .net "rs1", 3 0, L_000001ae1028bb80;  alias, 1 drivers
v000001ae10289f30_0 .net "rs2", 3 0, L_000001ae1028a780;  alias, 1 drivers
v000001ae102884f0_0 .net "write_data", 7 0, L_000001ae1028bae0;  alias, 1 drivers
L_000001ae1028af00 .array/port v000001ae10289030, L_000001ae1028a640;
L_000001ae1028a640 .concat [ 4 2 0 0], L_000001ae1028bb80, L_000001ae10320088;
L_000001ae1028bcc0 .array/port v000001ae10289030, L_000001ae1028bfe0;
L_000001ae1028bfe0 .concat [ 4 2 0 0], L_000001ae1028a780, L_000001ae103200d0;
S_000001ae101e4290 .scope module, "xor_inst" "xor_enc" 4 76, 11 1 0, S_000001ae101fdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 8 "key";
    .port_info 2 /OUTPUT 8 "data_out";
L_000001ae10206c70 .functor XOR 8, L_000001ae10207290, L_000001ae10206810, C4<00000000>, C4<00000000>;
v000001ae10289710_0 .net "data_in", 7 0, L_000001ae10207290;  alias, 1 drivers
v000001ae10289490_0 .net "data_out", 7 0, L_000001ae10206c70;  alias, 1 drivers
v000001ae10288950_0 .net "key", 7 0, L_000001ae10206810;  alias, 1 drivers
    .scope S_000001ae1022cfe0;
T_0 ;
    %wait E_000001ae1021be00;
    %load/vec4 v000001ae10212c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ae102128f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ae10212990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ae102128f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ae102128f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ae1022ce50;
T_1 ;
    %wait E_000001ae1021be40;
    %load/vec4 v000001ae102131b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000001ae102125d0_0, 0, 16;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 33059, 0, 16;
    %store/vec4 v000001ae102125d0_0, 0, 16;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 16400, 0, 16;
    %store/vec4 v000001ae102125d0_0, 0, 16;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000001ae102125d0_0, 0, 16;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ae101e59f0;
T_2 ;
    %wait E_000001ae1021be00;
    %load/vec4 v000001ae10214150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ae102139d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ae10212b70_0;
    %assign/vec4 v000001ae102139d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ae101e59f0;
T_3 ;
    %wait E_000001ae1021bc40;
    %load/vec4 v000001ae102139d0_0;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %load/vec4 v000001ae102139d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v000001ae102137f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ae10212b70_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ae101e59f0;
T_4 ;
    %wait E_000001ae1021b700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae10213930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae10212a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae10212670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae10213d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae10212df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae10213e30_0, 0, 1;
    %load/vec4 v000001ae102139d0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ae10212df0_0, 0, 1;
    %load/vec4 v000001ae102139d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001ae102137f0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae10213d90_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001ae102137f0_0;
    %pushi/vec4 3, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001ae102137f0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ae102137f0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae10213d90_0, 0, 1;
T_4.4 ;
T_4.3 ;
T_4.0 ;
    %load/vec4 v000001ae10212b70_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v000001ae102137f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae10212a30_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001ae102137f0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae10212670_0, 0, 1;
T_4.10 ;
T_4.9 ;
T_4.6 ;
    %load/vec4 v000001ae10212b70_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v000001ae102137f0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001ae102137f0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae10213930_0, 0, 1;
T_4.14 ;
T_4.12 ;
    %load/vec4 v000001ae10212b70_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ae10213e30_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ae101e3ff0;
T_5 ;
    %wait E_000001ae1021be00;
    %load/vec4 v000001ae10288450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae102883b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001ae102883b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001ae102883b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae10289030, 0, 4;
    %load/vec4 v000001ae102883b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae102883b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae10289030, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae10289030, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ae102898f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001ae102884f0_0;
    %load/vec4 v000001ae10289a30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae10289030, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ae101e5860;
T_6 ;
    %wait E_000001ae1021c380;
    %load/vec4 v000001ae102141f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ae10213cf0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ae10212cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ae10213cf0_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001ae10213b10_0;
    %load/vec4 v000001ae102136b0_0;
    %add;
    %store/vec4 v000001ae10213cf0_0, 0, 8;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001ae10213b10_0;
    %load/vec4 v000001ae102136b0_0;
    %sub;
    %store/vec4 v000001ae10213cf0_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001ae10213b10_0;
    %load/vec4 v000001ae102136b0_0;
    %xor;
    %store/vec4 v000001ae10213cf0_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001ae102136b0_0;
    %store/vec4 v000001ae10213cf0_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ae101e5b80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae10213f70_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001ae10213f70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ae10213f70_0;
    %store/vec4a v000001ae10213390, 4, 0;
    %load/vec4 v000001ae10213f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae10213f70_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_000001ae101e5b80;
T_8 ;
    %wait E_000001ae1021cc80;
    %load/vec4 v000001ae10214010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001ae10212350_0;
    %load/vec4 v000001ae10213110_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae10213390, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ae101e5b80;
T_9 ;
    %wait E_000001ae1021cd00;
    %load/vec4 v000001ae10213070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001ae10213110_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ae10213390, 4;
    %store/vec4 v000001ae10213430_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ae10213430_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001ae101fda60;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae1028adc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae1028a500_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae10288a90_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001ae101fda60;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae102886d0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ae102886d0_0;
    %inv;
    %store/vec4 v000001ae102886d0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001ae101fda60;
T_12 ;
    %vpi_call 3 37 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ae101fda60 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001ae101fda60;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae1028ab40_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae1028ab40_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000001ae101fda60;
T_14 ;
    %wait E_000001ae1021cc80;
    %load/vec4 v000001ae1028ab40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001ae1028adc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae1028adc0_0, 0, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ae101fda60;
T_15 ;
    %wait E_000001ae1021cc80;
    %load/vec4 v000001ae1028ab40_0;
    %nor/r;
    %load/vec4 v000001ae1028aaa0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001ae1028a500_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae1028a500_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ae101fda60;
T_16 ;
    %wait E_000001ae1021cc80;
    %load/vec4 v000001ae1028ab40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 3 58 "$display", "T=%0t PC=%h INSTR=%h STATE=%0d", $time, v000001ae1028b9a0_0, v000001ae1028a960_0, v000001ae1028aaa0_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ae101fda60;
T_17 ;
    %vpi_func 3 62 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v000001ae10288810_0, 0, 32;
    %vpi_func 3 63 "$fopen" 32, "output_hex.txt", "w" {0 0 0};
    %store/vec4 v000001ae10289670_0, 0, 32;
    %vpi_func 3 64 "$fopen" 32, "output_bin.txt", "w" {0 0 0};
    %store/vec4 v000001ae10288770_0, 0, 32;
T_17.0 ;
    %vpi_func 3 66 "$feof" 32, v000001ae10288810_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_17.1, 8;
    %vpi_func 3 67 "$fgetc" 32, v000001ae10288810_0 {0 0 0};
    %store/vec4 v000001ae10289210_0, 0, 32;
    %load/vec4 v000001ae10289210_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001ae10289210_0;
    %pushi/vec4 10, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call 3 69 "$fwrite", v000001ae10289670_0, "%02h\012", &PV<v000001ae10289210_0, 0, 8> {0 0 0};
    %vpi_call 3 70 "$fwrite", v000001ae10288770_0, "%08b\012", &PV<v000001ae10289210_0, 0, 8> {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call 3 74 "$fclose", v000001ae10288810_0 {0 0 0};
    %vpi_call 3 75 "$fclose", v000001ae10289670_0 {0 0 0};
    %vpi_call 3 76 "$fclose", v000001ae10288770_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_000001ae101fda60;
T_18 ;
    %wait E_000001ae1021cc80;
    %load/vec4 v000001ae1028c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae10288a90_0, 0, 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ae101fda60;
T_19 ;
T_19.0 ;
    %load/vec4 v000001ae10288a90_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_19.1, 6;
    %wait E_000001ae1021c100;
    %jmp T_19.0;
T_19.1 ;
    %load/vec4 v000001ae1028adc0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v000001ae1028a500_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v000001ae102895d0_0;
    %load/vec4 v000001ae1028adc0_0;
    %cvt/rv/s;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %store/real v000001ae10289170_0;
    %vpi_call 3 90 "$display", "\000" {0 0 0};
    %vpi_call 3 91 "$display", "===== PERFORMANCE REPORT =====" {0 0 0};
    %vpi_call 3 92 "$display", "Instruction Count = %0d", v000001ae1028a500_0 {0 0 0};
    %vpi_call 3 93 "$display", "Total Cycles      = %0d", v000001ae1028adc0_0 {0 0 0};
    %vpi_call 3 94 "$display", "CPI               = %0f", v000001ae102895d0_0 {0 0 0};
    %vpi_call 3 95 "$display", "Execution Time    = %0f ns", v000001ae10289170_0 {0 0 0};
    %vpi_call 3 96 "$display", "=================================" {0 0 0};
    %vpi_call 3 98 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "src/instruction_decoder.v";
    "tests\tb_cpu.v";
    "src/cpu.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/memory/data_mem.v";
    "src/memory/instr_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/encryption/xor_enc.v";
