
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002973                       # Number of seconds simulated
sim_ticks                                  2973085500                       # Number of ticks simulated
final_tick                                 2973085500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162662                       # Simulator instruction rate (inst/s)
host_op_rate                                   162771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15097302                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664612                       # Number of bytes of host memory used
host_seconds                                   196.93                       # Real time elapsed on the host
sim_insts                                    32032697                       # Number of instructions simulated
sim_ops                                      32054239                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          48064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       266624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             449088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         4166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7017                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          11279864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          16166370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            344423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          11150705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             21526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          11150705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            129159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          11129179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      89679224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             151051155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     11279864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       344423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        21526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       129159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11774972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         11279864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         16166370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           344423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         11150705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            21526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         11150705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           129159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         11129179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     89679224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151051155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7017                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7017                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 449088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  449088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2973046500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7017                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.114754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.869185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.317687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          990     50.72%     50.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          634     32.48%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      1.13%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      0.56%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      0.67%     85.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.46%     86.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.26%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.36%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          261     13.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1952                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     92404416                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               223973166                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35085000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13168.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31918.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       151.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    151.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     423691.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7915320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4318875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29257800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            193761360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1326316185                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            616657500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2178227040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            734.195577                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1019150181                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      99060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1851461819                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6788880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3704250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25006800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            193761360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1318874265                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            623185500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2171321055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            731.867838                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1030604963                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      99060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1840276537                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 579593                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           577339                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             5647                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              574394                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 573622                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.865597                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    735                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  61                       # Number of system calls
system.cpu0.numCycles                         5946172                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       8467039                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     579593                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            574357                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      5880140                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  11369                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 403                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          592                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  2276127                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  360                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           5905555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.435682                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.261729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1874221     31.74%     31.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 1684675     28.53%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  246153      4.17%     64.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2100506     35.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             5905555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.097473                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.423948                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  724932                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2323680                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1783402                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1068185                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  5356                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 894                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               8329524                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                21727                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  5356                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1309841                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 983983                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7204                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2148359                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1450812                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               8305863                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 8742                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents              1039679                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   240                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 14579                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           10893286                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             40926621                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        13790374                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             10848656                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   44630                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               107                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           107                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2449034                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2129028                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              82628                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              246                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             117                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   8296207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                243                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  8288893                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2084                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          29545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        88643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            51                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      5905555                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.403576                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.045142                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1175840     19.91%     19.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2351752     39.82%     59.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1353584     22.92%     82.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             868296     14.70%     97.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             155330      2.63%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                753      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        5905555                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 165457     14.69%     14.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 44060      3.91%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                912413     80.99%     99.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 4589      0.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4473942     53.98%     53.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1605920     19.37%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2126892     25.66%     99.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              82136      0.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               8288893                       # Type of FU issued
system.cpu0.iq.rate                          1.393988                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1126519                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.135907                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          23611867                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          8325986                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      8275944                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               9415363                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              80                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        12281                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          913                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          229                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  5356                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1278                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  228                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            8296465                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2129028                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               82628                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               103                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    10                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          4412                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          967                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                5379                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              8279714                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2120943                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             9179                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2202901                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  565189                       # Number of branches executed
system.cpu0.iew.exec_stores                     81958                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.392444                       # Inst execution rate
system.cpu0.iew.wb_sent                       8276092                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      8275972                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  5712591                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  7610866                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.391815                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.750584                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          22969                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             5319                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      5899713                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.401239                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.963037                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2641672     44.78%     44.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1404501     23.81%     68.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       764485     12.96%     81.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       431361      7.31%     88.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         5263      0.09%     88.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       347535      5.89%     94.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        33034      0.56%     95.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        92476      1.57%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       179386      3.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      5899713                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             8258978                       # Number of instructions committed
system.cpu0.commit.committedOps               8266905                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2198462                       # Number of memory references committed
system.cpu0.commit.loads                      2116747                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    564618                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  7702798                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 294                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4462780     53.98%     53.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1605660     19.42%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2116747     25.61%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         81715      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          8266905                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               179386                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    14009901                       # The number of ROB reads
system.cpu0.rob.rob_writes                   16585593                       # The number of ROB writes
system.cpu0.timesIdled                            427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    8258978                       # Number of Instructions Simulated
system.cpu0.committedOps                      8266905                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.719965                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.719965                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.388957                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.388957                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                13747398                       # number of integer regfile reads
system.cpu0.int_regfile_writes                7589810                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 31191067                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 3268000                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                2213163                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           537284                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1012.002323                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1098402                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           538308                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.040471                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         52773500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1012.002323                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.988284                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988284                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4943176                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4943176                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1053386                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1053386                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        44899                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         44899                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1098285                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1098285                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1098287                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1098287                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1067333                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1067333                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        36702                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        36702                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1104035                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1104035                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1104035                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1104035                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  10242091698                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10242091698                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    424500216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    424500216                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       169000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       169000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  10666591914                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10666591914                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  10666591914                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10666591914                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2120719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2120719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        81601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        81601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2202320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2202320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2202322                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2202322                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.503288                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.503288                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.449774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.449774                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.501305                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.501305                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.501305                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.501305                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  9595.966487                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9595.966487                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 11566.133072                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11566.133072                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        42250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        42250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data  9661.461742                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9661.461742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data  9661.461742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9661.461742                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        19094                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2029                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     9.410547                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       142786                       # number of writebacks
system.cpu0.dcache.writebacks::total           142786                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       537376                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       537376                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        28342                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        28342                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       565718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       565718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       565718                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       565718                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       529957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       529957                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8360                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8360                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       538317                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       538317                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       538317                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       538317                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   3983557386                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3983557386                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    116742906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    116742906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   4100300292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4100300292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   4100300292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4100300292                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.249895                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249895                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.102450                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.102450                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.244432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.244432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.244432                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.244432                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  7516.755861                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7516.755861                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 13964.462440                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13964.462440                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        40500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data  7616.887990                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7616.887990                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data  7616.887990                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  7616.887990                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              259                       # number of replacements
system.cpu0.icache.tags.tagsinuse          353.875376                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2275340                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              641                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3549.672387                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   353.875376                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.691163                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.691163                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4552885                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4552885                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2275340                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2275340                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2275340                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2275340                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2275340                       # number of overall hits
system.cpu0.icache.overall_hits::total        2275340                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          782                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          782                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          782                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           782                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          782                       # number of overall misses
system.cpu0.icache.overall_misses::total          782                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     46018220                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46018220                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     46018220                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46018220                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     46018220                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46018220                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2276122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2276122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2276122                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2276122                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2276122                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2276122                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58846.828645                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58846.828645                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58846.828645                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58846.828645                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58846.828645                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58846.828645                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16516                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              183                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    90.251366                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          139                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          139                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          643                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          643                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          643                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          643                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     39006504                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39006504                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     39006504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39006504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     39006504                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39006504                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000282                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000282                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000282                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000282                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 60663.303266                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60663.303266                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 60663.303266                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60663.303266                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 60663.303266                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60663.303266                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 542287                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           541963                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             4291                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              540550                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 540461                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.983535                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    113                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         5710674                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       8111885                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     542287                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            540574                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      5699818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   8611                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          264                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  2167909                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   26                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           5708509                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.421976                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.262616                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1841230     32.25%     32.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1630022     28.55%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  224429      3.93%     64.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2012828     35.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             5708509                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.094960                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.420478                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  710163                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2300783                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1628783                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1064502                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  4278                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 131                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               7977955                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                17036                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  4278                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1295233                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 979537                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           832                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1992636                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1435993                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               7958146                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                 6724                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents              1040583                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   421                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands           10584247                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             39263626                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        13243662                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             10550678                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   33558                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                15                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            15                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2449623                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2126235                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              12894                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              139                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   7950499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 38                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  7945999                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1790                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          21378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        71195                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      5708509                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.391957                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.036308                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1135681     19.89%     19.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2309182     40.45%     60.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1293169     22.65%     83.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             832214     14.58%     97.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             137478      2.41%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                785      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        5708509                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 164375     14.49%     14.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 46197      4.07%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                921263     81.21%     99.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2636      0.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4235950     53.31%     53.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1572867     19.79%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2124386     26.74%     99.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              12796      0.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               7945999                       # Type of FU issued
system.cpu1.iq.rate                          1.391429                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    1134471                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.142773                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          22736765                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          7971916                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      7935088                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               9080470                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              34                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        10997                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          184                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  4278                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    928                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  130                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            7950540                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2126235                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               12894                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                15                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    14                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          4141                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                4267                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              7938462                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2118715                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             7534                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2131485                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  531088                       # Number of branches executed
system.cpu1.iew.exec_stores                     12770                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.390109                       # Inst execution rate
system.cpu1.iew.wb_sent                       7935116                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      7935088                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  5531383                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  7358425                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.389519                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.751707                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          16408                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             4264                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      5704150                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.390068                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.956701                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2550913     44.72%     44.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1400925     24.56%     69.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       697348     12.23%     81.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       430217      7.54%     89.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         4263      0.07%     89.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       348066      6.10%     95.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1071      0.02%     95.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        91697      1.61%     96.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       179650      3.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      5704150                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             7924622                       # Number of instructions committed
system.cpu1.commit.committedOps               7929159                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2127948                       # Number of memory references committed
system.cpu1.commit.loads                      2115238                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                    531028                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  7398209                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  50                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4228344     53.33%     53.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2115238     26.68%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         12710      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          7929159                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               179650                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    13469911                       # The number of ROB reads
system.cpu1.rob.rob_writes                   15895505                       # The number of ROB writes
system.cpu1.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      235497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    7924622                       # Number of Instructions Simulated
system.cpu1.committedOps                      7929159                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.720624                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.720624                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.387686                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.387686                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                13210915                       # number of integer regfile reads
system.cpu1.int_regfile_writes                7383687                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 30161493                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 3173059                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                2144981                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           532575                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          969.167514                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1056182                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           533597                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.979363                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        202652000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   969.167514                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.946453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          824                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4796357                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4796357                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1051683                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1051683                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         4493                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4493                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1056176                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1056176                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1056177                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1056177                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      1066981                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1066981                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         8211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         8211                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1075192                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1075192                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1075193                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1075193                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  10218826721                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10218826721                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    160190468                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    160190468                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        22500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        22500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        22000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        22000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  10379017189                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10379017189                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  10379017189                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10379017189                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2118664                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2118664                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        12704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        12704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2131368                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2131368                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2131370                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2131370                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.503610                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.503610                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.646332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.646332                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.504461                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.504461                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.504461                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.504461                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  9577.327732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9577.327732                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 19509.251979                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19509.251979                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         7500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         7500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  9653.175609                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9653.175609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  9653.166631                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9653.166631                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          179                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       153853                       # number of writebacks
system.cpu1.dcache.writebacks::total           153853                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       537482                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       537482                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4108                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4108                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       541590                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       541590                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       541590                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       541590                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       529499                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       529499                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         4103                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4103                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       533602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       533602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       533603                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       533603                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3983831035                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3983831035                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     72990641                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     72990641                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        17500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        17500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4056821676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4056821676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4056829176                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4056829176                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.249921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.249921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.322969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.322969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  7523.774426                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7523.774426                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 17789.578601                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17789.578601                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  5833.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5833.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7602.710777                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7602.710777                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7602.710584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7602.710584                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           39.375278                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2167851                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         40145.388889                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    39.375278                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.076905                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.076905                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4335870                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4335870                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2167851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2167851                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2167851                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2167851                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2167851                       # number of overall hits
system.cpu1.icache.overall_hits::total        2167851                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2492990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2492990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2492990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2492990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2492990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2492990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2167908                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2167908                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2167908                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2167908                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2167908                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2167908                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000026                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000026                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 43736.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43736.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 43736.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43736.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 43736.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43736.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1139                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.238095                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2304258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2304258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2304258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2304258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2304258                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2304258                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 42671.444444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42671.444444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 42671.444444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42671.444444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 42671.444444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42671.444444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 542242                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           541903                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             4295                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              540511                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 540415                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.982239                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         5710206                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       8111867                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     542242                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            540531                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      5699880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   8619                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          363                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  2167827                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   28                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           5708644                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.421947                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.262862                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1842208     32.27%     32.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1629211     28.54%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  223495      3.92%     64.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2013730     35.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             5708644                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.094960                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.420591                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  711057                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2300217                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  1627459                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1065629                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  4282                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 133                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               7977891                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                16917                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  4282                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1297316                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 975319                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1003                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  1992675                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1438049                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               7958040                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                 6859                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents              1043106                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   418                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands           10584062                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             39263133                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        13243566                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             10550458                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   33603                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2451580                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2126067                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              12902                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              126                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   7950200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 45                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  7945688                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1786                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          21201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        70522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      5708644                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.391870                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.036450                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            1136675     19.91%     19.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2306956     40.41%     60.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1296124     22.70%     83.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             829861     14.54%     97.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             138239      2.42%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                789      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        5708644                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 164233     14.51%     14.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                 43175      3.81%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                922170     81.45%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 2593      0.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              4235788     53.31%     53.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             1572867     19.80%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2124232     26.73%     99.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              12801      0.16%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               7945688                       # Type of FU issued
system.cpu2.iq.rate                          1.391489                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    1132171                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.142489                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          22733974                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          7971447                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      7934912                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               9077859                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              34                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        10842                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          188                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  4282                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    951                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                  153                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            7950248                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2126067                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               12902                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    31                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          4141                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                4270                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              7938217                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2118632                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             7468                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     2131406                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  531060                       # Number of branches executed
system.cpu2.iew.exec_stores                     12774                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.390180                       # Inst execution rate
system.cpu2.iew.wb_sent                       7934939                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      7934912                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  5528905                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  7355264                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.389602                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.751694                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          16231                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             4268                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      5704283                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.390016                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.956001                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      2549468     44.69%     44.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1402996     24.60%     69.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       696857     12.22%     81.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       430262      7.54%     89.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         4270      0.07%     89.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       348266      6.11%     95.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1045      0.02%     95.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        92084      1.61%     96.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       179035      3.14%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      5704283                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             7924507                       # Number of instructions committed
system.cpu2.commit.committedOps               7929044                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2127939                       # Number of memory references committed
system.cpu2.commit.loads                      2115225                       # Number of loads committed
system.cpu2.commit.membars                         22                       # Number of memory barriers committed
system.cpu2.commit.branches                    530999                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  7398123                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  50                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         4228238     53.33%     53.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2115225     26.68%     99.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         12714      0.16%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          7929044                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               179035                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    13470367                       # The number of ROB reads
system.cpu2.rob.rob_writes                   15894923                       # The number of ROB writes
system.cpu2.timesIdled                             22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      235965                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    7924507                       # Number of Instructions Simulated
system.cpu2.committedOps                      7929044                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.720576                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.720576                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.387780                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.387780                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                13210540                       # number of integer regfile reads
system.cpu2.int_regfile_writes                7383581                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 30160725                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 3172882                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                2144987                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           532569                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          969.160909                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1056205                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           533592                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.979424                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        202653501                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   969.160909                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.946446                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.946446                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          824                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4796184                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4796184                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1051705                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1051705                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         4493                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          4493                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1056198                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1056198                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1056199                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1056199                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1066870                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1066870                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         8211                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8211                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            7                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1075081                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1075081                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1075082                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1075082                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  10225434467                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10225434467                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    161557490                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    161557490                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        38999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        38999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  10386991957                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10386991957                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  10386991957                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10386991957                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2118575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2118575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        12704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        12704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2131279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2131279                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2131281                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2131281                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.503579                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.503579                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.646332                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.646332                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.504430                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.504430                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.504430                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.504430                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  9584.517764                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9584.517764                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 19675.738643                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 19675.738643                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  5571.285714                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5571.285714                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  9661.590110                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9661.590110                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  9661.581123                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9661.581123                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          248                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       124359                       # number of writebacks
system.cpu2.dcache.writebacks::total           124359                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       537378                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       537378                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         4108                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4108                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       541486                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       541486                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       541486                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       541486                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       529492                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       529492                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4103                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4103                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            7                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       533595                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       533595                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       533596                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       533596                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   3954041026                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3954041026                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     73589380                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     73589380                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         4500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         4500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        27501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        27501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   4027630406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4027630406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   4027634906                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4027634906                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.249928                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.249928                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.322969                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.322969                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.250364                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.250364                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.250364                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.250364                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7467.612402                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7467.612402                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 17935.505728                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 17935.505728                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         4500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         4500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  3928.714286                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3928.714286                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  7548.103723                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7548.103723                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  7548.098010                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7548.098010                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           39.375028                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2167768                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         40143.851852                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    39.375028                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.076904                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.076904                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4335706                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4335706                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2167768                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2167768                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2167768                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2167768                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2167768                       # number of overall hits
system.cpu2.icache.overall_hits::total        2167768                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      1923213                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1923213                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      1923213                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1923213                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      1923213                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1923213                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2167826                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2167826                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2167826                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2167826                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2167826                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2167826                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000027                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000027                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 33158.844828                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33158.844828                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 33158.844828                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33158.844828                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 33158.844828                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33158.844828                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          730                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.421053                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1764283                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1764283                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1764283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1764283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1764283                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1764283                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 32671.907407                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32671.907407                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 32671.907407                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32671.907407                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 32671.907407                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32671.907407                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 542280                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           541947                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             4292                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              540543                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 540431                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.979280                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    114                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         5709838                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4139                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       8112014                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     542280                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            540545                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      5700061                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   8615                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          243                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  2167894                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   22                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           5708785                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.421929                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.262726                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1841628     32.26%     32.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1630265     28.56%     60.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  223455      3.91%     64.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2013437     35.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             5708785                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.094973                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.420708                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  710208                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2301085                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  1628804                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1064410                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  4278                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 127                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               7977903                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                16913                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  4278                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1295196                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 979031                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1165                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  1992715                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1436400                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               7958256                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                 6794                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents              1041509                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   399                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                    34                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           10584452                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             39264213                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        13243951                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             10550612                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   33837                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2449517                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2126251                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              12880                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              112                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   7950512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  7945952                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1801                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          21425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        71557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      5708785                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.391881                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.036366                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            1136257     19.90%     19.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2308365     40.44%     60.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1294146     22.67%     83.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             831550     14.57%     97.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             137690      2.41%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                777      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        5708785                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 164724     14.52%     14.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                 46094      4.06%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                921345     81.19%     99.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2672      0.24%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              4235921     53.31%     53.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult             1572867     19.79%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2124385     26.74%     99.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              12779      0.16%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               7945952                       # Type of FU issued
system.cpu3.iq.rate                          1.391625                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    1134835                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.142819                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          22737324                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          7971983                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      7935003                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               9080787                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              31                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        11018                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          162                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  4278                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    923                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                  151                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            7950559                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2126251                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               12880                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          4141                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                4265                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              7938385                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2118707                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             7566                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     2131463                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  531069                       # Number of branches executed
system.cpu3.iew.exec_stores                     12756                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.390300                       # Inst execution rate
system.cpu3.iew.wb_sent                       7935030                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      7935003                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  5530539                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  7357082                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.389707                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.751730                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          16360                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             4263                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      5704439                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.389993                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.957508                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      2552594     44.75%     44.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1399521     24.53%     69.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       697293     12.22%     81.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       430780      7.55%     89.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         4305      0.08%     89.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       346358      6.07%     95.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1096      0.02%     95.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        92838      1.63%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       179654      3.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      5704439                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             7924590                       # Number of instructions committed
system.cpu3.commit.committedOps               7929131                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       2127951                       # Number of memory references committed
system.cpu3.commit.loads                      2115233                       # Number of loads committed
system.cpu3.commit.membars                         22                       # Number of memory barriers committed
system.cpu3.commit.branches                    531016                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7398193                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         4228313     53.33%     53.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2115233     26.68%     99.84% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         12718      0.16%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          7929131                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               179654                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    13470107                       # The number of ROB reads
system.cpu3.rob.rob_writes                   15895342                       # The number of ROB writes
system.cpu3.timesIdled                             21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      236333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    7924590                       # Number of Instructions Simulated
system.cpu3.committedOps                      7929131                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.720522                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.720522                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.387884                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.387884                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                13210846                       # number of integer regfile reads
system.cpu3.int_regfile_writes                7383649                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 30161220                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 3172987                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                2157244                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           532578                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          969.146286                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1056184                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           533600                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.979355                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        202653502                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   969.146286                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.946432                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.946432                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          824                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4796368                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4796368                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1051679                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1051679                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         4496                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4496                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1056175                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1056175                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1056176                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1056176                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      1066980                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1066980                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         8213                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8213                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1075193                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1075193                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1075194                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1075194                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  10217292404                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10217292404                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    160396358                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    160396358                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        26500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        26500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  10377688762                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10377688762                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  10377688762                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10377688762                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2118659                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2118659                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        12709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        12709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2131368                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2131368                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2131370                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2131370                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.503611                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.503611                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.646235                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.646235                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.504461                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.504461                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.504461                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.504461                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  9575.898709                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9575.898709                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 19529.569950                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 19529.569950                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         5300                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         5300                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  9651.931106                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9651.931106                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  9651.922129                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9651.922129                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       143791                       # number of writebacks
system.cpu3.dcache.writebacks::total           143791                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       537481                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       537481                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         4109                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4109                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       541590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       541590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       541590                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       541590                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       529499                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       529499                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4104                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4104                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       533603                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       533603                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       533604                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       533604                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   3966173679                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3966173679                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     73121571                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     73121571                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   4039295250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4039295250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   4039297750                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4039297750                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.249922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.249922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.322921                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.322921                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.250357                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.250357                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.250357                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.250357                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7490.427138                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7490.427138                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 17817.146930                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17817.146930                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         3800                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3800                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  7569.851088                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7569.851088                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  7569.841587                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  7569.841587                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           41.293197                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2167836                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         40145.111111                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    41.293197                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.080651                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.080651                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4335842                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4335842                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2167836                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2167836                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2167836                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2167836                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2167836                       # number of overall hits
system.cpu3.icache.overall_hits::total        2167836                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      1495966                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1495966                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      1495966                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1495966                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      1495966                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1495966                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2167894                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2167894                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2167894                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2167894                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2167894                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2167894                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000027                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000027                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 25792.517241                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25792.517241                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 25792.517241                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25792.517241                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 25792.517241                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25792.517241                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          325                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.105263                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1376022                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1376022                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1376022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1376022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1376022                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1376022                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 25481.888889                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25481.888889                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 25481.888889                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25481.888889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 25481.888889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25481.888889                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued           201100                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              415940                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               121325                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                247                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1861812                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5675.008602                       # Cycle average of tags in use
system.l2.tags.total_refs                     1107805                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    159.580092                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5032.743653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       477.314998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        96.676862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        12.485235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.662789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.959965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.359400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         4.800358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    47.005342                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.153587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173188                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6112                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.210144                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9081956                       # Number of tag accesses
system.l2.tags.data_accesses                  9081956                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 110                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              134799                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              150053                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              120560                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              139991                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  545611                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           564789                       # number of Writeback hits
system.l2.Writeback_hits::total                564789                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              7703                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              3584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              3584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18454                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  110                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               142502                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               153637                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               124144                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               143574                       # number of demand (read+write) hits
system.l2.demand_hits::total                   564065                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 110                       # number of overall hits
system.l2.overall_hits::cpu0.data              142502                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data              153637                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu2.data              124144                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  35                       # number of overall hits
system.l2.overall_hits::cpu3.data              143574                       # number of overall hits
system.l2.overall_hits::total                  564065                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               533                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                19                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   731                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2202                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                533                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                779                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                521                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                519                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                517                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2933                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               533                       # number of overall misses
system.l2.overall_misses::cpu0.data               779                       # number of overall misses
system.l2.overall_misses::cpu1.inst                24                       # number of overall misses
system.l2.overall_misses::cpu1.data               521                       # number of overall misses
system.l2.overall_misses::cpu2.inst                21                       # number of overall misses
system.l2.overall_misses::cpu2.data               519                       # number of overall misses
system.l2.overall_misses::cpu3.inst                19                       # number of overall misses
system.l2.overall_misses::cpu3.data               517                       # number of overall misses
system.l2.overall_misses::total                  2933                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     37959250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9389500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2074500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       291750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1513750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       231750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1114000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52574500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        69497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        69497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     53685786                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     41167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     41600000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     41257250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     177710036                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     37959250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     63075286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     41458750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1513750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     41831750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     41257250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        230284536                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     37959250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     63075286                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2074500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     41458750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1513750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     41831750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1114000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     41257250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       230284536                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             643                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          134925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          150058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          120563                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          139991                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              546342                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       564789                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            564789                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          8356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          4100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          4100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          4100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20656                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              643                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           143281                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           154158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           124663                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           144091                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               566998                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             643                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          143281                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          154158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          124663                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          144091                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              566998                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.828927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.444444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.388889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.351852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001338                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.078147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.125854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106603                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.828927                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.005437                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.444444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.003380                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.388889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.004163                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.351852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.003588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005173                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.828927                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.005437                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.444444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.003380                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.004163                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.351852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.003588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005173                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 71218.105066                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 74519.841270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 86437.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        58350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 72083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        77250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 58631.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 71921.340629                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 17374.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17374.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 82214.067381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 79781.007752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 80620.155039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 79801.257253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80703.921889                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 71218.105066                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 80969.558408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 86437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 79575.335893                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 72083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 80600.674374                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 58631.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 79801.257253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78515.013979                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 71218.105066                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 80969.558408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 86437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 79575.335893                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 72083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 80600.674374                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 58631.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 79801.257253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78515.013979                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 66                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data           14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               14                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  80                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 80                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              665                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         4188                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4188                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2188                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         4188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7041                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33024250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7627750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1338000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       132000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst        66000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       132000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       458750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42778750                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    236310661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    236310661                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        55004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        55004                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     46292251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     36861500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     37294500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     36921250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    157369501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33024250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     53920001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     36993500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst        66000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     37426500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       458750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     36921250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    200148251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33024250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     53920001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     36993500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst        66000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     37426500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       458750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     36921250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    236310661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    436458912                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.816485                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.296296                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.111111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001217                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.076472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.125854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.105926                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.816485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.005248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.296296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.003360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.004155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.003588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.816485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.005248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.296296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.003360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.004155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.003588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012418                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 62903.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67502.212389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst        83625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        66000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        66000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        66000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 76458.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64328.947368                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 56425.659265                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56425.659265                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13751                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 72444.837246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 71437.015504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 72276.162791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 71414.410058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71923.903565                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 62903.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 71702.128989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst        83625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 71416.023166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        66000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 72251.930502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 76458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 71414.410058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70153.610585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 62903.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 71702.128989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst        83625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 71416.023166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        66000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 72251.930502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 76458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 71414.410058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 56425.659265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61988.199403                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4830                       # Transaction distribution
system.membus.trans_dist::ReadResp               4829                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2187                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2187                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       449024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  449024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               12                       # Total snoops (count)
system.membus.snoop_fanout::samples              7034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7034                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9615775                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36810838                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2119273                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2119271                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           564789                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             19                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20662                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       824394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       782628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       821495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3271747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18308288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19712704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15937408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     18424448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72434240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1577651                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2709445                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.001735                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                2704744     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4701      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2709445                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1917161000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             64.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1069235                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         936308706                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            31.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             85991                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         921524324                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            31.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             88217                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         938215093                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            31.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            86473                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        929816750                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           31.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
