#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3278_.in[2] (.names)                             0.413     8.000
$abc$13858$new_n3278_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3298_.in[3] (.names)                             0.100     8.361
$abc$13858$new_n3298_.out[0] (.names)                            0.235     8.596
$abc$13858$new_n3315_.in[1] (.names)                             0.474     9.070
$abc$13858$new_n3315_.out[0] (.names)                            0.235     9.305
$abc$13858$new_n3354_.in[5] (.names)                             0.410     9.715
$abc$13858$new_n3354_.out[0] (.names)                            0.261     9.976
$abc$13858$new_n3383_.in[4] (.names)                             0.266    10.242
$abc$13858$new_n3383_.out[0] (.names)                            0.261    10.503
$abc$13858$new_n3422_.in[4] (.names)                             0.266    10.769
$abc$13858$new_n3422_.out[0] (.names)                            0.235    11.004
$abc$13858$new_n3434_.in[5] (.names)                             0.326    11.330
$abc$13858$new_n3434_.out[0] (.names)                            0.261    11.591
$abc$13858$new_n3433_.in[4] (.names)                             0.100    11.691
$abc$13858$new_n3433_.out[0] (.names)                            0.261    11.952
$0\A[31:0][31].in[1] (.names)                                    0.100    12.052
$0\A[31:0][31].out[0] (.names)                                   0.235    12.287
A[31].D[0] (.latch)                                              0.000    12.287
data arrival time                                                         12.287

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.310


#Path 2
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3290_.in[0] (.names)                             0.413     8.000
$abc$13858$new_n3290_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3331_.in[4] (.names)                             0.413     8.674
$abc$13858$new_n3331_.out[0] (.names)                            0.261     8.935
$abc$13858$new_n3357_.in[0] (.names)                             0.408     9.344
$abc$13858$new_n3357_.out[0] (.names)                            0.261     9.605
$abc$13858$new_n3385_.in[4] (.names)                             0.266     9.870
$abc$13858$new_n3385_.out[0] (.names)                            0.235    10.105
$abc$13858$new_n3420_.in[4] (.names)                             0.332    10.437
$abc$13858$new_n3420_.out[0] (.names)                            0.235    10.672
$abc$13858$new_n3407_.in[0] (.names)                             0.258    10.930
$abc$13858$new_n3407_.out[0] (.names)                            0.235    11.165
$abc$13858$new_n3406_.in[0] (.names)                             0.263    11.429
$abc$13858$new_n3406_.out[0] (.names)                            0.235    11.664
$0\A[31:0][29].in[2] (.names)                                    0.100    11.764
$0\A[31:0][29].out[0] (.names)                                   0.235    11.999
A[29].D[0] (.latch)                                              0.000    11.999
data arrival time                                                         11.999

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.022


#Path 3
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3278_.in[2] (.names)                             0.413     8.000
$abc$13858$new_n3278_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3298_.in[3] (.names)                             0.100     8.361
$abc$13858$new_n3298_.out[0] (.names)                            0.235     8.596
$abc$13858$new_n3315_.in[1] (.names)                             0.474     9.070
$abc$13858$new_n3315_.out[0] (.names)                            0.235     9.305
$abc$13858$new_n3354_.in[5] (.names)                             0.410     9.715
$abc$13858$new_n3354_.out[0] (.names)                            0.261     9.976
$abc$13858$new_n3383_.in[4] (.names)                             0.266    10.242
$abc$13858$new_n3383_.out[0] (.names)                            0.261    10.503
$abc$13858$new_n3422_.in[4] (.names)                             0.266    10.769
$abc$13858$new_n3422_.out[0] (.names)                            0.235    11.004
$abc$13858$new_n3424_.in[0] (.names)                             0.326    11.330
$abc$13858$new_n3424_.out[0] (.names)                            0.235    11.565
$0\A[31:0][30].in[3] (.names)                                    0.100    11.665
$0\A[31:0][30].out[0] (.names)                                   0.261    11.926
A[30].D[0] (.latch)                                              0.000    11.926
data arrival time                                                         11.926

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.949


#Path 4
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3290_.in[0] (.names)                             0.413     8.000
$abc$13858$new_n3290_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3331_.in[4] (.names)                             0.413     8.674
$abc$13858$new_n3331_.out[0] (.names)                            0.261     8.935
$abc$13858$new_n3357_.in[0] (.names)                             0.408     9.344
$abc$13858$new_n3357_.out[0] (.names)                            0.261     9.605
$abc$13858$new_n3385_.in[4] (.names)                             0.266     9.870
$abc$13858$new_n3385_.out[0] (.names)                            0.235    10.105
$abc$13858$new_n3384_.in[2] (.names)                             0.264    10.369
$abc$13858$new_n3384_.out[0] (.names)                            0.235    10.604
$abc$13858$new_n3382_.in[0] (.names)                             0.408    11.013
$abc$13858$new_n3382_.out[0] (.names)                            0.235    11.248
$0\A[31:0][27].in[2] (.names)                                    0.100    11.348
$0\A[31:0][27].out[0] (.names)                                   0.235    11.583
A[27].D[0] (.latch)                                              0.000    11.583
data arrival time                                                         11.583

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.606


#Path 5
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3290_.in[0] (.names)                             0.413     8.000
$abc$13858$new_n3290_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3331_.in[4] (.names)                             0.413     8.674
$abc$13858$new_n3331_.out[0] (.names)                            0.261     8.935
$abc$13858$new_n3357_.in[0] (.names)                             0.408     9.344
$abc$13858$new_n3357_.out[0] (.names)                            0.261     9.605
$abc$13858$new_n3385_.in[4] (.names)                             0.266     9.870
$abc$13858$new_n3385_.out[0] (.names)                            0.235    10.105
$abc$13858$new_n3384_.in[2] (.names)                             0.264    10.369
$abc$13858$new_n3384_.out[0] (.names)                            0.235    10.604
$abc$13858$new_n3468_.in[2] (.names)                             0.338    10.943
$abc$13858$new_n3468_.out[0] (.names)                            0.261    11.204
$0\A[31:0][28].in[3] (.names)                                    0.100    11.304
$0\A[31:0][28].out[0] (.names)                                   0.235    11.539
A[28].D[0] (.latch)                                              0.000    11.539
data arrival time                                                         11.539

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.562


#Path 6
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3290_.in[0] (.names)                             0.413     8.000
$abc$13858$new_n3290_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3331_.in[4] (.names)                             0.413     8.674
$abc$13858$new_n3331_.out[0] (.names)                            0.261     8.935
$abc$13858$new_n3357_.in[0] (.names)                             0.408     9.344
$abc$13858$new_n3357_.out[0] (.names)                            0.261     9.605
$abc$13858$new_n3356_.in[2] (.names)                             0.266     9.870
$abc$13858$new_n3356_.out[0] (.names)                            0.235    10.105
$abc$13858$new_n3371_.in[1] (.names)                             0.326    10.431
$abc$13858$new_n3371_.out[0] (.names)                            0.235    10.666
$abc$13858$new_n3370_.in[3] (.names)                             0.100    10.766
$abc$13858$new_n3370_.out[0] (.names)                            0.261    11.027
$0\A[31:0][26].in[0] (.names)                                    0.264    11.291
$0\A[31:0][26].out[0] (.names)                                   0.235    11.526
A[26].D[0] (.latch)                                              0.000    11.526
data arrival time                                                         11.526

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.526
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.550


#Path 7
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3290_.in[0] (.names)                             0.413     8.000
$abc$13858$new_n3290_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3331_.in[4] (.names)                             0.413     8.674
$abc$13858$new_n3331_.out[0] (.names)                            0.261     8.935
$abc$13858$new_n3330_.in[3] (.names)                             0.408     9.344
$abc$13858$new_n3330_.out[0] (.names)                            0.235     9.579
$abc$13858$new_n3343_.in[3] (.names)                             0.394     9.972
$abc$13858$new_n3343_.out[0] (.names)                            0.235    10.207
$0\A[31:0][24].in[3] (.names)                                    0.410    10.617
$0\A[31:0][24].out[0] (.names)                                   0.261    10.878
A[24].D[0] (.latch)                                              0.000    10.878
data arrival time                                                         10.878

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.902


#Path 8
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3290_.in[0] (.names)                             0.413     8.000
$abc$13858$new_n3290_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3331_.in[4] (.names)                             0.413     8.674
$abc$13858$new_n3331_.out[0] (.names)                            0.261     8.935
$abc$13858$new_n3357_.in[0] (.names)                             0.408     9.344
$abc$13858$new_n3357_.out[0] (.names)                            0.261     9.605
$abc$13858$new_n3368_.in[1] (.names)                             0.266     9.870
$abc$13858$new_n3368_.out[0] (.names)                            0.261    10.131
$0\A[31:0][25].in[0] (.names)                                    0.337    10.469
$0\A[31:0][25].out[0] (.names)                                   0.235    10.704
A[25].D[0] (.latch)                                              0.000    10.704
data arrival time                                                         10.704

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.727


#Path 9
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3290_.in[0] (.names)                             0.413     8.000
$abc$13858$new_n3290_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3331_.in[4] (.names)                             0.413     8.674
$abc$13858$new_n3331_.out[0] (.names)                            0.261     8.935
$abc$13858$new_n3330_.in[3] (.names)                             0.408     9.344
$abc$13858$new_n3330_.out[0] (.names)                            0.235     9.579
$abc$13858$new_n3466_.in[0] (.names)                             0.394     9.972
$abc$13858$new_n3466_.out[0] (.names)                            0.261    10.233
$0\A[31:0][23].in[3] (.names)                                    0.100    10.333
$0\A[31:0][23].out[0] (.names)                                   0.235    10.568
A[23].D[0] (.latch)                                              0.000    10.568
data arrival time                                                         10.568

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.592


#Path 10
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3278_.in[2] (.names)                             0.413     8.000
$abc$13858$new_n3278_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3298_.in[3] (.names)                             0.100     8.361
$abc$13858$new_n3298_.out[0] (.names)                            0.235     8.596
$abc$13858$new_n3301_.in[1] (.names)                             0.474     9.070
$abc$13858$new_n3301_.out[0] (.names)                            0.235     9.305
$abc$13858$new_n3300_.in[3] (.names)                             0.329     9.634
$abc$13858$new_n3300_.out[0] (.names)                            0.235     9.869
$0\A[31:0][21].in[1] (.names)                                    0.330    10.199
$0\A[31:0][21].out[0] (.names)                                   0.235    10.434
A[21].D[0] (.latch)                                              0.000    10.434
data arrival time                                                         10.434

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.458


#Path 11
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3278_.in[2] (.names)                             0.413     8.000
$abc$13858$new_n3278_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3298_.in[3] (.names)                             0.100     8.361
$abc$13858$new_n3298_.out[0] (.names)                            0.235     8.596
$abc$13858$new_n3315_.in[1] (.names)                             0.474     9.070
$abc$13858$new_n3315_.out[0] (.names)                            0.235     9.305
$abc$13858$new_n3314_.in[3] (.names)                             0.403     9.709
$abc$13858$new_n3314_.out[0] (.names)                            0.261     9.970
$0\A[31:0][22].in[0] (.names)                                    0.100    10.070
$0\A[31:0][22].out[0] (.names)                                   0.235    10.305
A[22].D[0] (.latch)                                              0.000    10.305
data arrival time                                                         10.305

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.305
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.328


#Path 12
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3122_.in[4] (.names)                             0.406     4.126
$abc$13858$new_n3122_.out[0] (.names)                            0.261     4.387
$abc$13858$new_n3146_.in[4] (.names)                             0.337     4.723
$abc$13858$new_n3146_.out[0] (.names)                            0.261     4.984
$abc$13858$new_n3170_.in[4] (.names)                             0.266     5.250
$abc$13858$new_n3170_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3197_.in[4] (.names)                             0.100     5.585
$abc$13858$new_n3197_.out[0] (.names)                            0.235     5.820
$abc$13858$new_n3227_.in[3] (.names)                             0.337     6.157
$abc$13858$new_n3227_.out[0] (.names)                            0.235     6.392
$abc$13858$new_n3266_.in[4] (.names)                             0.258     6.651
$abc$13858$new_n3266_.out[0] (.names)                            0.235     6.886
$abc$13858$new_n3279_.in[1] (.names)                             0.467     7.352
$abc$13858$new_n3279_.out[0] (.names)                            0.235     7.587
$abc$13858$new_n3290_.in[0] (.names)                             0.413     8.000
$abc$13858$new_n3290_.out[0] (.names)                            0.261     8.261
$abc$13858$new_n3289_.in[1] (.names)                             0.413     8.674
$abc$13858$new_n3289_.out[0] (.names)                            0.235     8.909
$abc$13858$new_n3288_.in[0] (.names)                             0.414     9.323
$abc$13858$new_n3288_.out[0] (.names)                            0.235     9.558
$0\A[31:0][20].in[2] (.names)                                    0.100     9.658
$0\A[31:0][20].out[0] (.names)                                   0.235     9.893
A[20].D[0] (.latch)                                              0.000     9.893
data arrival time                                                          9.893

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.893
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.917


#Path 13
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3165_.in[4] (.names)                             0.523     6.085
$abc$13858$new_n3165_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3181_.in[1] (.names)                             0.100     6.420
$abc$13858$new_n3181_.out[0] (.names)                            0.235     6.655
$abc$13858$new_n3208_.in[5] (.names)                             0.264     6.919
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.180
$abc$13858$new_n3238_.in[1] (.names)                             0.414     7.594
$abc$13858$new_n3238_.out[0] (.names)                            0.261     7.855
$abc$13858$new_n3274_.in[4] (.names)                             0.100     7.955
$abc$13858$new_n3274_.out[0] (.names)                            0.235     8.190
$abc$13858$new_n3277_.in[1] (.names)                             0.100     8.290
$abc$13858$new_n3277_.out[0] (.names)                            0.235     8.525
$abc$13858$new_n3276_.in[3] (.names)                             0.339     8.864
$abc$13858$new_n3276_.out[0] (.names)                            0.235     9.099
$0\A[31:0][19].in[1] (.names)                                    0.100     9.199
$0\A[31:0][19].out[0] (.names)                                   0.235     9.434
A[19].D[0] (.latch)                                              0.000     9.434
data arrival time                                                          9.434

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.458


#Path 14
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3165_.in[4] (.names)                             0.523     6.085
$abc$13858$new_n3165_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3181_.in[1] (.names)                             0.100     6.420
$abc$13858$new_n3181_.out[0] (.names)                            0.235     6.655
$abc$13858$new_n3208_.in[5] (.names)                             0.264     6.919
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.180
$abc$13858$new_n3238_.in[1] (.names)                             0.414     7.594
$abc$13858$new_n3238_.out[0] (.names)                            0.261     7.855
$abc$13858$new_n3274_.in[4] (.names)                             0.100     7.955
$abc$13858$new_n3274_.out[0] (.names)                            0.235     8.190
$abc$13858$new_n3262_.in[3] (.names)                             0.271     8.460
$abc$13858$new_n3262_.out[0] (.names)                            0.261     8.721
$0\A[31:0][18].in[0] (.names)                                    0.100     8.821
$0\A[31:0][18].out[0] (.names)                                   0.235     9.056
A[18].D[0] (.latch)                                              0.000     9.056
data arrival time                                                          9.056

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.080


#Path 15
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3165_.in[4] (.names)                             0.523     6.085
$abc$13858$new_n3165_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3181_.in[1] (.names)                             0.100     6.420
$abc$13858$new_n3181_.out[0] (.names)                            0.235     6.655
$abc$13858$new_n3208_.in[5] (.names)                             0.264     6.919
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.180
$abc$13858$new_n3238_.in[1] (.names)                             0.414     7.594
$abc$13858$new_n3238_.out[0] (.names)                            0.261     7.855
$abc$13858$new_n3237_.in[2] (.names)                             0.332     8.186
$abc$13858$new_n3237_.out[0] (.names)                            0.235     8.421
$0\A[31:0][16].in[2] (.names)                                    0.100     8.521
$0\A[31:0][16].out[0] (.names)                                   0.235     8.756
A[16].D[0] (.latch)                                              0.000     8.756
data arrival time                                                          8.756

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.756
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.780


#Path 16
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3027_.in[4] (.names)                             0.100     6.289
$abc$13858$new_n3027_.out[0] (.names)                            0.235     6.524
$abc$13858$new_n3033_.in[4] (.names)                             0.100     6.624
$abc$13858$new_n3033_.out[0] (.names)                            0.235     6.859
$abc$13858$new_n3038_.in[4] (.names)                             0.100     6.959
$abc$13858$new_n3038_.out[0] (.names)                            0.235     7.194
$abc$13858$new_n3040_.in[2] (.names)                             0.398     7.593
$abc$13858$new_n3040_.out[0] (.names)                            0.235     7.828
$abc$13858$new_n3043_.in[4] (.names)                             0.330     8.158
$abc$13858$new_n3043_.out[0] (.names)                            0.261     8.419
$0\B[31:0][31].in[2] (.names)                                    0.100     8.519
$0\B[31:0][31].out[0] (.names)                                   0.235     8.754
B[31].D[0] (.latch)                                              0.000     8.754
data arrival time                                                          8.754

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.754
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.777


#Path 17
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3165_.in[4] (.names)                             0.523     6.085
$abc$13858$new_n3165_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3181_.in[1] (.names)                             0.100     6.420
$abc$13858$new_n3181_.out[0] (.names)                            0.235     6.655
$abc$13858$new_n3208_.in[5] (.names)                             0.264     6.919
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.180
$abc$13858$new_n3238_.in[1] (.names)                             0.414     7.594
$abc$13858$new_n3238_.out[0] (.names)                            0.261     7.855
$abc$13858$new_n3251_.in[2] (.names)                             0.100     7.955
$abc$13858$new_n3251_.out[0] (.names)                            0.235     8.190
$0\A[31:0][17].in[4] (.names)                                    0.261     8.451
$0\A[31:0][17].out[0] (.names)                                   0.261     8.712
A[17].D[0] (.latch)                                              0.000     8.712
data arrival time                                                          8.712

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.712
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.736


#Path 18
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3165_.in[4] (.names)                             0.523     6.085
$abc$13858$new_n3165_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3181_.in[1] (.names)                             0.100     6.420
$abc$13858$new_n3181_.out[0] (.names)                            0.235     6.655
$abc$13858$new_n3208_.in[5] (.names)                             0.264     6.919
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.180
$abc$13858$new_n3206_.in[0] (.names)                             0.337     7.516
$abc$13858$new_n3206_.out[0] (.names)                            0.235     7.751
$abc$13858$new_n3464_.in[3] (.names)                             0.337     8.088
$abc$13858$new_n3464_.out[0] (.names)                            0.261     8.349
$0\A[31:0][15].in[3] (.names)                                    0.100     8.449
$0\A[31:0][15].out[0] (.names)                                   0.235     8.684
A[15].D[0] (.latch)                                              0.000     8.684
data arrival time                                                          8.684

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.708


#Path 19
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2940_.in[4] (.names)                             0.100     5.785
$abc$13858$new_n2940_.out[0] (.names)                            0.235     6.020
$abc$13858$new_n2945_.in[4] (.names)                             0.332     6.352
$abc$13858$new_n2945_.out[0] (.names)                            0.235     6.587
$abc$13858$new_n2951_.in[4] (.names)                             0.100     6.687
$abc$13858$new_n2951_.out[0] (.names)                            0.235     6.922
$abc$13858$new_n2954_.in[2] (.names)                             0.100     7.022
$abc$13858$new_n2954_.out[0] (.names)                            0.235     7.257
$abc$13858$new_n2956_.in[4] (.names)                             0.403     7.660
$abc$13858$new_n2956_.out[0] (.names)                            0.261     7.921
$0\C[31:0][31].in[2] (.names)                                    0.100     8.021
$0\C[31:0][31].out[0] (.names)                                   0.235     8.256
C[31].D[0] (.latch)                                              0.000     8.256
data arrival time                                                          8.256

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.256
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.279


#Path 20
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2940_.in[4] (.names)                             0.100     5.785
$abc$13858$new_n2940_.out[0] (.names)                            0.235     6.020
$abc$13858$new_n2945_.in[4] (.names)                             0.332     6.352
$abc$13858$new_n2945_.out[0] (.names)                            0.235     6.587
$abc$13858$new_n2951_.in[4] (.names)                             0.100     6.687
$abc$13858$new_n2951_.out[0] (.names)                            0.235     6.922
$abc$13858$new_n2954_.in[2] (.names)                             0.100     7.022
$abc$13858$new_n2954_.out[0] (.names)                            0.235     7.257
$abc$13858$new_n2953_.in[3] (.names)                             0.100     7.357
$abc$13858$new_n2953_.out[0] (.names)                            0.235     7.592
$0\C[31:0][30].in[1] (.names)                                    0.409     8.000
$0\C[31:0][30].out[0] (.names)                                   0.235     8.235
C[30].D[0] (.latch)                                              0.000     8.235
data arrival time                                                          8.235

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.259


#Path 21
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3027_.in[4] (.names)                             0.100     6.289
$abc$13858$new_n3027_.out[0] (.names)                            0.235     6.524
$abc$13858$new_n3033_.in[4] (.names)                             0.100     6.624
$abc$13858$new_n3033_.out[0] (.names)                            0.235     6.859
$abc$13858$new_n3038_.in[4] (.names)                             0.100     6.959
$abc$13858$new_n3038_.out[0] (.names)                            0.235     7.194
$abc$13858$new_n3040_.in[2] (.names)                             0.398     7.593
$abc$13858$new_n3040_.out[0] (.names)                            0.235     7.828
$0\B[31:0][30].in[4] (.names)                                    0.100     7.928
$0\B[31:0][30].out[0] (.names)                                   0.261     8.189
B[30].D[0] (.latch)                                              0.000     8.189
data arrival time                                                          8.189

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.212


#Path 22
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3133_.in[3] (.names)                             0.485     4.730
$abc$13858$new_n3133_.out[0] (.names)                            0.261     4.991
$abc$13858$new_n3156_.in[4] (.names)                             0.266     5.256
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.517
$abc$13858$new_n3183_.in[4] (.names)                             0.100     5.617
$abc$13858$new_n3183_.out[0] (.names)                            0.261     5.878
$abc$13858$new_n3221_.in[4] (.names)                             0.336     6.214
$abc$13858$new_n3221_.out[0] (.names)                            0.261     6.475
$abc$13858$new_n3210_.in[0] (.names)                             0.100     6.575
$abc$13858$new_n3210_.out[0] (.names)                            0.235     6.810
$abc$13858$new_n3209_.in[0] (.names)                             0.403     7.213
$abc$13858$new_n3209_.out[0] (.names)                            0.235     7.448
$0\A[31:0][14].in[5] (.names)                                    0.403     7.852
$0\A[31:0][14].out[0] (.names)                                   0.261     8.113
A[14].D[0] (.latch)                                              0.000     8.113
data arrival time                                                          8.113

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[14].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.113
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.136


#Path 23
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.108
$abc$13858$new_n2764_.out[0] (.names)                            0.235     6.343
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.443
$abc$13858$new_n2769_.out[0] (.names)                            0.235     6.678
$abc$13858$new_n2774_.in[4] (.names)                             0.100     6.778
$abc$13858$new_n2774_.out[0] (.names)                            0.235     7.013
$abc$13858$new_n2776_.in[2] (.names)                             0.100     7.113
$abc$13858$new_n2776_.out[0] (.names)                            0.235     7.348
$abc$13858$new_n2779_.in[4] (.names)                             0.100     7.448
$abc$13858$new_n2779_.out[0] (.names)                            0.261     7.709
$0\E[31:0][31].in[2] (.names)                                    0.100     7.809
$0\E[31:0][31].out[0] (.names)                                   0.235     8.044
E[31].D[0] (.latch)                                              0.000     8.044
data arrival time                                                          8.044

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.068


#Path 24
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.108
$abc$13858$new_n2764_.out[0] (.names)                            0.235     6.343
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.443
$abc$13858$new_n2769_.out[0] (.names)                            0.235     6.678
$abc$13858$new_n2774_.in[4] (.names)                             0.100     6.778
$abc$13858$new_n2774_.out[0] (.names)                            0.235     7.013
$abc$13858$new_n2773_.in[3] (.names)                             0.411     7.424
$abc$13858$new_n2773_.out[0] (.names)                            0.235     7.659
$0\E[31:0][29].in[1] (.names)                                    0.100     7.759
$0\E[31:0][29].out[0] (.names)                                   0.235     7.994
E[29].D[0] (.latch)                                              0.000     7.994
data arrival time                                                          7.994

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.018


#Path 25
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3027_.in[4] (.names)                             0.100     6.289
$abc$13858$new_n3027_.out[0] (.names)                            0.235     6.524
$abc$13858$new_n3033_.in[4] (.names)                             0.100     6.624
$abc$13858$new_n3033_.out[0] (.names)                            0.235     6.859
$abc$13858$new_n3035_.in[5] (.names)                             0.100     6.959
$abc$13858$new_n3035_.out[0] (.names)                            0.261     7.220
$0\B[31:0][28].in[1] (.names)                                    0.411     7.632
$0\B[31:0][28].out[0] (.names)                                   0.261     7.893
B[28].D[0] (.latch)                                              0.000     7.893
data arrival time                                                          7.893

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.893
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.916


#Path 26
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2940_.in[4] (.names)                             0.100     5.785
$abc$13858$new_n2940_.out[0] (.names)                            0.235     6.020
$abc$13858$new_n2945_.in[4] (.names)                             0.332     6.352
$abc$13858$new_n2945_.out[0] (.names)                            0.235     6.587
$abc$13858$new_n2951_.in[4] (.names)                             0.100     6.687
$abc$13858$new_n2951_.out[0] (.names)                            0.235     6.922
$abc$13858$new_n2950_.in[3] (.names)                             0.394     7.315
$abc$13858$new_n2950_.out[0] (.names)                            0.235     7.550
$0\C[31:0][29].in[1] (.names)                                    0.100     7.650
$0\C[31:0][29].out[0] (.names)                                   0.235     7.885
C[29].D[0] (.latch)                                              0.000     7.885
data arrival time                                                          7.885

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.885
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.909


#Path 27
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.947
$abc$13858$new_n2851_.out[0] (.names)                            0.235     6.182
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.282
$abc$13858$new_n2856_.out[0] (.names)                            0.235     6.517
$abc$13858$new_n2862_.in[4] (.names)                             0.100     6.617
$abc$13858$new_n2862_.out[0] (.names)                            0.235     6.852
$abc$13858$new_n2865_.in[0] (.names)                             0.100     6.952
$abc$13858$new_n2865_.out[0] (.names)                            0.235     7.187
$abc$13858$new_n2867_.in[4] (.names)                             0.100     7.287
$abc$13858$new_n2867_.out[0] (.names)                            0.235     7.522
$0\D[31:0][31].in[2] (.names)                                    0.100     7.622
$0\D[31:0][31].out[0] (.names)                                   0.261     7.883
D[31].D[0] (.latch)                                              0.000     7.883
data arrival time                                                          7.883

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.883
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.906


#Path 28
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.947
$abc$13858$new_n2851_.out[0] (.names)                            0.235     6.182
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.282
$abc$13858$new_n2856_.out[0] (.names)                            0.235     6.517
$abc$13858$new_n2862_.in[4] (.names)                             0.100     6.617
$abc$13858$new_n2862_.out[0] (.names)                            0.235     6.852
$abc$13858$new_n2861_.in[3] (.names)                             0.404     7.256
$abc$13858$new_n2861_.out[0] (.names)                            0.261     7.517
$0\D[31:0][29].in[1] (.names)                                    0.100     7.617
$0\D[31:0][29].out[0] (.names)                                   0.261     7.878
D[29].D[0] (.latch)                                              0.000     7.878
data arrival time                                                          7.878

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.901


#Path 29
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3027_.in[4] (.names)                             0.100     6.289
$abc$13858$new_n3027_.out[0] (.names)                            0.235     6.524
$abc$13858$new_n3033_.in[4] (.names)                             0.100     6.624
$abc$13858$new_n3033_.out[0] (.names)                            0.235     6.859
$abc$13858$new_n3038_.in[4] (.names)                             0.100     6.959
$abc$13858$new_n3038_.out[0] (.names)                            0.235     7.194
$abc$13858$new_n3037_.in[3] (.names)                             0.100     7.294
$abc$13858$new_n3037_.out[0] (.names)                            0.235     7.529
$0\B[31:0][29].in[2] (.names)                                    0.100     7.629
$0\B[31:0][29].out[0] (.names)                                   0.235     7.864
B[29].D[0] (.latch)                                              0.000     7.864
data arrival time                                                          7.864

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.888


#Path 30
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.947
$abc$13858$new_n2851_.out[0] (.names)                            0.235     6.182
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.282
$abc$13858$new_n2856_.out[0] (.names)                            0.235     6.517
$abc$13858$new_n2862_.in[4] (.names)                             0.100     6.617
$abc$13858$new_n2862_.out[0] (.names)                            0.235     6.852
$abc$13858$new_n2865_.in[0] (.names)                             0.100     6.952
$abc$13858$new_n2865_.out[0] (.names)                            0.235     7.187
$abc$13858$new_n2864_.in[3] (.names)                             0.100     7.287
$abc$13858$new_n2864_.out[0] (.names)                            0.235     7.522
$0\D[31:0][30].in[1] (.names)                                    0.100     7.622
$0\D[31:0][30].out[0] (.names)                                   0.235     7.857
D[30].D[0] (.latch)                                              0.000     7.857
data arrival time                                                          7.857

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.857
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.880


#Path 31
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3165_.in[4] (.names)                             0.523     6.085
$abc$13858$new_n3165_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3181_.in[1] (.names)                             0.100     6.420
$abc$13858$new_n3181_.out[0] (.names)                            0.235     6.655
$abc$13858$new_n3193_.in[5] (.names)                             0.264     6.919
$abc$13858$new_n3193_.out[0] (.names)                            0.261     7.180
$abc$13858$new_n3192_.in[4] (.names)                             0.100     7.280
$abc$13858$new_n3192_.out[0] (.names)                            0.235     7.515
$0\A[31:0][13].in[2] (.names)                                    0.100     7.615
$0\A[31:0][13].out[0] (.names)                                   0.235     7.850
A[13].D[0] (.latch)                                              0.000     7.850
data arrival time                                                          7.850

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[13].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.850
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.873


#Path 32
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[12].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3165_.in[4] (.names)                             0.523     6.085
$abc$13858$new_n3165_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3181_.in[1] (.names)                             0.100     6.420
$abc$13858$new_n3181_.out[0] (.names)                            0.235     6.655
$abc$13858$new_n3180_.in[3] (.names)                             0.336     6.991
$abc$13858$new_n3180_.out[0] (.names)                            0.235     7.226
$0\A[31:0][12].in[1] (.names)                                    0.337     7.562
$0\A[31:0][12].out[0] (.names)                                   0.235     7.797
A[12].D[0] (.latch)                                              0.000     7.797
data arrival time                                                          7.797

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[12].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.797
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.821


#Path 33
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3027_.in[4] (.names)                             0.100     6.289
$abc$13858$new_n3027_.out[0] (.names)                            0.235     6.524
$abc$13858$new_n3033_.in[4] (.names)                             0.100     6.624
$abc$13858$new_n3033_.out[0] (.names)                            0.235     6.859
$abc$13858$new_n3032_.in[3] (.names)                             0.100     6.959
$abc$13858$new_n3032_.out[0] (.names)                            0.235     7.194
$0\B[31:0][27].in[2] (.names)                                    0.337     7.531
$0\B[31:0][27].out[0] (.names)                                   0.235     7.766
B[27].D[0] (.latch)                                              0.000     7.766
data arrival time                                                          7.766

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.789


#Path 34
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.947
$abc$13858$new_n2851_.out[0] (.names)                            0.235     6.182
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.282
$abc$13858$new_n2856_.out[0] (.names)                            0.235     6.517
$abc$13858$new_n2859_.in[4] (.names)                             0.100     6.617
$abc$13858$new_n2859_.out[0] (.names)                            0.235     6.852
$abc$13858$new_n2858_.in[3] (.names)                             0.266     7.117
$abc$13858$new_n2858_.out[0] (.names)                            0.261     7.378
$0\D[31:0][28].in[1] (.names)                                    0.100     7.478
$0\D[31:0][28].out[0] (.names)                                   0.235     7.713
D[28].D[0] (.latch)                                              0.000     7.713
data arrival time                                                          7.713

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.713
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.737


#Path 35
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.108
$abc$13858$new_n2764_.out[0] (.names)                            0.235     6.343
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.443
$abc$13858$new_n2769_.out[0] (.names)                            0.235     6.678
$abc$13858$new_n2774_.in[4] (.names)                             0.100     6.778
$abc$13858$new_n2774_.out[0] (.names)                            0.235     7.013
$abc$13858$new_n2776_.in[2] (.names)                             0.100     7.113
$abc$13858$new_n2776_.out[0] (.names)                            0.235     7.348
$0\E[31:0][30].in[4] (.names)                                    0.100     7.448
$0\E[31:0][30].out[0] (.names)                                   0.261     7.709
E[30].D[0] (.latch)                                              0.000     7.709
data arrival time                                                          7.709

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.733


#Path 36
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2940_.in[4] (.names)                             0.100     5.785
$abc$13858$new_n2940_.out[0] (.names)                            0.235     6.020
$abc$13858$new_n2945_.in[4] (.names)                             0.332     6.352
$abc$13858$new_n2945_.out[0] (.names)                            0.235     6.587
$abc$13858$new_n2944_.in[3] (.names)                             0.474     7.060
$abc$13858$new_n2944_.out[0] (.names)                            0.235     7.295
$0\C[31:0][27].in[2] (.names)                                    0.100     7.395
$0\C[31:0][27].out[0] (.names)                                   0.235     7.630
C[27].D[0] (.latch)                                              0.000     7.630
data arrival time                                                          7.630

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.654


#Path 37
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2940_.in[4] (.names)                             0.100     5.785
$abc$13858$new_n2940_.out[0] (.names)                            0.235     6.020
$abc$13858$new_n2945_.in[4] (.names)                             0.332     6.352
$abc$13858$new_n2945_.out[0] (.names)                            0.235     6.587
$abc$13858$new_n2948_.in[4] (.names)                             0.100     6.687
$abc$13858$new_n2948_.out[0] (.names)                            0.235     6.922
$abc$13858$new_n2947_.in[3] (.names)                             0.100     7.022
$abc$13858$new_n2947_.out[0] (.names)                            0.261     7.283
$0\C[31:0][28].in[1] (.names)                                    0.100     7.383
$0\C[31:0][28].out[0] (.names)                                   0.235     7.618
C[28].D[0] (.latch)                                              0.000     7.618
data arrival time                                                          7.618

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.618
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.641


#Path 38
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.108
$abc$13858$new_n2764_.out[0] (.names)                            0.235     6.343
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.443
$abc$13858$new_n2769_.out[0] (.names)                            0.235     6.678
$abc$13858$new_n2768_.in[3] (.names)                             0.338     7.016
$abc$13858$new_n2768_.out[0] (.names)                            0.235     7.251
$0\E[31:0][27].in[1] (.names)                                    0.100     7.351
$0\E[31:0][27].out[0] (.names)                                   0.235     7.586
E[27].D[0] (.latch)                                              0.000     7.586
data arrival time                                                          7.586

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.610


#Path 39
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.108
$abc$13858$new_n2764_.out[0] (.names)                            0.235     6.343
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.443
$abc$13858$new_n2769_.out[0] (.names)                            0.235     6.678
$abc$13858$new_n2771_.in[5] (.names)                             0.100     6.778
$abc$13858$new_n2771_.out[0] (.names)                            0.261     7.039
$0\E[31:0][28].in[1] (.names)                                    0.264     7.303
$0\E[31:0][28].out[0] (.names)                                   0.261     7.564
E[28].D[0] (.latch)                                              0.000     7.564
data arrival time                                                          7.564

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.588


#Path 40
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3027_.in[4] (.names)                             0.100     6.289
$abc$13858$new_n3027_.out[0] (.names)                            0.235     6.524
$abc$13858$new_n3030_.in[4] (.names)                             0.100     6.624
$abc$13858$new_n3030_.out[0] (.names)                            0.235     6.859
$abc$13858$new_n3029_.in[3] (.names)                             0.100     6.959
$abc$13858$new_n3029_.out[0] (.names)                            0.261     7.220
$0\B[31:0][26].in[1] (.names)                                    0.100     7.320
$0\B[31:0][26].out[0] (.names)                                   0.235     7.555
B[26].D[0] (.latch)                                              0.000     7.555
data arrival time                                                          7.555

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.579


#Path 41
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3024_.in[4] (.names)                             0.100     6.289
$abc$13858$new_n3024_.out[0] (.names)                            0.235     6.524
$abc$13858$new_n3023_.in[3] (.names)                             0.401     6.925
$abc$13858$new_n3023_.out[0] (.names)                            0.261     7.186
$0\B[31:0][24].in[1] (.names)                                    0.100     7.286
$0\B[31:0][24].out[0] (.names)                                   0.235     7.521
B[24].D[0] (.latch)                                              0.000     7.521
data arrival time                                                          7.521

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.521
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.545


#Path 42
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[9].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3144_.in[2] (.names)                             0.523     6.085
$abc$13858$new_n3144_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3143_.in[3] (.names)                             0.327     6.647
$abc$13858$new_n3143_.out[0] (.names)                            0.235     6.882
$0\A[31:0][9].in[2] (.names)                                     0.400     7.282
$0\A[31:0][9].out[0] (.names)                                    0.235     7.517
A[9].D[0] (.latch)                                               0.000     7.517
data arrival time                                                          7.517

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[9].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.541


#Path 43
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3027_.in[4] (.names)                             0.100     6.289
$abc$13858$new_n3027_.out[0] (.names)                            0.235     6.524
$abc$13858$new_n3026_.in[3] (.names)                             0.410     6.934
$abc$13858$new_n3026_.out[0] (.names)                            0.235     7.169
$0\B[31:0][25].in[2] (.names)                                    0.100     7.269
$0\B[31:0][25].out[0] (.names)                                   0.235     7.504
B[25].D[0] (.latch)                                              0.000     7.504
data arrival time                                                          7.504

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.528


#Path 44
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.947
$abc$13858$new_n2851_.out[0] (.names)                            0.235     6.182
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.282
$abc$13858$new_n2856_.out[0] (.names)                            0.235     6.517
$abc$13858$new_n2855_.in[3] (.names)                             0.410     6.926
$abc$13858$new_n2855_.out[0] (.names)                            0.235     7.161
$0\D[31:0][27].in[1] (.names)                                    0.100     7.261
$0\D[31:0][27].out[0] (.names)                                   0.235     7.496
D[27].D[0] (.latch)                                              0.000     7.496
data arrival time                                                          7.496

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.496
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.520


#Path 45
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2761_.in[4] (.names)                             0.100     6.108
$abc$13858$new_n2761_.out[0] (.names)                            0.235     6.343
$abc$13858$new_n2760_.in[3] (.names)                             0.408     6.751
$abc$13858$new_n2760_.out[0] (.names)                            0.261     7.012
$0\E[31:0][24].in[1] (.names)                                    0.100     7.112
$0\E[31:0][24].out[0] (.names)                                   0.235     7.347
E[24].D[0] (.latch)                                              0.000     7.347
data arrival time                                                          7.347

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.371


#Path 46
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[10].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3133_.in[3] (.names)                             0.485     4.730
$abc$13858$new_n3133_.out[0] (.names)                            0.261     4.991
$abc$13858$new_n3156_.in[4] (.names)                             0.266     5.256
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.517
$abc$13858$new_n3155_.in[1] (.names)                             0.264     5.782
$abc$13858$new_n3155_.out[0] (.names)                            0.235     6.017
$abc$13858$new_n3154_.in[0] (.names)                             0.410     6.426
$abc$13858$new_n3154_.out[0] (.names)                            0.235     6.661
$0\A[31:0][10].in[5] (.names)                                    0.400     7.062
$0\A[31:0][10].out[0] (.names)                                   0.261     7.323
A[10].D[0] (.latch)                                              0.000     7.323
data arrival time                                                          7.323

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[10].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.346


#Path 47
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.108
$abc$13858$new_n2764_.out[0] (.names)                            0.235     6.343
$abc$13858$new_n2766_.in[5] (.names)                             0.333     6.676
$abc$13858$new_n2766_.out[0] (.names)                            0.261     6.937
$0\E[31:0][26].in[1] (.names)                                    0.100     7.037
$0\E[31:0][26].out[0] (.names)                                   0.261     7.298
E[26].D[0] (.latch)                                              0.000     7.298
data arrival time                                                          7.298

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.298
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.321


#Path 48
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[11].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3165_.in[4] (.names)                             0.523     6.085
$abc$13858$new_n3165_.out[0] (.names)                            0.235     6.320
$abc$13858$new_n3178_.in[1] (.names)                             0.100     6.420
$abc$13858$new_n3178_.out[0] (.names)                            0.235     6.655
$0\A[31:0][11].in[4] (.names)                                    0.331     6.986
$0\A[31:0][11].out[0] (.names)                                   0.261     7.247
A[11].D[0] (.latch)                                              0.000     7.247
data arrival time                                                          7.247

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[11].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.270


#Path 49
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3018_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3018_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3017_.in[3] (.names)                             0.405     6.594
$abc$13858$new_n3017_.out[0] (.names)                            0.261     6.855
$0\B[31:0][22].in[1] (.names)                                    0.100     6.955
$0\B[31:0][22].out[0] (.names)                                   0.235     7.190
B[22].D[0] (.latch)                                              0.000     7.190
data arrival time                                                          7.190

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.190
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.214


#Path 50
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.108
$abc$13858$new_n2764_.out[0] (.names)                            0.235     6.343
$abc$13858$new_n2763_.in[3] (.names)                             0.263     6.606
$abc$13858$new_n2763_.out[0] (.names)                            0.235     6.841
$0\E[31:0][25].in[2] (.names)                                    0.100     6.941
$0\E[31:0][25].out[0] (.names)                                   0.235     7.176
E[25].D[0] (.latch)                                              0.000     7.176
data arrival time                                                          7.176

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.200


#Path 51
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.947
$abc$13858$new_n2851_.out[0] (.names)                            0.235     6.182
$abc$13858$new_n2850_.in[3] (.names)                             0.410     6.591
$abc$13858$new_n2850_.out[0] (.names)                            0.235     6.826
$0\D[31:0][25].in[1] (.names)                                    0.100     6.926
$0\D[31:0][25].out[0] (.names)                                   0.235     7.161
D[25].D[0] (.latch)                                              0.000     7.161
data arrival time                                                          7.161

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.161
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.185


#Path 52
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.947
$abc$13858$new_n2851_.out[0] (.names)                            0.235     6.182
$abc$13858$new_n2853_.in[5] (.names)                             0.334     6.516
$abc$13858$new_n2853_.out[0] (.names)                            0.261     6.777
$0\D[31:0][26].in[1] (.names)                                    0.100     6.877
$0\D[31:0][26].out[0] (.names)                                   0.261     7.138
D[26].D[0] (.latch)                                              0.000     7.138
data arrival time                                                          7.138

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.162


#Path 53
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2848_.in[5] (.names)                             0.411     6.257
$abc$13858$new_n2848_.out[0] (.names)                            0.261     6.518
$0\D[31:0][24].in[1] (.names)                                    0.338     6.856
$0\D[31:0][24].out[0] (.names)                                   0.261     7.117
D[24].D[0] (.latch)                                              0.000     7.117
data arrival time                                                          7.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.141


#Path 54
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[8].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3121_.in[4] (.names)                             0.412     4.657
$abc$13858$new_n3121_.out[0] (.names)                            0.261     4.918
$abc$13858$new_n3131_.in[3] (.names)                             0.408     5.326
$abc$13858$new_n3131_.out[0] (.names)                            0.235     5.561
$abc$13858$new_n3130_.in[3] (.names)                             0.597     6.158
$abc$13858$new_n3130_.out[0] (.names)                            0.261     6.419
$0\A[31:0][8].in[0] (.names)                                     0.415     6.834
$0\A[31:0][8].out[0] (.names)                                    0.235     7.069
A[8].D[0] (.latch)                                               0.000     7.069
data arrival time                                                          7.069

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[8].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.069
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.092


#Path 55
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3021_.in[4] (.names)                             0.469     5.954
$abc$13858$new_n3021_.out[0] (.names)                            0.235     6.189
$abc$13858$new_n3020_.in[3] (.names)                             0.264     6.453
$abc$13858$new_n3020_.out[0] (.names)                            0.235     6.688
$0\B[31:0][23].in[2] (.names)                                    0.100     6.788
$0\B[31:0][23].out[0] (.names)                                   0.235     7.023
B[23].D[0] (.latch)                                              0.000     7.023
data arrival time                                                          7.023

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.023
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.047


#Path 56
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2940_.in[4] (.names)                             0.100     5.785
$abc$13858$new_n2940_.out[0] (.names)                            0.235     6.020
$abc$13858$new_n2939_.in[3] (.names)                             0.100     6.120
$abc$13858$new_n2939_.out[0] (.names)                            0.235     6.355
$0\C[31:0][25].in[1] (.names)                                    0.408     6.763
$0\C[31:0][25].out[0] (.names)                                   0.235     6.998
C[25].D[0] (.latch)                                              0.000     6.998
data arrival time                                                          6.998

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.022


#Path 57
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2758_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2757_.in[3] (.names)                             0.334     6.342
$abc$13858$new_n2757_.out[0] (.names)                            0.235     6.577
$0\E[31:0][23].in[2] (.names)                                    0.100     6.677
$0\E[31:0][23].out[0] (.names)                                   0.235     6.912
E[23].D[0] (.latch)                                              0.000     6.912
data arrival time                                                          6.912

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.936


#Path 58
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2755_.in[4] (.names)                             0.100     5.773
$abc$13858$new_n2755_.out[0] (.names)                            0.235     6.008
$abc$13858$new_n2754_.in[3] (.names)                             0.262     6.270
$abc$13858$new_n2754_.out[0] (.names)                            0.261     6.531
$0\E[31:0][22].in[1] (.names)                                    0.100     6.631
$0\E[31:0][22].out[0] (.names)                                   0.235     6.866
E[22].D[0] (.latch)                                              0.000     6.866
data arrival time                                                          6.866

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.890


#Path 59
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.612
$abc$13858$new_n2846_.out[0] (.names)                            0.235     5.847
$abc$13858$new_n2845_.in[3] (.names)                             0.408     6.254
$abc$13858$new_n2845_.out[0] (.names)                            0.235     6.489
$0\D[31:0][23].in[1] (.names)                                    0.100     6.589
$0\D[31:0][23].out[0] (.names)                                   0.235     6.824
D[23].D[0] (.latch)                                              0.000     6.824
data arrival time                                                          6.824

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.848


#Path 60
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2940_.in[4] (.names)                             0.100     5.785
$abc$13858$new_n2940_.out[0] (.names)                            0.235     6.020
$abc$13858$new_n2942_.in[5] (.names)                             0.100     6.120
$abc$13858$new_n2942_.out[0] (.names)                            0.261     6.381
$0\C[31:0][26].in[1] (.names)                                    0.100     6.481
$0\C[31:0][26].out[0] (.names)                                   0.261     6.742
C[26].D[0] (.latch)                                              0.000     6.742
data arrival time                                                          6.742

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.742
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.765


#Path 61
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2937_.in[5] (.names)                             0.411     6.096
$abc$13858$new_n2937_.out[0] (.names)                            0.261     6.357
$0\C[31:0][24].in[1] (.names)                                    0.100     6.457
$0\C[31:0][24].out[0] (.names)                                   0.261     6.718
C[24].D[0] (.latch)                                              0.000     6.718
data arrival time                                                          6.718

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.718
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.742


#Path 62
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2843_.in[5] (.names)                             0.334     5.846
$abc$13858$new_n2843_.out[0] (.names)                            0.261     6.107
$0\D[31:0][22].in[1] (.names)                                    0.332     6.439
$0\D[31:0][22].out[0] (.names)                                   0.261     6.700
D[22].D[0] (.latch)                                              0.000     6.700
data arrival time                                                          6.700

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.700
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.723


#Path 63
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2935_.in[4] (.names)                             0.100     5.450
$abc$13858$new_n2935_.out[0] (.names)                            0.235     5.685
$abc$13858$new_n2934_.in[3] (.names)                             0.339     6.024
$abc$13858$new_n2934_.out[0] (.names)                            0.235     6.259
$0\C[31:0][23].in[2] (.names)                                    0.100     6.359
$0\C[31:0][23].out[0] (.names)                                   0.235     6.594
C[23].D[0] (.latch)                                              0.000     6.594
data arrival time                                                          6.594

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.617


#Path 64
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2752_.in[4] (.names)                             0.478     5.438
$abc$13858$new_n2752_.out[0] (.names)                            0.235     5.673
$abc$13858$new_n2751_.in[3] (.names)                             0.335     6.008
$abc$13858$new_n2751_.out[0] (.names)                            0.235     6.243
$0\E[31:0][21].in[1] (.names)                                    0.100     6.343
$0\E[31:0][21].out[0] (.names)                                   0.235     6.578
E[21].D[0] (.latch)                                              0.000     6.578
data arrival time                                                          6.578

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.578
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.602


#Path 65
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.250
$abc$13858$new_n3015_.out[0] (.names)                            0.235     5.485
$abc$13858$new_n3014_.in[3] (.names)                             0.481     5.966
$abc$13858$new_n3014_.out[0] (.names)                            0.235     6.201
$0\B[31:0][21].in[1] (.names)                                    0.100     6.301
$0\B[31:0][21].out[0] (.names)                                   0.235     6.536
B[21].D[0] (.latch)                                              0.000     6.536
data arrival time                                                          6.536

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.559


#Path 66
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2927_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2927_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2926_.in[3] (.names)                             0.330     5.680
$abc$13858$new_n2926_.out[0] (.names)                            0.261     5.941
$0\C[31:0][20].in[1] (.names)                                    0.330     6.270
$0\C[31:0][20].out[0] (.names)                                   0.235     6.505
C[20].D[0] (.latch)                                              0.000     6.505
data arrival time                                                          6.505

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.529


#Path 67
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2841_.in[4] (.names)                             0.473     5.277
$abc$13858$new_n2841_.out[0] (.names)                            0.235     5.512
$abc$13858$new_n2840_.in[3] (.names)                             0.335     5.847
$abc$13858$new_n2840_.out[0] (.names)                            0.235     6.082
$0\D[31:0][21].in[2] (.names)                                    0.100     6.182
$0\D[31:0][21].out[0] (.names)                                   0.235     6.417
D[21].D[0] (.latch)                                              0.000     6.417
data arrival time                                                          6.417

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.417
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.440


#Path 68
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2838_.in[4] (.names)                             0.330     5.133
$abc$13858$new_n2838_.out[0] (.names)                            0.235     5.368
$abc$13858$new_n2837_.in[3] (.names)                             0.100     5.468
$abc$13858$new_n2837_.out[0] (.names)                            0.261     5.729
$0\D[31:0][20].in[1] (.names)                                    0.413     6.142
$0\D[31:0][20].out[0] (.names)                                   0.235     6.377
D[20].D[0] (.latch)                                              0.000     6.377
data arrival time                                                          6.377

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.377
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.401


#Path 69
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2929_.in[3] (.names)                             0.332     5.682
$abc$13858$new_n2929_.out[0] (.names)                            0.235     5.917
$0\C[31:0][21].in[2] (.names)                                    0.100     6.017
$0\C[31:0][21].out[0] (.names)                                   0.235     6.252
C[21].D[0] (.latch)                                              0.000     6.252
data arrival time                                                          6.252

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.252
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.275


#Path 70
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2930_.in[4] (.names)                             0.401     5.115
$abc$13858$new_n2930_.out[0] (.names)                            0.235     5.350
$abc$13858$new_n2932_.in[5] (.names)                             0.266     5.616
$abc$13858$new_n2932_.out[0] (.names)                            0.261     5.877
$0\C[31:0][22].in[1] (.names)                                    0.100     5.977
$0\C[31:0][22].out[0] (.names)                                   0.261     6.238
C[22].D[0] (.latch)                                              0.000     6.238
data arrival time                                                          6.238

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.261


#Path 71
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2749_.in[4] (.names)                             0.100     5.060
$abc$13858$new_n2749_.out[0] (.names)                            0.235     5.295
$abc$13858$new_n2748_.in[3] (.names)                             0.327     5.622
$abc$13858$new_n2748_.out[0] (.names)                            0.261     5.883
$0\E[31:0][20].in[1] (.names)                                    0.100     5.983
$0\E[31:0][20].out[0] (.names)                                   0.235     6.218
E[20].D[0] (.latch)                                              0.000     6.218
data arrival time                                                          6.218

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.218
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.242


#Path 72
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3109_.in[1] (.names)                             0.412     4.657
$abc$13858$new_n3109_.out[0] (.names)                            0.235     4.892
$abc$13858$new_n3128_.in[1] (.names)                             0.411     5.303
$abc$13858$new_n3128_.out[0] (.names)                            0.235     5.538
$0\A[31:0][7].in[4] (.names)                                     0.411     5.948
$0\A[31:0][7].out[0] (.names)                                    0.261     6.209
A[7].D[0] (.latch)                                               0.000     6.209
data arrival time                                                          6.209

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[7].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.209
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.233


#Path 73
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3007_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3007_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3006_.in[3] (.names)                             0.416     5.566
$abc$13858$new_n3006_.out[0] (.names)                            0.261     5.827
$0\B[31:0][18].in[1] (.names)                                    0.100     5.927
$0\B[31:0][18].out[0] (.names)                                   0.235     6.162
B[18].D[0] (.latch)                                              0.000     6.162
data arrival time                                                          6.162

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.162
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.185


#Path 74
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3009_.in[3] (.names)                             0.408     5.558
$abc$13858$new_n3009_.out[0] (.names)                            0.235     5.793
$0\B[31:0][19].in[2] (.names)                                    0.100     5.893
$0\B[31:0][19].out[0] (.names)                                   0.235     6.128
B[19].D[0] (.latch)                                              0.000     6.128
data arrival time                                                          6.128

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.128
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.152


#Path 75
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         0.042     0.042
round[5].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1946_.in[0] (.names)                             0.282     0.449
$abc$13858$new_n1946_.out[0] (.names)                            0.235     0.684
$abc$13858$new_n3050_.in[2] (.names)                             0.337     1.020
$abc$13858$new_n3050_.out[0] (.names)                            0.261     1.281
$abc$13858$new_n3088_.in[4] (.names)                             0.334     1.616
$abc$13858$new_n3088_.out[0] (.names)                            0.235     1.851
$abc$13858$new_n3087_.in[1] (.names)                             0.409     2.259
$abc$13858$new_n3087_.out[0] (.names)                            0.235     2.494
$abc$13858$new_n3086_.in[1] (.names)                             0.402     2.897
$abc$13858$new_n3086_.out[0] (.names)                            0.235     3.132
$abc$13858$new_n3101_.in[1] (.names)                             0.327     3.459
$abc$13858$new_n3101_.out[0] (.names)                            0.261     3.720
$abc$13858$new_n3118_.in[0] (.names)                             0.264     3.984
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.245
$abc$13858$new_n3109_.in[1] (.names)                             0.412     4.657
$abc$13858$new_n3109_.out[0] (.names)                            0.235     4.892
$abc$13858$new_n3107_.in[0] (.names)                             0.339     5.231
$abc$13858$new_n3107_.out[0] (.names)                            0.235     5.466
$0\A[31:0][6].in[1] (.names)                                     0.330     5.796
$0\A[31:0][6].out[0] (.names)                                    0.235     6.031
A[6].D[0] (.latch)                                               0.000     6.031
data arrival time                                                          6.031

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[6].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.055


#Path 76
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3003_.in[3] (.names)                             0.334     5.149
$abc$13858$new_n3003_.out[0] (.names)                            0.235     5.384
$0\B[31:0][17].in[1] (.names)                                    0.400     5.783
$0\B[31:0][17].out[0] (.names)                                   0.235     6.018
B[17].D[0] (.latch)                                              0.000     6.018
data arrival time                                                          6.018

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.042


#Path 77
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2743_.in[5] (.names)                             0.326     4.951
$abc$13858$new_n2743_.out[0] (.names)                            0.261     5.212
$0\E[31:0][18].in[1] (.names)                                    0.465     5.677
$0\E[31:0][18].out[0] (.names)                                   0.261     5.938
E[18].D[0] (.latch)                                              0.000     5.938
data arrival time                                                          5.938

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.938
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.961


#Path 78
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3004_.in[2] (.names)                             0.100     4.580
$abc$13858$new_n3004_.out[0] (.names)                            0.235     4.815
$abc$13858$new_n3010_.in[4] (.names)                             0.100     4.915
$abc$13858$new_n3010_.out[0] (.names)                            0.235     5.150
$abc$13858$new_n3012_.in[5] (.names)                             0.100     5.250
$abc$13858$new_n3012_.out[0] (.names)                            0.261     5.511
$0\B[31:0][20].in[1] (.names)                                    0.100     5.611
$0\B[31:0][20].out[0] (.names)                                   0.261     5.872
B[20].D[0] (.latch)                                              0.000     5.872
data arrival time                                                          5.872

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.872
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.896


#Path 79
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.725
$abc$13858$new_n2746_.out[0] (.names)                            0.235     4.960
$abc$13858$new_n2745_.in[3] (.names)                             0.258     5.218
$abc$13858$new_n2745_.out[0] (.names)                            0.235     5.453
$0\E[31:0][19].in[1] (.names)                                    0.100     5.553
$0\E[31:0][19].out[0] (.names)                                   0.235     5.788
E[19].D[0] (.latch)                                              0.000     5.788
data arrival time                                                          5.788

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.788
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.812


#Path 80
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2832_.in[5] (.names)                             0.400     4.640
$abc$13858$new_n2832_.out[0] (.names)                            0.261     4.901
$0\D[31:0][18].in[1] (.names)                                    0.544     5.445
$0\D[31:0][18].out[0] (.names)                                   0.261     5.706
D[18].D[0] (.latch)                                              0.000     5.706
data arrival time                                                          5.706

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.706
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.730


#Path 81
Startpoint: round[2].Q[0] (.latch clocked by clk_i)
Endpoint  : A[5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[2].clk[0] (.latch)                                         0.042     0.042
round[2].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[2] (.names)                             0.357     0.523
$abc$13858$new_n1928_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n3048_.in[2] (.names)                             0.265     1.023
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.284
$abc$13858$new_n3068_.in[4] (.names)                             0.400     1.684
$abc$13858$new_n3068_.out[0] (.names)                            0.261     1.945
$abc$13858$new_n3077_.in[0] (.names)                             0.264     2.209
$abc$13858$new_n3077_.out[0] (.names)                            0.235     2.444
$abc$13858$new_n3076_.in[4] (.names)                             0.338     2.782
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.043
$abc$13858$new_n3074_.in[1] (.names)                             0.264     3.308
$abc$13858$new_n3074_.out[0] (.names)                            0.235     3.543
$abc$13858$new_n3094_.in[0] (.names)                             0.100     3.643
$abc$13858$new_n3094_.out[0] (.names)                            0.261     3.904
$abc$13858$new_n3461_.in[5] (.names)                             0.475     4.378
$abc$13858$new_n3461_.out[0] (.names)                            0.261     4.639
$abc$13858$new_n3462_.in[1] (.names)                             0.100     4.739
$abc$13858$new_n3462_.out[0] (.names)                            0.235     4.974
$0\A[31:0][5].in[1] (.names)                                     0.334     5.309
$0\A[31:0][5].out[0] (.names)                                    0.235     5.544
A[5].D[0] (.latch)                                               0.000     5.544
data arrival time                                                          5.544

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[5].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.567


#Path 82
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2829_.in[3] (.names)                             0.400     4.640
$abc$13858$new_n2829_.out[0] (.names)                            0.235     4.875
$0\D[31:0][17].in[2] (.names)                                    0.400     5.274
$0\D[31:0][17].out[0] (.names)                                   0.235     5.509
D[17].D[0] (.latch)                                              0.000     5.509
data arrival time                                                          5.509

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.509
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.533


#Path 83
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2830_.in[4] (.names)                             0.100     4.005
$abc$13858$new_n2830_.out[0] (.names)                            0.235     4.240
$abc$13858$new_n2835_.in[4] (.names)                             0.329     4.569
$abc$13858$new_n2835_.out[0] (.names)                            0.235     4.804
$abc$13858$new_n2834_.in[3] (.names)                             0.100     4.904
$abc$13858$new_n2834_.out[0] (.names)                            0.235     5.139
$0\D[31:0][19].in[1] (.names)                                    0.100     5.239
$0\D[31:0][19].out[0] (.names)                                   0.235     5.474
D[19].D[0] (.latch)                                              0.000     5.474
data arrival time                                                          5.474

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.497


#Path 84
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2921_.in[5] (.names)                             0.336     4.479
$abc$13858$new_n2921_.out[0] (.names)                            0.261     4.740
$0\C[31:0][18].in[1] (.names)                                    0.408     5.148
$0\C[31:0][18].out[0] (.names)                                   0.261     5.409
C[18].D[0] (.latch)                                              0.000     5.409
data arrival time                                                          5.409

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.409
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.433


#Path 85
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2924_.in[4] (.names)                             0.336     4.479
$abc$13858$new_n2924_.out[0] (.names)                            0.235     4.714
$abc$13858$new_n2923_.in[3] (.names)                             0.100     4.814
$abc$13858$new_n2923_.out[0] (.names)                            0.235     5.049
$0\C[31:0][19].in[2] (.names)                                    0.100     5.149
$0\C[31:0][19].out[0] (.names)                                   0.235     5.384
C[19].D[0] (.latch)                                              0.000     5.384
data arrival time                                                          5.384

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 86
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.245
$abc$13858$new_n3001_.out[0] (.names)                            0.235     4.480
$abc$13858$new_n3000_.in[3] (.names)                             0.330     4.810
$abc$13858$new_n3000_.out[0] (.names)                            0.235     5.045
$0\B[31:0][16].in[2] (.names)                                    0.100     5.145
$0\B[31:0][16].out[0] (.names)                                   0.235     5.380
B[16].D[0] (.latch)                                              0.000     5.380
data arrival time                                                          5.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.404


#Path 87
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2741_.in[4] (.names)                             0.412     4.390
$abc$13858$new_n2741_.out[0] (.names)                            0.235     4.625
$abc$13858$new_n2740_.in[3] (.names)                             0.100     4.725
$abc$13858$new_n2740_.out[0] (.names)                            0.235     4.960
$0\E[31:0][17].in[2] (.names)                                    0.100     5.060
$0\E[31:0][17].out[0] (.names)                                   0.235     5.295
E[17].D[0] (.latch)                                              0.000     5.295
data arrival time                                                          5.295

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.318


#Path 88
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2738_.in[5] (.names)                             0.485     4.463
$abc$13858$new_n2738_.out[0] (.names)                            0.261     4.724
$0\E[31:0][16].in[1] (.names)                                    0.266     4.990
$0\E[31:0][16].out[0] (.names)                                   0.261     5.251
E[16].D[0] (.latch)                                              0.000     5.251
data arrival time                                                          5.251

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.274


#Path 89
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2919_.in[4] (.names)                             0.100     3.908
$abc$13858$new_n2919_.out[0] (.names)                            0.235     4.143
$abc$13858$new_n2918_.in[3] (.names)                             0.336     4.479
$abc$13858$new_n2918_.out[0] (.names)                            0.235     4.714
$0\C[31:0][17].in[2] (.names)                                    0.264     4.978
$0\C[31:0][17].out[0] (.names)                                   0.235     5.213
C[17].D[0] (.latch)                                              0.000     5.213
data arrival time                                                          5.213

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.213
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.237


#Path 90
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2827_.in[5] (.names)                             0.400     4.305
$abc$13858$new_n2827_.out[0] (.names)                            0.261     4.566
$0\D[31:0][16].in[1] (.names)                                    0.326     4.892
$0\D[31:0][16].out[0] (.names)                                   0.261     5.153
D[16].D[0] (.latch)                                              0.000     5.153
data arrival time                                                          5.153

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.177


#Path 91
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2998_.in[4] (.names)                             0.100     3.910
$abc$13858$new_n2998_.out[0] (.names)                            0.235     4.145
$abc$13858$new_n2997_.in[3] (.names)                             0.100     4.245
$abc$13858$new_n2997_.out[0] (.names)                            0.235     4.480
$0\B[31:0][15].in[2] (.names)                                    0.406     4.886
$0\B[31:0][15].out[0] (.names)                                   0.235     5.121
B[15].D[0] (.latch)                                              0.000     5.121
data arrival time                                                          5.121

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.121
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.145


#Path 92
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             0.042     0.042
C[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[0] (.names)                             0.357     0.524
$abc$13858$new_n2786_.out[0] (.names)                            0.235     0.759
$abc$13858$new_n2789_.in[2] (.names)                             0.266     1.024
$abc$13858$new_n2789_.out[0] (.names)                            0.235     1.259
$abc$13858$new_n3456_.in[0] (.names)                             0.100     1.359
$abc$13858$new_n3456_.out[0] (.names)                            0.235     1.594
$abc$13858$new_n2802_.in[4] (.names)                             0.337     1.932
$abc$13858$new_n2802_.out[0] (.names)                            0.235     2.167
$abc$13858$new_n2807_.in[4] (.names)                             0.265     2.432
$abc$13858$new_n2807_.out[0] (.names)                            0.235     2.667
$abc$13858$new_n2813_.in[4] (.names)                             0.100     2.767
$abc$13858$new_n2813_.out[0] (.names)                            0.235     3.002
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.102
$abc$13858$new_n2819_.out[0] (.names)                            0.235     3.337
$abc$13858$new_n2825_.in[4] (.names)                             0.333     3.670
$abc$13858$new_n2825_.out[0] (.names)                            0.235     3.905
$abc$13858$new_n2824_.in[3] (.names)                             0.400     4.305
$abc$13858$new_n2824_.out[0] (.names)                            0.235     4.540
$0\D[31:0][15].in[1] (.names)                                    0.326     4.866
$0\D[31:0][15].out[0] (.names)                                   0.235     5.101
D[15].D[0] (.latch)                                              0.000     5.101
data arrival time                                                          5.101

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.125


#Path 93
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2916_.in[5] (.names)                             0.406     4.215
$abc$13858$new_n2916_.out[0] (.names)                            0.261     4.476
$0\C[31:0][16].in[1] (.names)                                    0.330     4.806
$0\C[31:0][16].out[0] (.names)                                   0.261     5.067
C[16].D[0] (.latch)                                              0.000     5.067
data arrival time                                                          5.067

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.067
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.090


#Path 94
Startpoint: round[2].Q[0] (.latch clocked by clk_i)
Endpoint  : A[4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[2].clk[0] (.latch)                                         0.042     0.042
round[2].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[2] (.names)                             0.357     0.523
$abc$13858$new_n1928_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n3048_.in[2] (.names)                             0.265     1.023
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.284
$abc$13858$new_n3068_.in[4] (.names)                             0.400     1.684
$abc$13858$new_n3068_.out[0] (.names)                            0.261     1.945
$abc$13858$new_n3077_.in[0] (.names)                             0.264     2.209
$abc$13858$new_n3077_.out[0] (.names)                            0.235     2.444
$abc$13858$new_n3076_.in[4] (.names)                             0.338     2.782
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.043
$abc$13858$new_n3093_.in[0] (.names)                             0.264     3.308
$abc$13858$new_n3093_.out[0] (.names)                            0.261     3.569
$abc$13858$new_n3083_.in[1] (.names)                             0.406     3.975
$abc$13858$new_n3083_.out[0] (.names)                            0.235     4.210
$abc$13858$new_n3082_.in[0] (.names)                             0.266     4.475
$abc$13858$new_n3082_.out[0] (.names)                            0.235     4.710
$0\A[31:0][4].in[1] (.names)                                     0.100     4.810
$0\A[31:0][4].out[0] (.names)                                    0.235     5.045
A[4].D[0] (.latch)                                               0.000     5.045
data arrival time                                                          5.045

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[4].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.045
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.069


#Path 95
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2736_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2735_.in[3] (.names)                             0.485     4.463
$abc$13858$new_n2735_.out[0] (.names)                            0.235     4.698
$0\E[31:0][15].in[2] (.names)                                    0.100     4.798
$0\E[31:0][15].out[0] (.names)                                   0.235     5.033
E[15].D[0] (.latch)                                              0.000     5.033
data arrival time                                                          5.033

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.033
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.057


#Path 96
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             0.042     0.042
B[2].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[0] (.names)                             0.423     0.589
$abc$13858$new_n2874_.out[0] (.names)                            0.235     0.824
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.924
$abc$13858$new_n2877_.out[0] (.names)                            0.235     1.159
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.259
$abc$13858$new_n2884_.out[0] (.names)                            0.235     1.494
$abc$13858$new_n2888_.in[4] (.names)                             0.100     1.594
$abc$13858$new_n2888_.out[0] (.names)                            0.235     1.829
$abc$13858$new_n2891_.in[0] (.names)                             0.100     1.929
$abc$13858$new_n2891_.out[0] (.names)                            0.235     2.164
$abc$13858$new_n2896_.in[4] (.names)                             0.100     2.264
$abc$13858$new_n2896_.out[0] (.names)                            0.235     2.499
$abc$13858$new_n2902_.in[4] (.names)                             0.404     2.903
$abc$13858$new_n2902_.out[0] (.names)                            0.235     3.138
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.238
$abc$13858$new_n2908_.out[0] (.names)                            0.235     3.473
$abc$13858$new_n2914_.in[4] (.names)                             0.100     3.573
$abc$13858$new_n2914_.out[0] (.names)                            0.235     3.808
$abc$13858$new_n2913_.in[3] (.names)                             0.406     4.215
$abc$13858$new_n2913_.out[0] (.names)                            0.235     4.450
$0\C[31:0][15].in[2] (.names)                                    0.332     4.781
$0\C[31:0][15].out[0] (.names)                                   0.235     5.016
C[15].D[0] (.latch)                                              0.000     5.016
data arrival time                                                          5.016

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.040


#Path 97
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2995_.in[5] (.names)                             0.332     4.142
$abc$13858$new_n2995_.out[0] (.names)                            0.261     4.403
$0\B[31:0][14].in[1] (.names)                                    0.337     4.739
$0\B[31:0][14].out[0] (.names)                                   0.261     5.000
B[14].D[0] (.latch)                                              0.000     5.000
data arrival time                                                          5.000

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[14].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.000
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.024


#Path 98
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.359     0.525
$abc$13858$new_n2963_.out[0] (.names)                            0.235     0.760
$abc$13858$new_n2966_.in[2] (.names)                             0.100     0.860
$abc$13858$new_n2966_.out[0] (.names)                            0.235     1.095
$abc$13858$new_n2971_.in[4] (.names)                             0.261     1.357
$abc$13858$new_n2971_.out[0] (.names)                            0.235     1.592
$abc$13858$new_n2974_.in[4] (.names)                             0.100     1.692
$abc$13858$new_n2974_.out[0] (.names)                            0.235     1.927
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.027
$abc$13858$new_n2977_.out[0] (.names)                            0.235     2.262
$abc$13858$new_n2983_.in[4] (.names)                             0.409     2.671
$abc$13858$new_n2983_.out[0] (.names)                            0.235     2.906
$abc$13858$new_n2988_.in[4] (.names)                             0.334     3.240
$abc$13858$new_n2988_.out[0] (.names)                            0.235     3.475
$abc$13858$new_n2993_.in[4] (.names)                             0.100     3.575
$abc$13858$new_n2993_.out[0] (.names)                            0.235     3.810
$abc$13858$new_n2992_.in[3] (.names)                             0.332     4.142
$abc$13858$new_n2992_.out[0] (.names)                            0.235     4.377
$0\B[31:0][13].in[2] (.names)                                    0.335     4.712
$0\B[31:0][13].out[0] (.names)                                   0.235     4.947
B[13].D[0] (.latch)                                              0.000     4.947
data arrival time                                                          4.947

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[13].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.947
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.970


#Path 99
Startpoint: round[2].Q[0] (.latch clocked by clk_i)
Endpoint  : A[3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[2].clk[0] (.latch)                                         0.042     0.042
round[2].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[2] (.names)                             0.357     0.523
$abc$13858$new_n1928_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n3048_.in[2] (.names)                             0.265     1.023
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.284
$abc$13858$new_n3068_.in[4] (.names)                             0.400     1.684
$abc$13858$new_n3068_.out[0] (.names)                            0.261     1.945
$abc$13858$new_n3065_.in[1] (.names)                             0.264     2.209
$abc$13858$new_n3065_.out[0] (.names)                            0.235     2.444
$abc$13858$new_n3061_.in[1] (.names)                             0.100     2.544
$abc$13858$new_n3061_.out[0] (.names)                            0.261     2.805
$abc$13858$new_n3059_.in[1] (.names)                             0.266     3.071
$abc$13858$new_n3059_.out[0] (.names)                            0.235     3.306
$abc$13858$new_n3072_.in[2] (.names)                             0.328     3.634
$abc$13858$new_n3072_.out[0] (.names)                            0.235     3.869
$abc$13858$new_n3071_.in[4] (.names)                             0.100     3.969
$abc$13858$new_n3071_.out[0] (.names)                            0.261     4.230
$0\A[31:0][3].in[1] (.names)                                     0.479     4.709
$0\A[31:0][3].out[0] (.names)                                    0.235     4.944
A[3].D[0] (.latch)                                               0.000     4.944
data arrival time                                                          4.944

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[3].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.944
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.968


#Path 100
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             0.042     0.042
D[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2697_.in[0] (.names)                             0.357     0.523
$abc$13858$new_n2697_.out[0] (.names)                            0.235     0.758
$abc$13858$new_n2703_.in[4] (.names)                             0.335     1.093
$abc$13858$new_n2703_.out[0] (.names)                            0.235     1.328
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.428
$abc$13858$new_n2707_.out[0] (.names)                            0.235     1.663
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.763
$abc$13858$new_n2711_.out[0] (.names)                            0.235     1.998
$abc$13858$new_n2714_.in[0] (.names)                             0.405     2.403
$abc$13858$new_n2714_.out[0] (.names)                            0.235     2.638
$abc$13858$new_n2720_.in[4] (.names)                             0.100     2.738
$abc$13858$new_n2720_.out[0] (.names)                            0.235     2.973
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.073
$abc$13858$new_n2725_.out[0] (.names)                            0.235     3.308
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.408
$abc$13858$new_n2730_.out[0] (.names)                            0.235     3.643
$abc$13858$new_n2733_.in[4] (.names)                             0.100     3.743
$abc$13858$new_n2733_.out[0] (.names)                            0.235     3.978
$abc$13858$new_n2732_.in[3] (.names)                             0.337     4.315
$abc$13858$new_n2732_.out[0] (.names)                            0.261     4.576
$0\E[31:0][14].in[1] (.names)                                    0.100     4.676
$0\E[31:0][14].out[0] (.names)                                   0.235     4.911
E[14].D[0] (.latch)                                              0.000     4.911
data arrival time                                                          4.911

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[14].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.935


#End of timing report
