/*
 * NOTE: Autogenerated file by gen_soc_headers.py
 * for MCXA577VLQ/signal_configuration.xml
 *
 * 
 */

#ifndef _ZEPHYR_DTS_BINDING_MCXA577VLQ_
#define _ZEPHYR_DTS_BINDING_MCXA577VLQ_

#define A15X_MUX(port, pin, mux)		\
	(((((port) - '0') & 0xF) << 28) |	\
	(((pin) & 0x3F) << 22) |		\
	(((mux) & 0xF) << 8))

#define P0_0 A15X_MUX('0',0,0) /* PT0_0 */
#define SWDIO_P0_0 A15X_MUX('0',0,1) /* PT0_0 */
#define TMS_P0_0 A15X_MUX('0',0,1) /* PT0_0 */
#define LPUART0_RTS_B_P0_0 A15X_MUX('0',0,2) /* PT0_0 */
#define LPSPI0_PCS0_P0_0 A15X_MUX('0',0,3) /* PT0_0 */
#define CT_INP0_P0_0 A15X_MUX('0',0,4) /* PT0_0 */
#define FLEXIO0_D0_P0_0 A15X_MUX('0',0,6) /* PT0_0 */
#define P0_1 A15X_MUX('0',1,0) /* PT0_1 */
#define SWCLK_P0_1 A15X_MUX('0',1,1) /* PT0_1 */
#define TCLK_P0_1 A15X_MUX('0',1,1) /* PT0_1 */
#define LPUART0_CTS_B_P0_1 A15X_MUX('0',1,2) /* PT0_1 */
#define LPSPI0_SDI_P0_1 A15X_MUX('0',1,3) /* PT0_1 */
#define CT_INP1_P0_1 A15X_MUX('0',1,4) /* PT0_1 */
#define FLEXIO0_D1_P0_1 A15X_MUX('0',1,6) /* PT0_1 */
#define P0_2 A15X_MUX('0',2,0) /* PT0_2 */
#define TDO_P0_2 A15X_MUX('0',2,1) /* PT0_2 */
#define SWO_P0_2 A15X_MUX('0',2,1) /* PT0_2 */
#define LPUART0_RXD_P0_2 A15X_MUX('0',2,2) /* PT0_2 */
#define LPSPI0_SCK_P0_2 A15X_MUX('0',2,3) /* PT0_2 */
#define CT0_MAT0_P0_2 A15X_MUX('0',2,4) /* PT0_2 */
#define UTICK_CAP0_P0_2 A15X_MUX('0',2,5) /* PT0_2 */
#define FLEXIO0_D2_P0_2 A15X_MUX('0',2,6) /* PT0_2 */
#define I3C0_PUR_P0_2 A15X_MUX('0',2,10) /* PT0_2 */
#define ADC0_A14_P0_3 A15X_MUX('0',3,0) /* PT0_3 */
#define P0_3 A15X_MUX('0',3,0) /* PT0_3 */
#define TDI_P0_3 A15X_MUX('0',3,1) /* PT0_3 */
#define LPUART0_TXD_P0_3 A15X_MUX('0',3,2) /* PT0_3 */
#define LPSPI0_SDO_P0_3 A15X_MUX('0',3,3) /* PT0_3 */
#define CT0_MAT1_P0_3 A15X_MUX('0',3,4) /* PT0_3 */
#define UTICK_CAP1_P0_3 A15X_MUX('0',3,5) /* PT0_3 */
#define FLEXIO0_D3_P0_3 A15X_MUX('0',3,6) /* PT0_3 */
#define CMP0_OUT_P0_3 A15X_MUX('0',3,8) /* PT0_3 */
#define P0_4 A15X_MUX('0',4,0) /* PT0_4 */
#define WUU0_IN0_P0_4 A15X_MUX('0',4,0) /* PT0_4 */
#define EWM0_IN_P0_4 A15X_MUX('0',4,1) /* PT0_4 */
#define CT0_MAT2_P0_4 A15X_MUX('0',4,4) /* PT0_4 */
#define UTICK_CAP2_P0_4 A15X_MUX('0',4,5) /* PT0_4 */
#define FLEXIO0_D4_P0_4 A15X_MUX('0',4,6) /* PT0_4 */
#define SMARTDMA_PIO0_P0_4 A15X_MUX('0',4,7) /* PT0_4 */
#define P0_5 A15X_MUX('0',5,0) /* PT0_5 */
#define EWM0_OUT_B_P0_5 A15X_MUX('0',5,1) /* PT0_5 */
#define CT0_MAT3_P0_5 A15X_MUX('0',5,4) /* PT0_5 */
#define UTICK_CAP3_P0_5 A15X_MUX('0',5,5) /* PT0_5 */
#define FLEXIO0_D5_P0_5 A15X_MUX('0',5,6) /* PT0_5 */
#define SMARTDMA_PIO1_P0_5 A15X_MUX('0',5,7) /* PT0_5 */
#define P0_6 A15X_MUX('0',6,0) /* PT0_6 */
#define ADC0_A15_P0_6 A15X_MUX('0',6,0) /* PT0_6 */
#define ISPMODE_N_P0_6 A15X_MUX('0',6,1) /* PT0_6 */
#define LPI2C0_HREQ_P0_6 A15X_MUX('0',6,2) /* PT0_6 */
#define LPSPI0_PCS1_P0_6 A15X_MUX('0',6,3) /* PT0_6 */
#define CT_INP2_P0_6 A15X_MUX('0',6,4) /* PT0_6 */
#define FLEXIO0_D6_P0_6 A15X_MUX('0',6,6) /* PT0_6 */
#define SMARTDMA_PIO2_P0_6 A15X_MUX('0',6,7) /* PT0_6 */
#define CLKOUT_P0_6 A15X_MUX('0',6,13) /* PT0_6 */
#define P0_7 A15X_MUX('0',7,0) /* PT0_7 */
#define CT_INP3_P0_7 A15X_MUX('0',7,4) /* PT0_7 */
#define FLEXIO0_D7_P0_7 A15X_MUX('0',7,6) /* PT0_7 */
#define SMARTDMA_PIO3_P0_7 A15X_MUX('0',7,7) /* PT0_7 */
#define P0_12 A15X_MUX('0',12,0) /* PT0_12 */
#define LPI2C4_SDAS_P0_12 A15X_MUX('0',12,3) /* PT0_12 */
#define CT0_MAT2_P0_12 A15X_MUX('0',12,4) /* PT0_12 */
#define FLEXIO0_D4_P0_12 A15X_MUX('0',12,6) /* PT0_12 */
#define LPSPI4_PCS3_P0_12 A15X_MUX('0',12,8) /* PT0_12 */
#define P0_13 A15X_MUX('0',13,0) /* PT0_13 */
#define LPI2C4_SCLS_P0_13 A15X_MUX('0',13,3) /* PT0_13 */
#define CT0_MAT3_P0_13 A15X_MUX('0',13,4) /* PT0_13 */
#define FLEXIO0_D5_P0_13 A15X_MUX('0',13,6) /* PT0_13 */
#define LPSPI4_PCS2_P0_13 A15X_MUX('0',13,8) /* PT0_13 */
#define ADC0_A10_P0_14 A15X_MUX('0',14,0) /* PT0_14 */
#define P0_14 A15X_MUX('0',14,0) /* PT0_14 */
#define LPI2C4_SCL_P0_14 A15X_MUX('0',14,3) /* PT0_14 */
#define CT_INP2_P0_14 A15X_MUX('0',14,4) /* PT0_14 */
#define UTICK_CAP0_P0_14 A15X_MUX('0',14,5) /* PT0_14 */
#define FLEXIO0_D6_P0_14 A15X_MUX('0',14,6) /* PT0_14 */
#define SMARTDMA_PIO4_P0_14 A15X_MUX('0',14,7) /* PT0_14 */
#define LPSPI4_PCS1_P0_14 A15X_MUX('0',14,8) /* PT0_14 */
#define P0_15 A15X_MUX('0',15,0) /* PT0_15 */
#define ADC0_A11_P0_15 A15X_MUX('0',15,0) /* PT0_15 */
#define LPI2C4_SDA_P0_15 A15X_MUX('0',15,3) /* PT0_15 */
#define CT_INP3_P0_15 A15X_MUX('0',15,4) /* PT0_15 */
#define UTICK_CAP1_P0_15 A15X_MUX('0',15,5) /* PT0_15 */
#define FLEXIO0_D7_P0_15 A15X_MUX('0',15,6) /* PT0_15 */
#define SMARTDMA_PIO5_P0_15 A15X_MUX('0',15,7) /* PT0_15 */
#define WUU0_IN2_P0_16 A15X_MUX('0',16,0) /* PT0_16 */
#define P0_16 A15X_MUX('0',16,0) /* PT0_16 */
#define EWM0_IN_P0_16 A15X_MUX('0',16,1) /* PT0_16 */
#define LPI2C0_SDA_P0_16 A15X_MUX('0',16,2) /* PT0_16 */
#define LPSPI0_PCS2_P0_16 A15X_MUX('0',16,3) /* PT0_16 */
#define CT0_MAT0_P0_16 A15X_MUX('0',16,4) /* PT0_16 */
#define UTICK_CAP2_P0_16 A15X_MUX('0',16,5) /* PT0_16 */
#define FLEXIO0_D0_P0_16 A15X_MUX('0',16,6) /* PT0_16 */
#define SMARTDMA_PIO6_P0_16 A15X_MUX('0',16,7) /* PT0_16 */
#define I3C0_SDA_P0_16 A15X_MUX('0',16,10) /* PT0_16 */
#define TSI0_CH4_P0_16 A15X_MUX('0',16,12) /* PT0_16 */
#define P0_17 A15X_MUX('0',17,0) /* PT0_17 */
#define EWM0_OUT_B_P0_17 A15X_MUX('0',17,1) /* PT0_17 */
#define LPI2C0_SCL_P0_17 A15X_MUX('0',17,2) /* PT0_17 */
#define LPSPI0_PCS3_P0_17 A15X_MUX('0',17,3) /* PT0_17 */
#define CT0_MAT1_P0_17 A15X_MUX('0',17,4) /* PT0_17 */
#define UTICK_CAP3_P0_17 A15X_MUX('0',17,5) /* PT0_17 */
#define FLEXIO0_D1_P0_17 A15X_MUX('0',17,6) /* PT0_17 */
#define SMARTDMA_PIO7_P0_17 A15X_MUX('0',17,7) /* PT0_17 */
#define I3C0_SCL_P0_17 A15X_MUX('0',17,10) /* PT0_17 */
#define TSI0_CH5_P0_17 A15X_MUX('0',17,12) /* PT0_17 */
#define ADC0_A8_P0_18 A15X_MUX('0',18,0) /* PT0_18 */
#define P0_18 A15X_MUX('0',18,0) /* PT0_18 */
#define EWM0_IN_P0_18 A15X_MUX('0',18,1) /* PT0_18 */
#define LPI2C0_SCLS_P0_18 A15X_MUX('0',18,2) /* PT0_18 */
#define CT0_MAT2_P0_18 A15X_MUX('0',18,4) /* PT0_18 */
#define FLEXIO0_D2_P0_18 A15X_MUX('0',18,6) /* PT0_18 */
#define SMARTDMA_PIO8_P0_18 A15X_MUX('0',18,7) /* PT0_18 */
#define CMP0_OUT_P0_18 A15X_MUX('0',18,8) /* PT0_18 */
#define TSI0_CH6_P0_18 A15X_MUX('0',18,12) /* PT0_18 */
#define TENBASET1S_DEBUG0_P0_18 A15X_MUX('0',18,13) /* PT0_18 */
#define P0_19 A15X_MUX('0',19,0) /* PT0_19 */
#define WUU0_IN3_P0_19 A15X_MUX('0',19,0) /* PT0_19 */
#define ADC0_A9_P0_19 A15X_MUX('0',19,0) /* PT0_19 */
#define EWM0_OUT_B_P0_19 A15X_MUX('0',19,1) /* PT0_19 */
#define LPI2C0_SDAS_P0_19 A15X_MUX('0',19,2) /* PT0_19 */
#define CT0_MAT3_P0_19 A15X_MUX('0',19,4) /* PT0_19 */
#define FLEXIO0_D3_P0_19 A15X_MUX('0',19,6) /* PT0_19 */
#define SMARTDMA_PIO9_P0_19 A15X_MUX('0',19,7) /* PT0_19 */
#define TSI0_CH7_P0_19 A15X_MUX('0',19,12) /* PT0_19 */
#define TENBASET1S_DEBUG1_P0_19 A15X_MUX('0',19,13) /* PT0_19 */
#define P0_20 A15X_MUX('0',20,0) /* PT0_20 */
#define WUU0_IN4_P0_20 A15X_MUX('0',20,0) /* PT0_20 */
#define LPI2C0_SDA_P0_20 A15X_MUX('0',20,2) /* PT0_20 */
#define LPUART0_RXD_P0_20 A15X_MUX('0',20,3) /* PT0_20 */
#define CT_INP0_P0_20 A15X_MUX('0',20,4) /* PT0_20 */
#define FLEXIO0_D4_P0_20 A15X_MUX('0',20,6) /* PT0_20 */
#define SMARTDMA_PIO10_P0_20 A15X_MUX('0',20,7) /* PT0_20 */
#define LPSPI4_SDO_P0_20 A15X_MUX('0',20,8) /* PT0_20 */
#define I3C0_SDA_P0_20 A15X_MUX('0',20,10) /* PT0_20 */
#define TSI0_CH8_P0_20 A15X_MUX('0',20,12) /* PT0_20 */
#define TENBASET1S_DEBUG2_P0_20 A15X_MUX('0',20,13) /* PT0_20 */
#define P0_21 A15X_MUX('0',21,0) /* PT0_21 */
#define LPI2C0_SCL_P0_21 A15X_MUX('0',21,2) /* PT0_21 */
#define LPUART0_TXD_P0_21 A15X_MUX('0',21,3) /* PT0_21 */
#define CT_INP1_P0_21 A15X_MUX('0',21,4) /* PT0_21 */
#define FLEXIO0_D5_P0_21 A15X_MUX('0',21,6) /* PT0_21 */
#define SMARTDMA_PIO11_P0_21 A15X_MUX('0',21,7) /* PT0_21 */
#define LPSPI4_SCK_P0_21 A15X_MUX('0',21,8) /* PT0_21 */
#define I3C0_SCL_P0_21 A15X_MUX('0',21,10) /* PT0_21 */
#define TSI0_CH9_P0_21 A15X_MUX('0',21,12) /* PT0_21 */
#define TENBASET1S_DEBUG3_P0_21 A15X_MUX('0',21,13) /* PT0_21 */
#define P0_22 A15X_MUX('0',22,0) /* PT0_22 */
#define ADC0_A12_P0_22 A15X_MUX('0',22,0) /* PT0_22 */
#define EWM0_IN_P0_22 A15X_MUX('0',22,1) /* PT0_22 */
#define LPI2C0_SCLS_P0_22 A15X_MUX('0',22,2) /* PT0_22 */
#define LPUART0_RTS_B_P0_22 A15X_MUX('0',22,3) /* PT0_22 */
#define CT_INP2_P0_22 A15X_MUX('0',22,4) /* PT0_22 */
#define CT0_MAT0_P0_22 A15X_MUX('0',22,5) /* PT0_22 */
#define FLEXIO0_D6_P0_22 A15X_MUX('0',22,6) /* PT0_22 */
#define SMARTDMA_PIO12_P0_22 A15X_MUX('0',22,7) /* PT0_22 */
#define LPSPI4_SDI_P0_22 A15X_MUX('0',22,8) /* PT0_22 */
#define I3C0_PUR_P0_22 A15X_MUX('0',22,10) /* PT0_22 */
#define TSI0_CH10_P0_22 A15X_MUX('0',22,12) /* PT0_22 */
#define TENBASET1S_DEBUG4_P0_22 A15X_MUX('0',22,13) /* PT0_22 */
#define P0_23 A15X_MUX('0',23,0) /* PT0_23 */
#define ADC0_A13_P0_23 A15X_MUX('0',23,0) /* PT0_23 */
#define WUU0_IN5_P0_23 A15X_MUX('0',23,0) /* PT0_23 */
#define EWM0_OUT_B_P0_23 A15X_MUX('0',23,1) /* PT0_23 */
#define LPI2C0_SDAS_P0_23 A15X_MUX('0',23,2) /* PT0_23 */
#define LPUART0_CTS_B_P0_23 A15X_MUX('0',23,3) /* PT0_23 */
#define CT_INP3_P0_23 A15X_MUX('0',23,4) /* PT0_23 */
#define CT0_MAT1_P0_23 A15X_MUX('0',23,5) /* PT0_23 */
#define FLEXIO0_D7_P0_23 A15X_MUX('0',23,6) /* PT0_23 */
#define SMARTDMA_PIO13_P0_23 A15X_MUX('0',23,7) /* PT0_23 */
#define LPSPI4_PCS0_P0_23 A15X_MUX('0',23,8) /* PT0_23 */
#define TSI0_CH11_P0_23 A15X_MUX('0',23,12) /* PT0_23 */
#define P0_24 A15X_MUX('0',24,0) /* PT0_24 */
#define CT0_MAT0_P0_24 A15X_MUX('0',24,4) /* PT0_24 */
#define LPUART5_RXD_P0_24 A15X_MUX('0',24,8) /* PT0_24 */
#define P0_25 A15X_MUX('0',25,0) /* PT0_25 */
#define CT0_MAT1_P0_25 A15X_MUX('0',25,4) /* PT0_25 */
#define LPUART5_TXD_P0_25 A15X_MUX('0',25,8) /* PT0_25 */
#define P0_26 A15X_MUX('0',26,0) /* PT0_26 */
#define CT0_MAT2_P0_26 A15X_MUX('0',26,4) /* PT0_26 */
#define LPUART5_RTS_B_P0_26 A15X_MUX('0',26,8) /* PT0_26 */
#define P0_27 A15X_MUX('0',27,0) /* PT0_27 */
#define CT0_MAT3_P0_27 A15X_MUX('0',27,4) /* PT0_27 */
#define LPUART5_CTS_B_P0_27 A15X_MUX('0',27,8) /* PT0_27 */
#define LPTMR0_ALT3_P1_0 A15X_MUX('1',0,0) /* PT1_0 */
#define WUU0_IN6_P1_0 A15X_MUX('1',0,0) /* PT1_0 */
#define CMP0_IN0_P1_0 A15X_MUX('1',0,0) /* PT1_0 */
#define P1_0 A15X_MUX('1',0,0) /* PT1_0 */
#define ADC0_A16_P1_0 A15X_MUX('1',0,0) /* PT1_0 */
#define TRIG_IN0_P1_0 A15X_MUX('1',0,1) /* PT1_0 */
#define LPSPI0_SDO_P1_0 A15X_MUX('1',0,2) /* PT1_0 */
#define LPI2C1_SDA_P1_0 A15X_MUX('1',0,3) /* PT1_0 */
#define CT_INP4_P1_0 A15X_MUX('1',0,4) /* PT1_0 */
#define TRIG_IN0/CT_INP4_P1_0_P1_0 A15X_MUX('1',0,4) /* PT1_0 */
#define CT0_MAT2_P1_0 A15X_MUX('1',0,5) /* PT1_0 */
#define FLEXIO0_D8_P1_0 A15X_MUX('1',0,6) /* PT1_0 */
#define TENBASET1S_RX_P1_0 A15X_MUX('1',0,10) /* PT1_0 */
#define CAN1_RXD_P1_0 A15X_MUX('1',0,11) /* PT1_0 */
#define TSI0_CH12_P1_0 A15X_MUX('1',0,12) /* PT1_0 */
#define P1_1 A15X_MUX('1',1,0) /* PT1_1 */
#define ADC0_A17_P1_1 A15X_MUX('1',1,0) /* PT1_1 */
#define TRIG_IN1_P1_1 A15X_MUX('1',1,1) /* PT1_1 */
#define LPSPI0_SCK_P1_1 A15X_MUX('1',1,2) /* PT1_1 */
#define LPI2C1_SCL_P1_1 A15X_MUX('1',1,3) /* PT1_1 */
#define CT_INP5_P1_1 A15X_MUX('1',1,4) /* PT1_1 */
#define TRIG_IN1/CT_INP5_P1_1_P1_1 A15X_MUX('1',1,4) /* PT1_1 */
#define CT0_MAT3_P1_1 A15X_MUX('1',1,5) /* PT1_1 */
#define FLEXIO0_D9_P1_1 A15X_MUX('1',1,6) /* PT1_1 */
#define TENBASET1S_ED_P1_1 A15X_MUX('1',1,10) /* PT1_1 */
#define CAN1_TXD_P1_1 A15X_MUX('1',1,11) /* PT1_1 */
#define TSI0_CH13_P1_1 A15X_MUX('1',1,12) /* PT1_1 */
#define ADC0_A18_P1_2 A15X_MUX('1',2,0) /* PT1_2 */
#define P1_2 A15X_MUX('1',2,0) /* PT1_2 */
#define TRIG_OUT0_P1_2 A15X_MUX('1',2,1) /* PT1_2 */
#define LPSPI0_SDI_P1_2 A15X_MUX('1',2,2) /* PT1_2 */
#define LPI2C1_SDAS_P1_2 A15X_MUX('1',2,3) /* PT1_2 */
#define CT1_MAT0_P1_2 A15X_MUX('1',2,4) /* PT1_2 */
#define CT_INP0_P1_2 A15X_MUX('1',2,5) /* PT1_2 */
#define FLEXIO0_D10_P1_2 A15X_MUX('1',2,6) /* PT1_2 */
#define ENET0_MDC_P1_2 A15X_MUX('1',2,9) /* PT1_2 */
#define TENBASET1S_TX_P1_2 A15X_MUX('1',2,10) /* PT1_2 */
#define CAN0_TXD_P1_2 A15X_MUX('1',2,11) /* PT1_2 */
#define TSI0_CH14_P1_2 A15X_MUX('1',2,12) /* PT1_2 */
#define P1_3 A15X_MUX('1',3,0) /* PT1_3 */
#define ADC0_A19_P1_3 A15X_MUX('1',3,0) /* PT1_3 */
#define CMP0_IN1_P1_3 A15X_MUX('1',3,0) /* PT1_3 */
#define WUU0_IN7_P1_3 A15X_MUX('1',3,0) /* PT1_3 */
#define TRIG_OUT1_P1_3 A15X_MUX('1',3,1) /* PT1_3 */
#define LPSPI0_PCS0_P1_3 A15X_MUX('1',3,2) /* PT1_3 */
#define LPI2C1_SCLS_P1_3 A15X_MUX('1',3,3) /* PT1_3 */
#define CT1_MAT1_P1_3 A15X_MUX('1',3,4) /* PT1_3 */
#define CT_INP1_P1_3 A15X_MUX('1',3,5) /* PT1_3 */
#define FLEXIO0_D11_P1_3 A15X_MUX('1',3,6) /* PT1_3 */
#define ENET0_MDIO_P1_3 A15X_MUX('1',3,9) /* PT1_3 */
#define CAN0_RXD_P1_3 A15X_MUX('1',3,11) /* PT1_3 */
#define TSI0_CH15_P1_3 A15X_MUX('1',3,12) /* PT1_3 */
#define ADC0_A20_P1_4 A15X_MUX('1',4,0) /* PT1_4 */
#define CMP0_IN2_P1_4 A15X_MUX('1',4,0) /* PT1_4 */
#define WUU0_IN8_P1_4 A15X_MUX('1',4,0) /* PT1_4 */
#define P1_4 A15X_MUX('1',4,0) /* PT1_4 */
#define FREQME_CLK_IN0_P1_4 A15X_MUX('1',4,1) /* PT1_4 */
#define LPSPI0_PCS3_P1_4 A15X_MUX('1',4,2) /* PT1_4 */
#define LPUART2_RXD_P1_4 A15X_MUX('1',4,3) /* PT1_4 */
#define CT1_MAT2_P1_4 A15X_MUX('1',4,4) /* PT1_4 */
#define FLEXIO0_D12_P1_4 A15X_MUX('1',4,6) /* PT1_4 */
#define SMARTDMA_PIO0_P1_4 A15X_MUX('1',4,7) /* PT1_4 */
#define LPI2C4_SDAS_P1_4 A15X_MUX('1',4,8) /* PT1_4 */
#define ENET0_TX_CLK_P1_4 A15X_MUX('1',4,9) /* PT1_4 */
#define TSI0_CH16_P1_4 A15X_MUX('1',4,12) /* PT1_4 */
#define CMP0_IN3_P1_5 A15X_MUX('1',5,0) /* PT1_5 */
#define ADC0_A21_P1_5 A15X_MUX('1',5,0) /* PT1_5 */
#define P1_5 A15X_MUX('1',5,0) /* PT1_5 */
#define FREQME_CLK_IN1_P1_5 A15X_MUX('1',5,1) /* PT1_5 */
#define LPSPI0_PCS2_P1_5 A15X_MUX('1',5,2) /* PT1_5 */
#define LPUART2_TXD_P1_5 A15X_MUX('1',5,3) /* PT1_5 */
#define CT1_MAT3_P1_5 A15X_MUX('1',5,4) /* PT1_5 */
#define FLEXIO0_D13_P1_5 A15X_MUX('1',5,6) /* PT1_5 */
#define SMARTDMA_PIO1_P1_5 A15X_MUX('1',5,7) /* PT1_5 */
#define LPI2C4_SCLS_P1_5 A15X_MUX('1',5,8) /* PT1_5 */
#define ENET0_TXEN_P1_5 A15X_MUX('1',5,9) /* PT1_5 */
#define TSI0_CH17_P1_5 A15X_MUX('1',5,12) /* PT1_5 */
#define ADC0_A22_P1_6 A15X_MUX('1',6,0) /* PT1_6 */
#define P1_6 A15X_MUX('1',6,0) /* PT1_6 */
#define TRIG_IN2_P1_6 A15X_MUX('1',6,1) /* PT1_6 */
#define LPSPI0_PCS1_P1_6 A15X_MUX('1',6,2) /* PT1_6 */
#define LPUART2_RTS_B_P1_6 A15X_MUX('1',6,3) /* PT1_6 */
#define TRIG_IN2/CT_INP6_P1_6_P1_6 A15X_MUX('1',6,4) /* PT1_6 */
#define CT_INP6_P1_6 A15X_MUX('1',6,4) /* PT1_6 */
#define CT4_MAT0_P1_6 A15X_MUX('1',6,5) /* PT1_6 */
#define FLEXIO0_D14_P1_6 A15X_MUX('1',6,6) /* PT1_6 */
#define SMARTDMA_PIO2_P1_6 A15X_MUX('1',6,7) /* PT1_6 */
#define LPI2C4_SCL_P1_6 A15X_MUX('1',6,8) /* PT1_6 */
#define ENET0_TXD0_P1_6 A15X_MUX('1',6,9) /* PT1_6 */
#define CAN1_TXD_P1_6 A15X_MUX('1',6,11) /* PT1_6 */
#define TSI0_CH18_P1_6 A15X_MUX('1',6,12) /* PT1_6 */
#define WUU0_IN9_P1_7 A15X_MUX('1',7,0) /* PT1_7 */
#define ADC0_A23_P1_7 A15X_MUX('1',7,0) /* PT1_7 */
#define P1_7 A15X_MUX('1',7,0) /* PT1_7 */
#define TRIG_OUT2_P1_7 A15X_MUX('1',7,1) /* PT1_7 */
#define LPUART2_CTS_B_P1_7 A15X_MUX('1',7,3) /* PT1_7 */
#define CT_INP7_P1_7 A15X_MUX('1',7,4) /* PT1_7 */
#define CT4_MAT1_P1_7 A15X_MUX('1',7,5) /* PT1_7 */
#define FLEXIO0_D15_P1_7 A15X_MUX('1',7,6) /* PT1_7 */
#define SMARTDMA_PIO3_P1_7 A15X_MUX('1',7,7) /* PT1_7 */
#define LPI2C4_SDA_P1_7 A15X_MUX('1',7,8) /* PT1_7 */
#define ENET0_TXD1_P1_7 A15X_MUX('1',7,9) /* PT1_7 */
#define CAN1_RXD_P1_7 A15X_MUX('1',7,11) /* PT1_7 */
#define TSI0_CH19_P1_7 A15X_MUX('1',7,12) /* PT1_7 */
#define WUU0_IN10_P1_8 A15X_MUX('1',8,0) /* PT1_8 */
#define P1_8 A15X_MUX('1',8,0) /* PT1_8 */
#define FREQME_CLK_IN0_P1_8 A15X_MUX('1',8,1) /* PT1_8 */
#define LPUART1_RXD_P1_8 A15X_MUX('1',8,2) /* PT1_8 */
#define LPI2C2_SDA_P1_8 A15X_MUX('1',8,3) /* PT1_8 */
#define CT_INP8_P1_8 A15X_MUX('1',8,4) /* PT1_8 */
#define CT0_MAT2_P1_8 A15X_MUX('1',8,5) /* PT1_8 */
#define FLEXIO0_D16_P1_8 A15X_MUX('1',8,6) /* PT1_8 */
#define SMARTDMA_PIO4_P1_8 A15X_MUX('1',8,7) /* PT1_8 */
#define ENET0_TXD2_P1_8 A15X_MUX('1',8,9) /* PT1_8 */
#define I3C1_SDA_P1_8 A15X_MUX('1',8,10) /* PT1_8 */
#define P1_9 A15X_MUX('1',9,0) /* PT1_9 */
#define FREQME_CLK_IN1_P1_9 A15X_MUX('1',9,1) /* PT1_9 */
#define LPUART1_TXD_P1_9 A15X_MUX('1',9,2) /* PT1_9 */
#define LPI2C2_SCL_P1_9 A15X_MUX('1',9,3) /* PT1_9 */
#define CT_INP9_P1_9 A15X_MUX('1',9,4) /* PT1_9 */
#define CT0_MAT3_P1_9 A15X_MUX('1',9,5) /* PT1_9 */
#define FLEXIO0_D17_P1_9 A15X_MUX('1',9,6) /* PT1_9 */
#define SMARTDMA_PIO5_P1_9 A15X_MUX('1',9,7) /* PT1_9 */
#define ENET0_TXD3_P1_9 A15X_MUX('1',9,9) /* PT1_9 */
#define I3C1_SCL_P1_9 A15X_MUX('1',9,10) /* PT1_9 */
#define P1_10 A15X_MUX('1',10,0) /* PT1_10 */
#define ADC1_A8_P1_10 A15X_MUX('1',10,0) /* PT1_10 */
#define LPUART1_RTS_B_P1_10 A15X_MUX('1',10,2) /* PT1_10 */
#define LPI2C2_SDAS_P1_10 A15X_MUX('1',10,3) /* PT1_10 */
#define CT2_MAT0_P1_10 A15X_MUX('1',10,4) /* PT1_10 */
#define FLEXIO0_D18_P1_10 A15X_MUX('1',10,6) /* PT1_10 */
#define SMARTDMA_PIO6_P1_10 A15X_MUX('1',10,7) /* PT1_10 */
#define LPUART5_TXD_P1_10 A15X_MUX('1',10,8) /* PT1_10 */
#define CAN0_TXD_P1_10 A15X_MUX('1',10,11) /* PT1_10 */
#define TSI0_CH20_P1_10 A15X_MUX('1',10,12) /* PT1_10 */
#define WUU0_IN11_P1_11 A15X_MUX('1',11,0) /* PT1_11 */
#define P1_11 A15X_MUX('1',11,0) /* PT1_11 */
#define ADC1_A9_P1_11 A15X_MUX('1',11,0) /* PT1_11 */
#define TRIG_OUT2_P1_11 A15X_MUX('1',11,1) /* PT1_11 */
#define LPUART1_CTS_B_P1_11 A15X_MUX('1',11,2) /* PT1_11 */
#define LPI2C2_SCLS_P1_11 A15X_MUX('1',11,3) /* PT1_11 */
#define CT2_MAT1_P1_11 A15X_MUX('1',11,4) /* PT1_11 */
#define FLEXIO0_D19_P1_11 A15X_MUX('1',11,6) /* PT1_11 */
#define SMARTDMA_PIO7_P1_11 A15X_MUX('1',11,7) /* PT1_11 */
#define LPUART5_RXD_P1_11 A15X_MUX('1',11,8) /* PT1_11 */
#define ENET0_RXD0_P1_11 A15X_MUX('1',11,9) /* PT1_11 */
#define TENBASET1S_RX_P1_11 A15X_MUX('1',11,10) /* PT1_11 */
#define CAN0_RXD_P1_11 A15X_MUX('1',11,11) /* PT1_11 */
#define TSI0_CH21_P1_11 A15X_MUX('1',11,12) /* PT1_11 */
#define ADC1_A10_P1_12 A15X_MUX('1',12,0) /* PT1_12 */
#define P1_12 A15X_MUX('1',12,0) /* PT1_12 */
#define WUU0_IN12_P1_12 A15X_MUX('1',12,0) /* PT1_12 */
#define LPI2C1_SDA_P1_12 A15X_MUX('1',12,2) /* PT1_12 */
#define LPUART2_RXD_P1_12 A15X_MUX('1',12,3) /* PT1_12 */
#define CT2_MAT2_P1_12 A15X_MUX('1',12,4) /* PT1_12 */
#define LPSPI5_SDO_P1_12 A15X_MUX('1',12,5) /* PT1_12 */
#define FLEXIO0_D20_P1_12 A15X_MUX('1',12,6) /* PT1_12 */
#define SMARTDMA_PIO8_P1_12 A15X_MUX('1',12,7) /* PT1_12 */
#define LPUART5_CTS_B_P1_12 A15X_MUX('1',12,8) /* PT1_12 */
#define ENET0_RXD1_P1_12 A15X_MUX('1',12,9) /* PT1_12 */
#define TENBASET1S_ED_P1_12 A15X_MUX('1',12,10) /* PT1_12 */
#define CAN1_RXD_P1_12 A15X_MUX('1',12,11) /* PT1_12 */
#define TSI0_CH22_P1_12 A15X_MUX('1',12,12) /* PT1_12 */
#define ADC1_A11_P1_13 A15X_MUX('1',13,0) /* PT1_13 */
#define P1_13 A15X_MUX('1',13,0) /* PT1_13 */
#define TRIG_IN3_P1_13 A15X_MUX('1',13,1) /* PT1_13 */
#define LPI2C1_SCL_P1_13 A15X_MUX('1',13,2) /* PT1_13 */
#define LPUART2_TXD_P1_13 A15X_MUX('1',13,3) /* PT1_13 */
#define CT2_MAT3_P1_13 A15X_MUX('1',13,4) /* PT1_13 */
#define LPSPI5_SCK_P1_13 A15X_MUX('1',13,5) /* PT1_13 */
#define FLEXIO0_D21_P1_13 A15X_MUX('1',13,6) /* PT1_13 */
#define SMARTDMA_PIO9_P1_13 A15X_MUX('1',13,7) /* PT1_13 */
#define LPUART5_RTS_B_P1_13 A15X_MUX('1',13,8) /* PT1_13 */
#define ENET0_RXDV_P1_13 A15X_MUX('1',13,9) /* PT1_13 */
#define TENBASET1S_TX_P1_13 A15X_MUX('1',13,10) /* PT1_13 */
#define CAN1_TXD_P1_13 A15X_MUX('1',13,11) /* PT1_13 */
#define TSI0_CH23_P1_13 A15X_MUX('1',13,12) /* PT1_13 */
#define ADC1_A12_P1_14 A15X_MUX('1',14,0) /* PT1_14 */
#define P1_14 A15X_MUX('1',14,0) /* PT1_14 */
#define LPI2C1_SCLS_P1_14 A15X_MUX('1',14,2) /* PT1_14 */
#define LPUART2_RTS_B_P1_14 A15X_MUX('1',14,3) /* PT1_14 */
#define CT_INP10_P1_14 A15X_MUX('1',14,4) /* PT1_14 */
#define CT3_MAT0_P1_14 A15X_MUX('1',14,5) /* PT1_14 */
#define FLEXIO0_D22_P1_14 A15X_MUX('1',14,6) /* PT1_14 */
#define SMARTDMA_PIO10_P1_14 A15X_MUX('1',14,7) /* PT1_14 */
#define LPSPI5_SDI_P1_14 A15X_MUX('1',14,8) /* PT1_14 */
#define ENET0_RX_CLK_P1_14 A15X_MUX('1',14,9) /* PT1_14 */
#define TSI0_CH24_P1_14 A15X_MUX('1',14,12) /* PT1_14 */
#define ADC1_A13_P1_15 A15X_MUX('1',15,0) /* PT1_15 */
#define P1_15 A15X_MUX('1',15,0) /* PT1_15 */
#define WUU0_IN13_P1_15 A15X_MUX('1',15,0) /* PT1_15 */
#define LPI2C1_SDAS_P1_15 A15X_MUX('1',15,2) /* PT1_15 */
#define LPUART2_CTS_B_P1_15 A15X_MUX('1',15,3) /* PT1_15 */
#define CT_INP11_P1_15 A15X_MUX('1',15,4) /* PT1_15 */
#define CT3_MAT1_P1_15 A15X_MUX('1',15,5) /* PT1_15 */
#define FLEXIO0_D23_P1_15 A15X_MUX('1',15,6) /* PT1_15 */
#define SMARTDMA_PIO11_P1_15 A15X_MUX('1',15,7) /* PT1_15 */
#define LPSPI5_PCS0_P1_15 A15X_MUX('1',15,8) /* PT1_15 */
#define ENET0_RXER_P1_15 A15X_MUX('1',15,9) /* PT1_15 */
#define I3C1_PUR_P1_15 A15X_MUX('1',15,10) /* PT1_15 */
#define TSI0_CH25_P1_15 A15X_MUX('1',15,12) /* PT1_15 */
#define WUU0_IN14_P1_16 A15X_MUX('1',16,0) /* PT1_16 */
#define P1_16 A15X_MUX('1',16,0) /* PT1_16 */
#define ADC1_A14_P1_16 A15X_MUX('1',16,0) /* PT1_16 */
#define LPI2C4_SDAS_P1_16 A15X_MUX('1',16,3) /* PT1_16 */
#define CT_INP12_P1_16 A15X_MUX('1',16,4) /* PT1_16 */
#define LPSPI5_PCS3_P1_16 A15X_MUX('1',16,5) /* PT1_16 */
#define FLEXIO0_D24_P1_16 A15X_MUX('1',16,6) /* PT1_16 */
#define SMARTDMA_PIO12_P1_16 A15X_MUX('1',16,7) /* PT1_16 */
#define LPUART5_RXD_P1_16 A15X_MUX('1',16,8) /* PT1_16 */
#define ENET0_RXD2_P1_16 A15X_MUX('1',16,9) /* PT1_16 */
#define I3C1_SDA_P1_16 A15X_MUX('1',16,10) /* PT1_16 */
#define CAN1_RXD_P1_16 A15X_MUX('1',16,11) /* PT1_16 */
#define TSI0_CH26_P1_16 A15X_MUX('1',16,12) /* PT1_16 */
#define ADC1_A15_P1_17 A15X_MUX('1',17,0) /* PT1_17 */
#define P1_17 A15X_MUX('1',17,0) /* PT1_17 */
#define LPI2C4_SCLS_P1_17 A15X_MUX('1',17,3) /* PT1_17 */
#define CT_INP13_P1_17 A15X_MUX('1',17,4) /* PT1_17 */
#define LPSPI5_PCS2_P1_17 A15X_MUX('1',17,5) /* PT1_17 */
#define FLEXIO0_D25_P1_17 A15X_MUX('1',17,6) /* PT1_17 */
#define SMARTDMA_PIO13_P1_17 A15X_MUX('1',17,7) /* PT1_17 */
#define LPUART5_TXD_P1_17 A15X_MUX('1',17,8) /* PT1_17 */
#define ENET0_RXD3_P1_17 A15X_MUX('1',17,9) /* PT1_17 */
#define I3C1_SCL_P1_17 A15X_MUX('1',17,10) /* PT1_17 */
#define CAN1_TXD_P1_17 A15X_MUX('1',17,11) /* PT1_17 */
#define TSI0_CH27_P1_17 A15X_MUX('1',17,12) /* PT1_17 */
#define ADC1_A16_P1_18 A15X_MUX('1',18,0) /* PT1_18 */
#define P1_18 A15X_MUX('1',18,0) /* PT1_18 */
#define FREQME_CLK_IN0_P1_18 A15X_MUX('1',18,1) /* PT1_18 */
#define LPI2C4_SCL_P1_18 A15X_MUX('1',18,3) /* PT1_18 */
#define CT3_MAT0_P1_18 A15X_MUX('1',18,4) /* PT1_18 */
#define LPSPI5_PCS1_P1_18 A15X_MUX('1',18,5) /* PT1_18 */
#define FLEXIO0_D26_P1_18 A15X_MUX('1',18,6) /* PT1_18 */
#define SMARTDMA_PIO14_P1_18 A15X_MUX('1',18,7) /* PT1_18 */
#define LPUART5_RTS_B_P1_18 A15X_MUX('1',18,8) /* PT1_18 */
#define ENET0_COL_P1_18 A15X_MUX('1',18,9) /* PT1_18 */
#define CAN0_TXD_P1_18 A15X_MUX('1',18,11) /* PT1_18 */
#define TSI0_CH28_P1_18 A15X_MUX('1',18,12) /* PT1_18 */
#define WUU0_IN15_P1_19 A15X_MUX('1',19,0) /* PT1_19 */
#define P1_19 A15X_MUX('1',19,0) /* PT1_19 */
#define ADC1_A17_P1_19 A15X_MUX('1',19,0) /* PT1_19 */
#define FREQME_CLK_IN1_P1_19 A15X_MUX('1',19,1) /* PT1_19 */
#define LPI2C4_SDA_P1_19 A15X_MUX('1',19,3) /* PT1_19 */
#define CT3_MAT1_P1_19 A15X_MUX('1',19,4) /* PT1_19 */
#define FLEXIO0_D27_P1_19 A15X_MUX('1',19,6) /* PT1_19 */
#define SMARTDMA_PIO15_P1_19 A15X_MUX('1',19,7) /* PT1_19 */
#define LPUART5_CTS_B_P1_19 A15X_MUX('1',19,8) /* PT1_19 */
#define ENET0_CRS_P1_19 A15X_MUX('1',19,9) /* PT1_19 */
#define CAN0_RXD_P1_19 A15X_MUX('1',19,11) /* PT1_19 */
#define TSI0_CH29_P1_19 A15X_MUX('1',19,12) /* PT1_19 */
#define P1_29 A15X_MUX('1',29,0) /* PT1_29 */
#define RESET_B_P1_29 A15X_MUX('1',29,1) /* PT1_29 */
#define SPC_LPREQ_P1_29 A15X_MUX('1',29,2) /* PT1_29 */
#define P1_30 A15X_MUX('1',30,0) /* PT1_30 */
#define XTAL48M_P1_30 A15X_MUX('1',30,0) /* PT1_30 */
#define TRIG_OUT3_P1_30 A15X_MUX('1',30,1) /* PT1_30 */
#define LPI2C0_SDA_P1_30 A15X_MUX('1',30,3) /* PT1_30 */
#define CT_INP16_P1_30 A15X_MUX('1',30,4) /* PT1_30 */
#define FLEXIO0_D30_P1_30 A15X_MUX('1',30,6) /* PT1_30 */
#define I3C2_SDA_P1_30 A15X_MUX('1',30,10) /* PT1_30 */
#define P1_31 A15X_MUX('1',31,0) /* PT1_31 */
#define EXTAL48M_P1_31 A15X_MUX('1',31,0) /* PT1_31 */
#define TRIG_IN4_P1_31 A15X_MUX('1',31,1) /* PT1_31 */
#define LPI2C0_SCL_P1_31 A15X_MUX('1',31,3) /* PT1_31 */
#define CT_INP17_P1_31 A15X_MUX('1',31,4) /* PT1_31 */
#define TRIG_IN4/CT_INP17_P1_31_P1_31 A15X_MUX('1',31,4) /* PT1_31 */
#define FLEXIO0_D31_P1_31 A15X_MUX('1',31,6) /* PT1_31 */
#define I3C2_SCL_P1_31 A15X_MUX('1',31,10) /* PT1_31 */
#define WUU0_IN18_P2_0 A15X_MUX('2',0,0) /* PT2_0 */
#define ADC0_A0_P2_0 A15X_MUX('2',0,0) /* PT2_0 */
#define P2_0 A15X_MUX('2',0,0) /* PT2_0 */
#define TRIG_IN6_P2_0 A15X_MUX('2',0,1) /* PT2_0 */
#define LPUART0_RXD_P2_0 A15X_MUX('2',0,2) /* PT2_0 */
#define LPUART4_CTS_B_P2_0 A15X_MUX('2',0,3) /* PT2_0 */
#define CT_INP16_P2_0 A15X_MUX('2',0,4) /* PT2_0 */
#define TRIG_IN6/CT_INP16_P2_0_P2_0 A15X_MUX('2',0,4) /* PT2_0 */
#define CT2_MAT0_P2_0 A15X_MUX('2',0,5) /* PT2_0 */
#define FLEXIO0_D8_P2_0 A15X_MUX('2',0,6) /* PT2_0 */
#define SMARTDMA_PIO24_P2_0 A15X_MUX('2',0,7) /* PT2_0 */
#define LPSPI2_SDO_P2_0 A15X_MUX('2',0,8) /* PT2_0 */
#define CAN1_RXD_P2_0 A15X_MUX('2',0,11) /* PT2_0 */
#define TSI0_CH30_P2_0 A15X_MUX('2',0,12) /* PT2_0 */
#define ADC1_A0_P2_1 A15X_MUX('2',1,0) /* PT2_1 */
#define P2_1 A15X_MUX('2',1,0) /* PT2_1 */
#define TRIG_IN7_P2_1 A15X_MUX('2',1,1) /* PT2_1 */
#define LPUART0_TXD_P2_1 A15X_MUX('2',1,2) /* PT2_1 */
#define LPUART4_RTS_B_P2_1 A15X_MUX('2',1,3) /* PT2_1 */
#define CT_INP17_P2_1 A15X_MUX('2',1,4) /* PT2_1 */
#define TRIG_IN7/CT_INP17_P2_1_P2_1 A15X_MUX('2',1,4) /* PT2_1 */
#define CT2_MAT1_P2_1 A15X_MUX('2',1,5) /* PT2_1 */
#define FLEXIO0_D9_P2_1 A15X_MUX('2',1,6) /* PT2_1 */
#define SMARTDMA_PIO25_P2_1 A15X_MUX('2',1,7) /* PT2_1 */
#define LPSPI2_SCK_P2_1 A15X_MUX('2',1,8) /* PT2_1 */
#define CAN1_TXD_P2_1 A15X_MUX('2',1,11) /* PT2_1 */
#define TSI0_CH31_P2_1 A15X_MUX('2',1,12) /* PT2_1 */
#define P2_2 A15X_MUX('2',2,0) /* PT2_2 */
#define DAC0_OUT_P2_2 A15X_MUX('2',2,0) /* PT2_2 */
#define ADC0_A4_P2_2 A15X_MUX('2',2,0) /* PT2_2 */
#define TRIG_IN6_P2_2 A15X_MUX('2',2,1) /* PT2_2 */
#define LPUART0_RTS_B_P2_2 A15X_MUX('2',2,2) /* PT2_2 */
#define LPUART2_TXD_P2_2 A15X_MUX('2',2,3) /* PT2_2 */
#define TRIG_IN6/CT_INP12_P2_2_P2_2 A15X_MUX('2',2,4) /* PT2_2 */
#define CT_INP12_P2_2 A15X_MUX('2',2,4) /* PT2_2 */
#define CT2_MAT2_P2_2 A15X_MUX('2',2,5) /* PT2_2 */
#define FLEXIO0_D10_P2_2 A15X_MUX('2',2,6) /* PT2_2 */
#define SMARTDMA_PIO26_P2_2 A15X_MUX('2',2,7) /* PT2_2 */
#define LPSPI2_SDI_P2_2 A15X_MUX('2',2,8) /* PT2_2 */
#define TSI0_CH32_P2_2 A15X_MUX('2',2,12) /* PT2_2 */
#define P2_3 A15X_MUX('2',3,0) /* PT2_3 */
#define ADC0_A3_P2_3 A15X_MUX('2',3,0) /* PT2_3 */
#define DAC1_OUT_P2_3 A15X_MUX('2',3,0) /* PT2_3 */
#define WUU0_IN19_P2_3 A15X_MUX('2',3,0) /* PT2_3 */
#define ADC1_A4_P2_3 A15X_MUX('2',3,0) /* PT2_3 */
#define TRIG_IN7_P2_3 A15X_MUX('2',3,1) /* PT2_3 */
#define LPUART0_CTS_B_P2_3 A15X_MUX('2',3,2) /* PT2_3 */
#define LPUART2_RXD_P2_3 A15X_MUX('2',3,3) /* PT2_3 */
#define TRIG_IN7/CT_INP13_P2_3_P2_3 A15X_MUX('2',3,4) /* PT2_3 */
#define CT_INP13_P2_3 A15X_MUX('2',3,4) /* PT2_3 */
#define CT2_MAT3_P2_3 A15X_MUX('2',3,5) /* PT2_3 */
#define FLEXIO0_D11_P2_3 A15X_MUX('2',3,6) /* PT2_3 */
#define SMARTDMA_PIO27_P2_3 A15X_MUX('2',3,7) /* PT2_3 */
#define LPSPI2_PCS0_P2_3 A15X_MUX('2',3,8) /* PT2_3 */
#define TSI0_CH33_P2_3 A15X_MUX('2',3,12) /* PT2_3 */
#define ADC0_A1_P2_4 A15X_MUX('2',4,0) /* PT2_4 */
#define P2_4 A15X_MUX('2',4,0) /* PT2_4 */
#define LPUART2_CTS_B_P2_4 A15X_MUX('2',4,3) /* PT2_4 */
#define CT_INP14_P2_4 A15X_MUX('2',4,4) /* PT2_4 */
#define CT1_MAT0_P2_4 A15X_MUX('2',4,5) /* PT2_4 */
#define FLEXIO0_D12_P2_4 A15X_MUX('2',4,6) /* PT2_4 */
#define SMARTDMA_PIO28_P2_4 A15X_MUX('2',4,7) /* PT2_4 */
#define LPSPI2_PCS3_P2_4 A15X_MUX('2',4,8) /* PT2_4 */
#define TSI0_CH34_P2_4 A15X_MUX('2',4,12) /* PT2_4 */
#define ADC1_A1_P2_5 A15X_MUX('2',5,0) /* PT2_5 */
#define P2_5 A15X_MUX('2',5,0) /* PT2_5 */
#define LPUART2_RTS_B_P2_5 A15X_MUX('2',5,3) /* PT2_5 */
#define CT_INP15_P2_5 A15X_MUX('2',5,4) /* PT2_5 */
#define CT1_MAT1_P2_5 A15X_MUX('2',5,5) /* PT2_5 */
#define FLEXIO0_D13_P2_5 A15X_MUX('2',5,6) /* PT2_5 */
#define SMARTDMA_PIO29_P2_5 A15X_MUX('2',5,7) /* PT2_5 */
#define LPSPI2_PCS2_P2_5 A15X_MUX('2',5,8) /* PT2_5 */
#define TSI0_CH35_P2_5 A15X_MUX('2',5,12) /* PT2_5 */
#define ADC1_A3_P2_6 A15X_MUX('2',6,0) /* PT2_6 */
#define P2_6 A15X_MUX('2',6,0) /* PT2_6 */
#define TRIG_OUT4_P2_6 A15X_MUX('2',6,1) /* PT2_6 */
#define LPSPI1_PCS1_P2_6 A15X_MUX('2',6,2) /* PT2_6 */
#define LPUART4_RXD_P2_6 A15X_MUX('2',6,3) /* PT2_6 */
#define CT_INP18_P2_6 A15X_MUX('2',6,4) /* PT2_6 */
#define CT1_MAT2_P2_6 A15X_MUX('2',6,5) /* PT2_6 */
#define FLEXIO0_D14_P2_6 A15X_MUX('2',6,6) /* PT2_6 */
#define SMARTDMA_PIO30_P2_6 A15X_MUX('2',6,7) /* PT2_6 */
#define LPSPI2_PCS1_P2_6 A15X_MUX('2',6,8) /* PT2_6 */
#define TSI0_CH36_P2_6 A15X_MUX('2',6,12) /* PT2_6 */
#define P2_7 A15X_MUX('2',7,0) /* PT2_7 */
#define TRIG_IN5_P2_7 A15X_MUX('2',7,1) /* PT2_7 */
#define LPUART4_TXD_P2_7 A15X_MUX('2',7,3) /* PT2_7 */
#define CT_INP19_P2_7 A15X_MUX('2',7,4) /* PT2_7 */
#define TRIG_IN5/CT_INP19_P2_7_P2_7 A15X_MUX('2',7,4) /* PT2_7 */
#define CT1_MAT3_P2_7 A15X_MUX('2',7,5) /* PT2_7 */
#define FLEXIO0_D15_P2_7 A15X_MUX('2',7,6) /* PT2_7 */
#define SMARTDMA_PIO31_P2_7 A15X_MUX('2',7,7) /* PT2_7 */
#define TSI0_CH37_P2_7 A15X_MUX('2',7,12) /* PT2_7 */
#define P2_12 A15X_MUX('2',12,0) /* PT2_12 */
#define WUU0_IN20_P2_12 A15X_MUX('2',12,0) /* PT2_12 */
#define ADC0_A5_P2_12 A15X_MUX('2',12,0) /* PT2_12 */
#define LPSPI1_SCK_P2_12 A15X_MUX('2',12,2) /* PT2_12 */
#define LPUART1_RXD_P2_12 A15X_MUX('2',12,3) /* PT2_12 */
#define CT4_MAT0_P2_12 A15X_MUX('2',12,4) /* PT2_12 */
#define CT0_MAT0_P2_12 A15X_MUX('2',12,5) /* PT2_12 */
#define FLEXIO0_D20_P2_12 A15X_MUX('2',12,6) /* PT2_12 */
#define SMARTDMA_PIO16_P2_12 A15X_MUX('2',12,7) /* PT2_12 */
#define CAN0_RXD_P2_12 A15X_MUX('2',12,11) /* PT2_12 */
#define TSI0_CH38_P2_12 A15X_MUX('2',12,12) /* PT2_12 */
#define P2_13 A15X_MUX('2',13,0) /* PT2_13 */
#define ADC1_A5_P2_13 A15X_MUX('2',13,0) /* PT2_13 */
#define TRIG_IN8_P2_13 A15X_MUX('2',13,1) /* PT2_13 */
#define LPSPI1_SDO_P2_13 A15X_MUX('2',13,2) /* PT2_13 */
#define LPUART1_TXD_P2_13 A15X_MUX('2',13,3) /* PT2_13 */
#define CT4_MAT1_P2_13 A15X_MUX('2',13,4) /* PT2_13 */
#define CT0_MAT1_P2_13 A15X_MUX('2',13,5) /* PT2_13 */
#define FLEXIO0_D21_P2_13 A15X_MUX('2',13,6) /* PT2_13 */
#define SMARTDMA_PIO17_P2_13 A15X_MUX('2',13,7) /* PT2_13 */
#define CAN0_TXD_P2_13 A15X_MUX('2',13,11) /* PT2_13 */
#define TSI0_CH39_P2_13 A15X_MUX('2',13,12) /* PT2_13 */
#define P2_14 A15X_MUX('2',14,0) /* PT2_14 */
#define CT4_MAT2_P2_14 A15X_MUX('2',14,4) /* PT2_14 */
#define FLEXIO0_D22_P2_14 A15X_MUX('2',14,6) /* PT2_14 */
#define P2_15 A15X_MUX('2',15,0) /* PT2_15 */
#define WUU0_IN21_P2_15 A15X_MUX('2',15,0) /* PT2_15 */
#define ADC0_A2_P2_15 A15X_MUX('2',15,0) /* PT2_15 */
#define TRIG_OUT4_P2_15 A15X_MUX('2',15,1) /* PT2_15 */
#define LPSPI1_SDI_P2_15 A15X_MUX('2',15,2) /* PT2_15 */
#define LPUART1_RTS_B_P2_15 A15X_MUX('2',15,3) /* PT2_15 */
#define CT4_MAT3_P2_15 A15X_MUX('2',15,4) /* PT2_15 */
#define CT0_MAT2_P2_15 A15X_MUX('2',15,5) /* PT2_15 */
#define FLEXIO0_D23_P2_15 A15X_MUX('2',15,6) /* PT2_15 */
#define SMARTDMA_PIO18_P2_15 A15X_MUX('2',15,7) /* PT2_15 */
#define CAN1_RXD_P2_15 A15X_MUX('2',15,11) /* PT2_15 */
#define TSI0_CH40_P2_15 A15X_MUX('2',15,12) /* PT2_15 */
#define ADC0_A6_P2_16 A15X_MUX('2',16,0) /* PT2_16 */
#define P2_16 A15X_MUX('2',16,0) /* PT2_16 */
#define LPSPI1_SDI_P2_16 A15X_MUX('2',16,2) /* PT2_16 */
#define LPUART1_RTS_B_P2_16 A15X_MUX('2',16,3) /* PT2_16 */
#define CT3_MAT0_P2_16 A15X_MUX('2',16,4) /* PT2_16 */
#define CT0_MAT2_P2_16 A15X_MUX('2',16,5) /* PT2_16 */
#define FLEXIO0_D24_P2_16 A15X_MUX('2',16,6) /* PT2_16 */
#define SMARTDMA_PIO19_P2_16 A15X_MUX('2',16,7) /* PT2_16 */
#define CAN1_TXD_P2_16 A15X_MUX('2',16,11) /* PT2_16 */
#define TSI0_CH41_P2_16 A15X_MUX('2',16,12) /* PT2_16 */
#define ADC1_A6_P2_17 A15X_MUX('2',17,0) /* PT2_17 */
#define P2_17 A15X_MUX('2',17,0) /* PT2_17 */
#define TRIG_IN9_P2_17 A15X_MUX('2',17,1) /* PT2_17 */
#define LPSPI1_PCS0_P2_17 A15X_MUX('2',17,2) /* PT2_17 */
#define LPUART1_CTS_B_P2_17 A15X_MUX('2',17,3) /* PT2_17 */
#define CT3_MAT1_P2_17 A15X_MUX('2',17,4) /* PT2_17 */
#define CT0_MAT3_P2_17 A15X_MUX('2',17,5) /* PT2_17 */
#define FLEXIO0_D25_P2_17 A15X_MUX('2',17,6) /* PT2_17 */
#define SMARTDMA_PIO20_P2_17 A15X_MUX('2',17,7) /* PT2_17 */
#define TSI0_CH42_P2_17 A15X_MUX('2',17,12) /* PT2_17 */
#define P2_18 A15X_MUX('2',18,0) /* PT2_18 */
#define CT3_MAT2_P2_18 A15X_MUX('2',18,4) /* PT2_18 */
#define FLEXIO0_D26_P2_18 A15X_MUX('2',18,6) /* PT2_18 */
#define ADC1_A2_P2_19 A15X_MUX('2',19,0) /* PT2_19 */
#define P2_19 A15X_MUX('2',19,0) /* PT2_19 */
#define TRIG_OUT5_P2_19 A15X_MUX('2',19,1) /* PT2_19 */
#define CT3_MAT3_P2_19 A15X_MUX('2',19,4) /* PT2_19 */
#define FLEXIO0_D27_P2_19 A15X_MUX('2',19,6) /* PT2_19 */
#define SMARTDMA_PIO21_P2_19 A15X_MUX('2',19,7) /* PT2_19 */
#define TSI0_CH43_P2_19 A15X_MUX('2',19,12) /* PT2_19 */
#define P2_20 A15X_MUX('2',20,0) /* PT2_20 */
#define TRIG_IN8_P2_20 A15X_MUX('2',20,1) /* PT2_20 */
#define LPSPI1_PCS2_P2_20 A15X_MUX('2',20,2) /* PT2_20 */
#define CT2_MAT0_P2_20 A15X_MUX('2',20,4) /* PT2_20 */
#define FLEXIO0_D28_P2_20 A15X_MUX('2',20,6) /* PT2_20 */
#define SMARTDMA_PIO22_P2_20 A15X_MUX('2',20,7) /* PT2_20 */
#define TSI0_CH44_P2_20 A15X_MUX('2',20,12) /* PT2_20 */
#define P2_21 A15X_MUX('2',21,0) /* PT2_21 */
#define TRIG_IN9_P2_21 A15X_MUX('2',21,1) /* PT2_21 */
#define LPSPI1_PCS3_P2_21 A15X_MUX('2',21,2) /* PT2_21 */
#define CT2_MAT1_P2_21 A15X_MUX('2',21,4) /* PT2_21 */
#define FLEXIO0_D29_P2_21 A15X_MUX('2',21,6) /* PT2_21 */
#define SMARTDMA_PIO23_P2_21 A15X_MUX('2',21,7) /* PT2_21 */
#define TSI0_CH45_P2_21 A15X_MUX('2',21,12) /* PT2_21 */
#define P2_22 A15X_MUX('2',22,0) /* PT2_22 */
#define CT2_MAT2_P2_22 A15X_MUX('2',22,4) /* PT2_22 */
#define FLEXIO0_D30_P2_22 A15X_MUX('2',22,6) /* PT2_22 */
#define P2_23 A15X_MUX('2',23,0) /* PT2_23 */
#define TRIG_OUT5_P2_23 A15X_MUX('2',23,1) /* PT2_23 */
#define CT2_MAT3_P2_23 A15X_MUX('2',23,4) /* PT2_23 */
#define FLEXIO0_D31_P2_23 A15X_MUX('2',23,6) /* PT2_23 */
#define P2_24 A15X_MUX('2',24,0) /* PT2_24 */
#define TRIG_OUT6_P2_24 A15X_MUX('2',24,1) /* PT2_24 */
#define CT_INP8_P2_24 A15X_MUX('2',24,4) /* PT2_24 */
#define P2_25 A15X_MUX('2',25,0) /* PT2_25 */
#define TRIG_OUT7_P2_25 A15X_MUX('2',25,1) /* PT2_25 */
#define CT_INP9_P2_25 A15X_MUX('2',25,4) /* PT2_25 */
#define WUU0_IN22_P3_0 A15X_MUX('3',0,0) /* PT3_0 */
#define P3_0 A15X_MUX('3',0,0) /* PT3_0 */
#define TRIG_IN0_P3_0 A15X_MUX('3',0,1) /* PT3_0 */
#define LPI2C3_SDA_P3_0 A15X_MUX('3',0,2) /* PT3_0 */
#define LPUART3_RXD_P3_0 A15X_MUX('3',0,3) /* PT3_0 */
#define TRIG_IN0/CT_INP16_P3_0_P3_0 A15X_MUX('3',0,4) /* PT3_0 */
#define CT_INP16_P3_0 A15X_MUX('3',0,4) /* PT3_0 */
#define FLEXIO0_D8_P3_0 A15X_MUX('3',0,6) /* PT3_0 */
#define LPSPI3_PCS0_P3_0 A15X_MUX('3',0,7) /* PT3_0 */
#define SMARTDMA_PIO0_P3_0 A15X_MUX('3',0,10) /* PT3_0 */
#define PF_QSPI_CS0_DIS_P3_0 A15X_MUX('3',0,11) /* PT3_0 */
#define P3_1 A15X_MUX('3',1,0) /* PT3_1 */
#define TRIG_IN1_P3_1 A15X_MUX('3',1,1) /* PT3_1 */
#define LPI2C3_SCL_P3_1 A15X_MUX('3',1,2) /* PT3_1 */
#define LPUART3_TXD_P3_1 A15X_MUX('3',1,3) /* PT3_1 */
#define CT_INP17_P3_1 A15X_MUX('3',1,4) /* PT3_1 */
#define TRIG_IN1/CT_INP17_P3_1_P3_1 A15X_MUX('3',1,4) /* PT3_1 */
#define FLEXIO0_D9_P3_1 A15X_MUX('3',1,6) /* PT3_1 */
#define LPSPI3_PCS1_P3_1 A15X_MUX('3',1,7) /* PT3_1 */
#define FLEXSPI0_B_DQS_P3_1 A15X_MUX('3',1,8) /* PT3_1 */
#define SMARTDMA_PIO1_P3_1 A15X_MUX('3',1,10) /* PT3_1 */
#define PF_QSPI_CS1_DIS_P3_1 A15X_MUX('3',1,11) /* PT3_1 */
#define P3_2 A15X_MUX('3',2,0) /* PT3_2 */
#define LPSPI1_PCS1_P3_2 A15X_MUX('3',2,2) /* PT3_2 */
#define LPSPI4_SDO_P3_2 A15X_MUX('3',2,3) /* PT3_2 */
#define CT4_MAT0_P3_2 A15X_MUX('3',2,4) /* PT3_2 */
#define FLEXIO0_D10_P3_2 A15X_MUX('3',2,6) /* PT3_2 */
#define SMARTDMA_PIO2_P3_2 A15X_MUX('3',2,10) /* PT3_2 */
#define TSI0_CH46_P3_2 A15X_MUX('3',2,12) /* PT3_2 */
#define P3_3 A15X_MUX('3',3,0) /* PT3_3 */
#define LPI2C3_HREQ_P3_3 A15X_MUX('3',3,2) /* PT3_3 */
#define LPSPI4_SCK_P3_3 A15X_MUX('3',3,3) /* PT3_3 */
#define CT4_MAT1_P3_3 A15X_MUX('3',3,4) /* PT3_3 */
#define FLEXIO0_D11_P3_3 A15X_MUX('3',3,6) /* PT3_3 */
#define SMARTDMA_PIO3_P3_3 A15X_MUX('3',3,10) /* PT3_3 */
#define TSI0_CH47_P3_3 A15X_MUX('3',3,12) /* PT3_3 */
#define P3_4 A15X_MUX('3',4,0) /* PT3_4 */
#define LPI2C3_SDAS_P3_4 A15X_MUX('3',4,2) /* PT3_4 */
#define LPSPI4_SDI_P3_4 A15X_MUX('3',4,3) /* PT3_4 */
#define CT_INP18_P3_4 A15X_MUX('3',4,4) /* PT3_4 */
#define FLEXIO0_D12_P3_4 A15X_MUX('3',4,6) /* PT3_4 */
#define SMARTDMA_PIO4_P3_4 A15X_MUX('3',4,10) /* PT3_4 */
#define TSI0_CH48_P3_4 A15X_MUX('3',4,12) /* PT3_4 */
#define P3_5 A15X_MUX('3',5,0) /* PT3_5 */
#define LPI2C3_SCLS_P3_5 A15X_MUX('3',5,2) /* PT3_5 */
#define LPSPI4_PCS0_P3_5 A15X_MUX('3',5,3) /* PT3_5 */
#define CT_INP19_P3_5 A15X_MUX('3',5,4) /* PT3_5 */
#define FLEXIO0_D13_P3_5 A15X_MUX('3',5,6) /* PT3_5 */
#define SMARTDMA_PIO5_P3_5 A15X_MUX('3',5,10) /* PT3_5 */
#define TSI0_CH49_P3_5 A15X_MUX('3',5,12) /* PT3_5 */
#define P3_6 A15X_MUX('3',6,0) /* PT3_6 */
#define CLKOUT_P3_6 A15X_MUX('3',6,1) /* PT3_6 */
#define LPSPI1_PCS3_P3_6 A15X_MUX('3',6,2) /* PT3_6 */
#define LPUART3_RTS_B_P3_6 A15X_MUX('3',6,3) /* PT3_6 */
#define CT4_MAT2_P3_6 A15X_MUX('3',6,4) /* PT3_6 */
#define FLEXIO0_D14_P3_6 A15X_MUX('3',6,6) /* PT3_6 */
#define LPSPI3_PCS1_P3_6 A15X_MUX('3',6,7) /* PT3_6 */
#define FLEXSPI0_A_DQS_P3_6 A15X_MUX('3',6,9) /* PT3_6 */
#define SMARTDMA_PIO6_P3_6 A15X_MUX('3',6,10) /* PT3_6 */
#define PF_QSPI_CS_N_P3_6 A15X_MUX('3',6,11) /* PT3_6 */
#define FREQME_CLK_OUT1_P3_6 A15X_MUX('3',6,13) /* PT3_6 */
#define P3_7 A15X_MUX('3',7,0) /* PT3_7 */
#define TRIG_IN2_P3_7 A15X_MUX('3',7,1) /* PT3_7 */
#define LPSPI1_PCS2_P3_7 A15X_MUX('3',7,2) /* PT3_7 */
#define LPUART3_CTS_B_P3_7 A15X_MUX('3',7,3) /* PT3_7 */
#define CT4_MAT3_P3_7 A15X_MUX('3',7,4) /* PT3_7 */
#define FLEXIO0_D15_P3_7 A15X_MUX('3',7,6) /* PT3_7 */
#define LPSPI3_SCK_P3_7 A15X_MUX('3',7,7) /* PT3_7 */
#define FLEXSPI0_A_SCLK_P3_7 A15X_MUX('3',7,9) /* PT3_7 */
#define SMARTDMA_PIO7_P3_7 A15X_MUX('3',7,10) /* PT3_7 */
#define PF_QSPI_SCKIN_P3_7 A15X_MUX('3',7,11) /* PT3_7 */
#define FREQME_CLK_OUT0_P3_7 A15X_MUX('3',7,13) /* PT3_7 */
#define P3_8 A15X_MUX('3',8,0) /* PT3_8 */
#define WUU0_IN23_P3_8 A15X_MUX('3',8,0) /* PT3_8 */
#define TRIG_IN3_P3_8 A15X_MUX('3',8,1) /* PT3_8 */
#define LPSPI1_SDO_P3_8 A15X_MUX('3',8,2) /* PT3_8 */
#define LPUART1_RXD_P3_8 A15X_MUX('3',8,3) /* PT3_8 */
#define CT_INP4_P3_8 A15X_MUX('3',8,4) /* PT3_8 */
#define TRIG_IN3/CT_INP4_P3_8_P3_8 A15X_MUX('3',8,4) /* PT3_8 */
#define FLEXIO0_D16_P3_8 A15X_MUX('3',8,6) /* PT3_8 */
#define LPSPI3_SDO_P3_8 A15X_MUX('3',8,7) /* PT3_8 */
#define LPUART5_CTS_B_P3_8 A15X_MUX('3',8,8) /* PT3_8 */
#define FLEXSPI0_A_DATA0_P3_8 A15X_MUX('3',8,9) /* PT3_8 */
#define SMARTDMA_PIO8_P3_8 A15X_MUX('3',8,10) /* PT3_8 */
#define PF_QSPI_DATA0_P3_8 A15X_MUX('3',8,11) /* PT3_8 */
#define CLKOUT_P3_8 A15X_MUX('3',8,13) /* PT3_8 */
#define P3_9 A15X_MUX('3',9,0) /* PT3_9 */
#define TRIG_IN4_P3_9 A15X_MUX('3',9,1) /* PT3_9 */
#define LPSPI1_SDI_P3_9 A15X_MUX('3',9,2) /* PT3_9 */
#define LPUART1_TXD_P3_9 A15X_MUX('3',9,3) /* PT3_9 */
#define TRIG_IN4/CT_INP5_P3_9_P3_9 A15X_MUX('3',9,4) /* PT3_9 */
#define CT_INP5_P3_9 A15X_MUX('3',9,4) /* PT3_9 */
#define FLEXIO0_D17_P3_9 A15X_MUX('3',9,6) /* PT3_9 */
#define LPSPI3_SDI_P3_9 A15X_MUX('3',9,7) /* PT3_9 */
#define LPUART5_RTS_B_P3_9 A15X_MUX('3',9,8) /* PT3_9 */
#define FLEXSPI0_A_DATA1_P3_9 A15X_MUX('3',9,9) /* PT3_9 */
#define SMARTDMA_PIO9_P3_9 A15X_MUX('3',9,10) /* PT3_9 */
#define PF_QSPI_DATA1_P3_9 A15X_MUX('3',9,11) /* PT3_9 */
#define P3_10 A15X_MUX('3',10,0) /* PT3_10 */
#define TRIG_IN5_P3_10 A15X_MUX('3',10,1) /* PT3_10 */
#define LPSPI1_SCK_P3_10 A15X_MUX('3',10,2) /* PT3_10 */
#define LPUART1_RTS_B_P3_10 A15X_MUX('3',10,3) /* PT3_10 */
#define CT1_MAT0_P3_10 A15X_MUX('3',10,4) /* PT3_10 */
#define FLEXIO0_D18_P3_10 A15X_MUX('3',10,6) /* PT3_10 */
#define LPSPI3_PCS2_P3_10 A15X_MUX('3',10,7) /* PT3_10 */
#define LPUART5_TXD_P3_10 A15X_MUX('3',10,8) /* PT3_10 */
#define FLEXSPI0_A_DATA2_P3_10 A15X_MUX('3',10,9) /* PT3_10 */
#define SMARTDMA_PIO10_P3_10 A15X_MUX('3',10,10) /* PT3_10 */
#define PF_QSPI_DATA2_P3_10 A15X_MUX('3',10,11) /* PT3_10 */
#define P3_11 A15X_MUX('3',11,0) /* PT3_11 */
#define WUU0_IN24_P3_11 A15X_MUX('3',11,0) /* PT3_11 */
#define TRIG_IN6_P3_11 A15X_MUX('3',11,1) /* PT3_11 */
#define LPSPI1_PCS0_P3_11 A15X_MUX('3',11,2) /* PT3_11 */
#define LPUART1_CTS_B_P3_11 A15X_MUX('3',11,3) /* PT3_11 */
#define CT1_MAT1_P3_11 A15X_MUX('3',11,4) /* PT3_11 */
#define FLEXIO0_D19_P3_11 A15X_MUX('3',11,6) /* PT3_11 */
#define LPSPI3_PCS3_P3_11 A15X_MUX('3',11,7) /* PT3_11 */
#define LPUART5_RXD_P3_11 A15X_MUX('3',11,8) /* PT3_11 */
#define FLEXSPI0_A_DATA3_P3_11 A15X_MUX('3',11,9) /* PT3_11 */
#define SMARTDMA_PIO11_P3_11 A15X_MUX('3',11,10) /* PT3_11 */
#define PF_QSPI_DATA3_P3_11 A15X_MUX('3',11,11) /* PT3_11 */
#define P3_12 A15X_MUX('3',12,0) /* PT3_12 */
#define LPUART2_RTS_B_P3_12 A15X_MUX('3',12,2) /* PT3_12 */
#define LPUART3_TXD_P3_12 A15X_MUX('3',12,3) /* PT3_12 */
#define CT1_MAT2_P3_12 A15X_MUX('3',12,4) /* PT3_12 */
#define ESPI0_DATA3_P3_12 A15X_MUX('3',12,5) /* PT3_12 */
#define FLEXIO0_D20_P3_12 A15X_MUX('3',12,6) /* PT3_12 */
#define LPSPI3_PCS3_P3_12 A15X_MUX('3',12,7) /* PT3_12 */
#define FLEXSPI0_B_DATA3_P3_12 A15X_MUX('3',12,9) /* PT3_12 */
#define SMARTDMA_PIO12_P3_12 A15X_MUX('3',12,10) /* PT3_12 */
#define PF_SPI_CS1_DIS_N_P3_12 A15X_MUX('3',12,11) /* PT3_12 */
#define P3_13 A15X_MUX('3',13,0) /* PT3_13 */
#define LPUART2_CTS_B_P3_13 A15X_MUX('3',13,2) /* PT3_13 */
#define LPUART3_RXD_P3_13 A15X_MUX('3',13,3) /* PT3_13 */
#define CT1_MAT3_P3_13 A15X_MUX('3',13,4) /* PT3_13 */
#define ESPI0_DATA2_P3_13 A15X_MUX('3',13,5) /* PT3_13 */
#define FLEXIO0_D21_P3_13 A15X_MUX('3',13,6) /* PT3_13 */
#define LPSPI3_PCS2_P3_13 A15X_MUX('3',13,7) /* PT3_13 */
#define FLEXSPI0_B_DATA2_P3_13 A15X_MUX('3',13,9) /* PT3_13 */
#define SMARTDMA_PIO13_P3_13 A15X_MUX('3',13,10) /* PT3_13 */
#define PF_SPI_CS0_DIS_N_P3_13 A15X_MUX('3',13,11) /* PT3_13 */
#define P3_14 A15X_MUX('3',14,0) /* PT3_14 */
#define WUU0_IN25_P3_14 A15X_MUX('3',14,0) /* PT3_14 */
#define LPUART2_RXD_P3_14 A15X_MUX('3',14,2) /* PT3_14 */
#define LPUART3_CTS_B_P3_14 A15X_MUX('3',14,3) /* PT3_14 */
#define CT_INP6_P3_14 A15X_MUX('3',14,4) /* PT3_14 */
#define ESPI0_DATA1_P3_14 A15X_MUX('3',14,5) /* PT3_14 */
#define FLEXIO0_D22_P3_14 A15X_MUX('3',14,6) /* PT3_14 */
#define LPSPI3_SDI_P3_14 A15X_MUX('3',14,7) /* PT3_14 */
#define FLEXSPI0_B_DATA1_P3_14 A15X_MUX('3',14,9) /* PT3_14 */
#define SMARTDMA_PIO14_P3_14 A15X_MUX('3',14,10) /* PT3_14 */
#define P3_15 A15X_MUX('3',15,0) /* PT3_15 */
#define LPUART2_TXD_P3_15 A15X_MUX('3',15,2) /* PT3_15 */
#define LPUART3_RTS_B_P3_15 A15X_MUX('3',15,3) /* PT3_15 */
#define CT_INP7_P3_15 A15X_MUX('3',15,4) /* PT3_15 */
#define ESPI0_DATA0_P3_15 A15X_MUX('3',15,5) /* PT3_15 */
#define FLEXIO0_D23_P3_15 A15X_MUX('3',15,6) /* PT3_15 */
#define LPSPI3_SDO_P3_15 A15X_MUX('3',15,7) /* PT3_15 */
#define FLEXSPI0_B_DATA0_P3_15 A15X_MUX('3',15,9) /* PT3_15 */
#define SMARTDMA_PIO15_P3_15 A15X_MUX('3',15,10) /* PT3_15 */
#define PF_SPI_DATA_P3_15 A15X_MUX('3',15,11) /* PT3_15 */
#define P3_16 A15X_MUX('3',16,0) /* PT3_16 */
#define LPUART4_RTS_B_P3_16 A15X_MUX('3',16,2) /* PT3_16 */
#define CT_INP8_P3_16 A15X_MUX('3',16,4) /* PT3_16 */
#define ESPI0_CLK_P3_16 A15X_MUX('3',16,5) /* PT3_16 */
#define FLEXIO0_D24_P3_16 A15X_MUX('3',16,6) /* PT3_16 */
#define LPSPI3_SCK_P3_16 A15X_MUX('3',16,7) /* PT3_16 */
#define FLEXSPI0_B_SCLK_P3_16 A15X_MUX('3',16,9) /* PT3_16 */
#define SMARTDMA_PIO16_P3_16 A15X_MUX('3',16,10) /* PT3_16 */
#define PF_SPI_SCKIN_P3_16 A15X_MUX('3',16,11) /* PT3_16 */
#define P3_17 A15X_MUX('3',17,0) /* PT3_17 */
#define WUU0_IN26_P3_17 A15X_MUX('3',17,0) /* PT3_17 */
#define LPUART4_CTS_B_P3_17 A15X_MUX('3',17,2) /* PT3_17 */
#define CT_INP9_P3_17 A15X_MUX('3',17,4) /* PT3_17 */
#define ESPI0_CSN_P3_17 A15X_MUX('3',17,5) /* PT3_17 */
#define FLEXIO0_D25_P3_17 A15X_MUX('3',17,6) /* PT3_17 */
#define LPSPI3_PCS0_P3_17 A15X_MUX('3',17,7) /* PT3_17 */
#define SMARTDMA_PIO17_P3_17 A15X_MUX('3',17,10) /* PT3_17 */
#define PF_SPI_CS0_N_P3_17 A15X_MUX('3',17,11) /* PT3_17 */
#define P3_20 A15X_MUX('3',20,0) /* PT3_20 */
#define WUU0_IN27_P3_20 A15X_MUX('3',20,0) /* PT3_20 */
#define TRIG_OUT0_P3_20 A15X_MUX('3',20,1) /* PT3_20 */
#define LPI2C3_SDA_P3_20 A15X_MUX('3',20,2) /* PT3_20 */
#define LPUART1_RXD_P3_20 A15X_MUX('3',20,3) /* PT3_20 */
#define CT2_MAT2_P3_20 A15X_MUX('3',20,4) /* PT3_20 */
#define ESPI0_NOTIFY_P3_20 A15X_MUX('3',20,5) /* PT3_20 */
#define FLEXIO0_D28_P3_20 A15X_MUX('3',20,6) /* PT3_20 */
#define LPSPI3_SDO_P3_20 A15X_MUX('3',20,7) /* PT3_20 */
#define SMARTDMA_PIO20_P3_20 A15X_MUX('3',20,10) /* PT3_20 */
#define TSI0_CH52_P3_20 A15X_MUX('3',20,12) /* PT3_20 */
#define P3_21 A15X_MUX('3',21,0) /* PT3_21 */
#define TRIG_OUT1_P3_21 A15X_MUX('3',21,1) /* PT3_21 */
#define LPI2C3_SCL_P3_21 A15X_MUX('3',21,2) /* PT3_21 */
#define LPUART1_TXD_P3_21 A15X_MUX('3',21,3) /* PT3_21 */
#define CT2_MAT3_P3_21 A15X_MUX('3',21,4) /* PT3_21 */
#define ESPI0_RST_P3_21 A15X_MUX('3',21,5) /* PT3_21 */
#define FLEXIO0_D29_P3_21 A15X_MUX('3',21,6) /* PT3_21 */
#define LPSPI3_SCK_P3_21 A15X_MUX('3',21,7) /* PT3_21 */
#define SMARTDMA_PIO21_P3_21 A15X_MUX('3',21,10) /* PT3_21 */
#define TSI0_CH53_P3_21 A15X_MUX('3',21,12) /* PT3_21 */
#define P3_22 A15X_MUX('3',22,0) /* PT3_22 */
#define LPI2C3_SCLS_P3_22 A15X_MUX('3',22,2) /* PT3_22 */
#define LPUART1_RTS_B_P3_22 A15X_MUX('3',22,3) /* PT3_22 */
#define CT_INP10_P3_22 A15X_MUX('3',22,4) /* PT3_22 */
#define FLEXIO0_D30_P3_22 A15X_MUX('3',22,6) /* PT3_22 */
#define LPSPI3_SDI_P3_22 A15X_MUX('3',22,7) /* PT3_22 */
#define SMARTDMA_PIO22_P3_22 A15X_MUX('3',22,10) /* PT3_22 */
#define TSI0_CH54_P3_22 A15X_MUX('3',22,12) /* PT3_22 */
#define P3_23 A15X_MUX('3',23,0) /* PT3_23 */
#define LPI2C3_SDAS_P3_23 A15X_MUX('3',23,2) /* PT3_23 */
#define LPUART1_CTS_B_P3_23 A15X_MUX('3',23,3) /* PT3_23 */
#define CT_INP11_P3_23 A15X_MUX('3',23,4) /* PT3_23 */
#define FLEXIO0_D31_P3_23 A15X_MUX('3',23,6) /* PT3_23 */
#define LPSPI3_PCS0_P3_23 A15X_MUX('3',23,7) /* PT3_23 */
#define SMARTDMA_PIO23_P3_23 A15X_MUX('3',23,10) /* PT3_23 */
#define TSI0_CH55_P3_23 A15X_MUX('3',23,12) /* PT3_23 */
#define P3_24 A15X_MUX('3',24,0) /* PT3_24 */
#define LPI2C3_HREQ_P3_24 A15X_MUX('3',24,2) /* PT3_24 */
#define LPSPI4_PCS3_P3_24 A15X_MUX('3',24,3) /* PT3_24 */
#define CT_INP16_P3_24 A15X_MUX('3',24,4) /* PT3_24 */
#define FLEXIO0_D24_P3_24 A15X_MUX('3',24,6) /* PT3_24 */
#define LPSPI3_PCS3_P3_24 A15X_MUX('3',24,7) /* PT3_24 */
#define SMARTDMA_PIO24_P3_24 A15X_MUX('3',24,10) /* PT3_24 */
#define TSI0_CH56_P3_24 A15X_MUX('3',24,12) /* PT3_24 */
#define P3_25 A15X_MUX('3',25,0) /* PT3_25 */
#define LPSPI4_PCS2_P3_25 A15X_MUX('3',25,3) /* PT3_25 */
#define CT_INP15_P3_25 A15X_MUX('3',25,4) /* PT3_25 */
#define FLEXIO0_D25_P3_25 A15X_MUX('3',25,6) /* PT3_25 */
#define LPSPI3_PCS2_P3_25 A15X_MUX('3',25,7) /* PT3_25 */
#define SMARTDMA_PIO25_P3_25 A15X_MUX('3',25,10) /* PT3_25 */
#define TSI0_CH57_P3_25 A15X_MUX('3',25,12) /* PT3_25 */
#define P4_0 A15X_MUX('4',0,0) /* PT4_0 */
#define TRIG_IN5_P4_0 A15X_MUX('4',0,1) /* PT4_0 */
#define LPI2C3_SDA_P4_0 A15X_MUX('4',0,2) /* PT4_0 */
#define CT_INP4_P4_0 A15X_MUX('4',0,4) /* PT4_0 */
#define TRIG_IN5/CT_INP4_P4_0_P4_0 A15X_MUX('4',0,4) /* PT4_0 */
#define FLEXIO0_D8_P4_0 A15X_MUX('4',0,6) /* PT4_0 */
#define SMARTDMA_PIO20_P4_0 A15X_MUX('4',0,7) /* PT4_0 */
#define LPSPI2_PCS1_P4_0 A15X_MUX('4',0,8) /* PT4_0 */
#define I3C2_PUR_P4_0 A15X_MUX('4',0,10) /* PT4_0 */
#define TSI0_CH58_P4_0 A15X_MUX('4',0,12) /* PT4_0 */
#define P4_1 A15X_MUX('4',1,0) /* PT4_1 */
#define LPI2C3_SCL_P4_1 A15X_MUX('4',1,2) /* PT4_1 */
#define CT_INP5_P4_1 A15X_MUX('4',1,4) /* PT4_1 */
#define FLEXIO0_D9_P4_1 A15X_MUX('4',1,6) /* PT4_1 */
#define SMARTDMA_PIO21_P4_1 A15X_MUX('4',1,7) /* PT4_1 */
#define LPSPI5_PCS1_P4_1 A15X_MUX('4',1,8) /* PT4_1 */
#define I3C3_PUR_P4_1 A15X_MUX('4',1,10) /* PT4_1 */
#define TSI0_CH59_P4_1 A15X_MUX('4',1,12) /* PT4_1 */
#define P4_2 A15X_MUX('4',2,0) /* PT4_2 */
#define WUU0_IN16_P4_2 A15X_MUX('4',2,0) /* PT4_2 */
#define CLKOUT_P4_2 A15X_MUX('4',2,1) /* PT4_2 */
#define LPI2C2_SDAS_P4_2 A15X_MUX('4',2,2) /* PT4_2 */
#define LPUART3_RXD_P4_2 A15X_MUX('4',2,3) /* PT4_2 */
#define CT4_MAT0_P4_2 A15X_MUX('4',2,4) /* PT4_2 */
#define FLEXIO0_D10_P4_2 A15X_MUX('4',2,6) /* PT4_2 */
#define SMARTDMA_PIO22_P4_2 A15X_MUX('4',2,7) /* PT4_2 */
#define LPSPI2_PCS0_P4_2 A15X_MUX('4',2,8) /* PT4_2 */
#define I3C3_SDA_P4_2 A15X_MUX('4',2,10) /* PT4_2 */
#define TSI0_CH60_P4_2 A15X_MUX('4',2,12) /* PT4_2 */
#define P4_3 A15X_MUX('4',3,0) /* PT4_3 */
#define LPI2C2_SCL_P4_3 A15X_MUX('4',3,2) /* PT4_3 */
#define LPUART4_TXD_P4_3 A15X_MUX('4',3,3) /* PT4_3 */
#define CT4_MAT1_P4_3 A15X_MUX('4',3,4) /* PT4_3 */
#define FLEXIO0_D11_P4_3 A15X_MUX('4',3,6) /* PT4_3 */
#define SMARTDMA_PIO23_P4_3 A15X_MUX('4',3,7) /* PT4_3 */
#define LPSPI2_SCK_P4_3 A15X_MUX('4',3,8) /* PT4_3 */
#define I3C2_SCL_P4_3 A15X_MUX('4',3,10) /* PT4_3 */
#define TSI0_CH61_P4_3 A15X_MUX('4',3,12) /* PT4_3 */
#define WUU0_IN17_P4_4 A15X_MUX('4',4,0) /* PT4_4 */
#define P4_4 A15X_MUX('4',4,0) /* PT4_4 */
#define LPI2C2_SDA_P4_4 A15X_MUX('4',4,2) /* PT4_4 */
#define LPUART4_RXD_P4_4 A15X_MUX('4',4,3) /* PT4_4 */
#define CT4_MAT2_P4_4 A15X_MUX('4',4,4) /* PT4_4 */
#define FLEXIO0_D12_P4_4 A15X_MUX('4',4,6) /* PT4_4 */
#define SMARTDMA_PIO24_P4_4 A15X_MUX('4',4,7) /* PT4_4 */
#define LPSPI2_SDO_P4_4 A15X_MUX('4',4,8) /* PT4_4 */
#define I3C2_SDA_P4_4 A15X_MUX('4',4,10) /* PT4_4 */
#define TSI0_CH62_P4_4 A15X_MUX('4',4,12) /* PT4_4 */
#define P4_5 A15X_MUX('4',5,0) /* PT4_5 */
#define TRIG_OUT3_P4_5 A15X_MUX('4',5,1) /* PT4_5 */
#define LPI2C2_SCLS_P4_5 A15X_MUX('4',5,2) /* PT4_5 */
#define LPUART3_TXD_P4_5 A15X_MUX('4',5,3) /* PT4_5 */
#define CT4_MAT3_P4_5 A15X_MUX('4',5,4) /* PT4_5 */
#define FLEXIO0_D13_P4_5 A15X_MUX('4',5,6) /* PT4_5 */
#define SMARTDMA_PIO25_P4_5 A15X_MUX('4',5,7) /* PT4_5 */
#define LPSPI2_SDI_P4_5 A15X_MUX('4',5,8) /* PT4_5 */
#define I3C3_SCL_P4_5 A15X_MUX('4',5,10) /* PT4_5 */
#define TSI0_CH63_P4_5 A15X_MUX('4',5,12) /* PT4_5 */
#define P4_6 A15X_MUX('4',6,0) /* PT4_6 */
#define TRIG_IN4_P4_6 A15X_MUX('4',6,1) /* PT4_6 */
#define LPI2C2_HREQ_P4_6 A15X_MUX('4',6,2) /* PT4_6 */
#define LPUART3_CTS_B_P4_6 A15X_MUX('4',6,3) /* PT4_6 */
#define CT_INP6_P4_6 A15X_MUX('4',6,4) /* PT4_6 */
#define TRIG_IN4/CT_INP6_P4_6_P4_6 A15X_MUX('4',6,4) /* PT4_6 */
#define FLEXIO0_D14_P4_6 A15X_MUX('4',6,6) /* PT4_6 */
#define SMARTDMA_PIO26_P4_6 A15X_MUX('4',6,7) /* PT4_6 */
#define LPSPI2_PCS2_P4_6 A15X_MUX('4',6,8) /* PT4_6 */
#define I3C3_SCL_P4_6 A15X_MUX('4',6,10) /* PT4_6 */
#define ESPI0_RST_P4_6 A15X_MUX('4',6,11) /* PT4_6 */
#define TSI0_CH64_P4_6 A15X_MUX('4',6,12) /* PT4_6 */
#define P4_7 A15X_MUX('4',7,0) /* PT4_7 */
#define TRIG_IN5_P4_7 A15X_MUX('4',7,1) /* PT4_7 */
#define LPI2C3_HREQ_P4_7 A15X_MUX('4',7,2) /* PT4_7 */
#define LPUART3_RTS_B_P4_7 A15X_MUX('4',7,3) /* PT4_7 */
#define TRIG_IN5/CT_INP7_P4_7_P4_7 A15X_MUX('4',7,4) /* PT4_7 */
#define CT_INP7_P4_7 A15X_MUX('4',7,4) /* PT4_7 */
#define FLEXIO0_D15_P4_7 A15X_MUX('4',7,6) /* PT4_7 */
#define SMARTDMA_PIO27_P4_7 A15X_MUX('4',7,7) /* PT4_7 */
#define LPSPI2_PCS3_P4_7 A15X_MUX('4',7,8) /* PT4_7 */
#define I3C3_SDA_P4_7 A15X_MUX('4',7,10) /* PT4_7 */
#define ESPI0_NOTIFY_P4_7 A15X_MUX('4',7,11) /* PT4_7 */
#define TSI0_CH65_P4_7 A15X_MUX('4',7,12) /* PT4_7 */
#define P4_8 A15X_MUX('4',8,0) /* PT4_8 */
#define LPUART0_RXD_P4_8 A15X_MUX('4',8,2) /* PT4_8 */
#define LPI2C4_SDAS_P4_8 A15X_MUX('4',8,3) /* PT4_8 */
#define CT_INP8_P4_8 A15X_MUX('4',8,4) /* PT4_8 */
#define FLEXIO0_D16_P4_8 A15X_MUX('4',8,6) /* PT4_8 */
#define SMARTDMA_PIO28_P4_8 A15X_MUX('4',8,7) /* PT4_8 */
#define LPSPI5_SDI_P4_8 A15X_MUX('4',8,8) /* PT4_8 */
#define ESPI0_DATA1_P4_8 A15X_MUX('4',8,11) /* PT4_8 */
#define TSI0_CH66_P4_8 A15X_MUX('4',8,12) /* PT4_8 */
#define P4_9 A15X_MUX('4',9,0) /* PT4_9 */
#define LPUART0_TXD_P4_9 A15X_MUX('4',9,2) /* PT4_9 */
#define LPI2C4_SCLS_P4_9 A15X_MUX('4',9,3) /* PT4_9 */
#define CT_INP9_P4_9 A15X_MUX('4',9,4) /* PT4_9 */
#define FLEXIO0_D17_P4_9 A15X_MUX('4',9,6) /* PT4_9 */
#define SMARTDMA_PIO29_P4_9 A15X_MUX('4',9,7) /* PT4_9 */
#define LPSPI5_SDO_P4_9 A15X_MUX('4',9,8) /* PT4_9 */
#define ESPI0_DATA0_P4_9 A15X_MUX('4',9,11) /* PT4_9 */
#define TSI0_CH67_P4_9 A15X_MUX('4',9,12) /* PT4_9 */
#define P4_10 A15X_MUX('4',10,0) /* PT4_10 */
#define LPUART0_RTS_B_P4_10 A15X_MUX('4',10,2) /* PT4_10 */
#define LPI2C4_SCL_P4_10 A15X_MUX('4',10,3) /* PT4_10 */
#define CT3_MAT0_P4_10 A15X_MUX('4',10,4) /* PT4_10 */
#define FLEXIO0_D18_P4_10 A15X_MUX('4',10,6) /* PT4_10 */
#define SMARTDMA_PIO30_P4_10 A15X_MUX('4',10,7) /* PT4_10 */
#define LPSPI5_SCK_P4_10 A15X_MUX('4',10,8) /* PT4_10 */
#define ESPI0_CLK_P4_10 A15X_MUX('4',10,11) /* PT4_10 */
#define TSI0_CH68_P4_10 A15X_MUX('4',10,12) /* PT4_10 */
#define P4_11 A15X_MUX('4',11,0) /* PT4_11 */
#define LPUART0_CTS_B_P4_11 A15X_MUX('4',11,2) /* PT4_11 */
#define LPI2C4_SDA_P4_11 A15X_MUX('4',11,3) /* PT4_11 */
#define CT3_MAT1_P4_11 A15X_MUX('4',11,4) /* PT4_11 */
#define FLEXIO0_D19_P4_11 A15X_MUX('4',11,6) /* PT4_11 */
#define SMARTDMA_PIO31_P4_11 A15X_MUX('4',11,7) /* PT4_11 */
#define LPSPI5_PCS0_P4_11 A15X_MUX('4',11,8) /* PT4_11 */
#define ESPI0_CSN_P4_11 A15X_MUX('4',11,11) /* PT4_11 */
#define TSI0_CH69_P4_11 A15X_MUX('4',11,12) /* PT4_11 */
#define P5_0 A15X_MUX('5',0,0) /* PT5_0 */
#define ADC1_A20_P5_0 A15X_MUX('5',0,0) /* PT5_0 */
#define TRIG_IN10_P5_0 A15X_MUX('5',0,1) /* PT5_0 */
#define LPTMR0_ALT2_P5_0 A15X_MUX('5',0,2) /* PT5_0 */
#define P5_2 A15X_MUX('5',2,0) /* PT5_2 */
#define ADC1_A22_P5_2 A15X_MUX('5',2,0) /* PT5_2 */
#define SPC_LPREQ_P5_2 A15X_MUX('5',2,2) /* PT5_2 */
#define P5_3 A15X_MUX('5',3,0) /* PT5_3 */
#define TRIG_IN11_P5_3 A15X_MUX('5',3,1) /* PT5_3 */
#define TSI0_CH0_P5_3 A15X_MUX('5',3,7) /* PT5_3 */
#define P5_4 A15X_MUX('5',4,0) /* PT5_4 */
#define TRIG_OUT7_P5_4 A15X_MUX('5',4,1) /* PT5_4 */
#define SPC_LPREQ_P5_4 A15X_MUX('5',4,2) /* PT5_4 */
#define TSI0_CH1_P5_4 A15X_MUX('5',4,7) /* PT5_4 */
#define P5_5 A15X_MUX('5',5,0) /* PT5_5 */
#define TRIG_IN10_P5_5 A15X_MUX('5',5,1) /* PT5_5 */
#define LPTMR0_ALT2_P5_5 A15X_MUX('5',5,2) /* PT5_5 */
#define TSI0_CH2_P5_5 A15X_MUX('5',5,7) /* PT5_5 */
#define P5_6 A15X_MUX('5',6,0) /* PT5_6 */
#define TRIG_OUT6_P5_6 A15X_MUX('5',6,1) /* PT5_6 */
#define TSI0_CH3_P5_6 A15X_MUX('5',6,7) /* PT5_6 */
#define P5_7 A15X_MUX('5',7,0) /* PT5_7 */
#define TRIG_IN11_P5_7 A15X_MUX('5',7,1) /* PT5_7 */
#endif
