
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1126550                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381112                       # Number of bytes of host memory used
host_op_rate                                  1278386                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3177.52                       # Real time elapsed on the host
host_tick_rate                              645810633                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3579628943                       # Number of instructions simulated
sim_ops                                    4062092149                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.052074                       # Number of seconds simulated
sim_ticks                                2052073617582                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   123                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2405660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4811320                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 306998154                       # Number of branches fetched
system.switch_cpus.committedInsts          1579628942                       # Number of instructions committed
system.switch_cpus.committedOps            1790987957                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4921039849                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4921039849                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    538709382                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    502599042                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    254074003                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            20570848                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1595115704                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1595115704                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2317092995                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1302176414                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           340119331                       # Number of load instructions
system.switch_cpus.num_mem_refs             616858277                       # number of memory refs
system.switch_cpus.num_store_insts          276738946                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      67332660                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             67332660                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     44825710                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     22506950                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1111671237     62.07%     62.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult         62458566      3.49%     65.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead        340119331     18.99%     84.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       276738946     15.45%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1790988080                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3873342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7746684                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2405291                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1458135                       # Transaction distribution
system.membus.trans_dist::CleanEvict           947525                       # Transaction distribution
system.membus.trans_dist::ReadExReq               369                       # Transaction distribution
system.membus.trans_dist::ReadExResp              369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2405291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3586499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3630481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7216980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7216980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    248374528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    246191232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    494565760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               494565760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2405660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2405660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2405660                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9457928953                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9236814497                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22577775348                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3872973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2941729                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3337273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             369                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3872973                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11620026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11620026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    685687808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              685687808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2405660                       # Total snoops (count)
system.tol2bus.snoopTraffic                 186641280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6279002                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6279002    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6279002                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5705002020                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8075918070                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    153024000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         153024000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     95350528                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       95350528                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1195500                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1195500                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       744926                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            744926                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     74570424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             74570424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      46465452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            46465452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      46465452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     74570424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           121035876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1489852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2391000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000299888022                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        82857                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        82857                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4855036                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1409438                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1195500                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    744926                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2391000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1489852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           415800                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           529428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           286508                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            62690                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           144966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           270604                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           152802                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            39426                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            47020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            39674                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           23754                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           19590                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           15918                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           39182                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           52394                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          251244                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           250759                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           250752                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           250756                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            23508                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           101868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           250752                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           125376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              492                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           24000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          211574                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.97                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 33849197084                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11955000000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            78680447084                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14156.92                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32906.92                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1793336                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1287800                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                75.00                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               86.44                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2391000                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1489852                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1195500                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1195500                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 82043                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 82060                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 82859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 82859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 82857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       799696                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   310.582902                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   233.899254                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   252.806987                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        13565      1.70%      1.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       404104     50.53%     52.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       117472     14.69%     66.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        76613      9.58%     76.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        59319      7.42%     83.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        38996      4.88%     88.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        44684      5.59%     94.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        25915      3.24%     97.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        19028      2.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       799696                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        82857                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     28.856922                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    28.009279                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.112682                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17          371      0.45%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         3524      4.25%      4.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         8309     10.03%     14.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         7128      8.60%     23.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         8947     10.80%     34.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         9281     11.20%     45.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         7911      9.55%     54.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         7560      9.12%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         6888      8.31%     72.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         7650      9.23%     81.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         4252      5.13%     86.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         2179      2.63%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         3087      3.73%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43         2112      2.55%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45         2692      3.25%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47           34      0.04%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-49          447      0.54%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50-51          485      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        82857                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        82857                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.980822                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.979664                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.196539                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             797      0.96%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              17      0.02%      0.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           82023     98.99%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              18      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        82857                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             153024000                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               95349568                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              153024000                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            95350528                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       74.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       46.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    74.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    46.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.95                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2052072425247                       # Total gap between requests
system.mem_ctrls0.avgGap                   1057537.07                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    153024000                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     95349568                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 74570424.125578552485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 46464984.093676105142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2391000                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1489852                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  78680447084                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47341479575084                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32906.92                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  31775961.35                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   79.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1303000020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           692557140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3489860640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1232264520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    273520019310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    557661799200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      999887872830                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       487.257311                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1446983572013                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 536567045569                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4406865120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2342289180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13581879360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6544684620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    743676688650                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    161741903040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1094282681970                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       533.257030                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 413621679423                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1569928938159                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    154900480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         154900480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     91290752                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       91290752                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1210160                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1210160                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       713209                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            713209                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     75484855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             75484855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      44487075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            44487075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      44487075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     75484855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           119971930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1426418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2420320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000262101988                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        79339                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        79339                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4867831                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1349050                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1210160                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    713209                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2420320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1426418                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           388128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           537758                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           282096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            50934                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           148884                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           274276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           160638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            39180                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            27426                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            47262                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           31344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           59016                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           31346                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           59016                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           35932                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          247084                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           242920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           243165                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           242912                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            19590                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           101868                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           242916                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           117540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           11754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          203728                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.96                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 37281186496                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12101600000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            82662186496                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15403.41                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34153.41                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1787505                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1243479                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.85                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.17                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2420320                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1426418                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1210160                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1210160                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 78432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 78434                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 79391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 79391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 79340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 79340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 79340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 79340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 79340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 79340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 79339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 79339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 79339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 79339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 79339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 79339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 79339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 79339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       815726                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   301.803694                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   227.377347                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   255.806496                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5121      0.63%      0.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       435161     53.35%     53.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       134779     16.52%     70.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        67279      8.25%     78.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        47323      5.80%     84.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        36228      4.44%     88.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        35012      4.29%     93.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        24798      3.04%     96.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        30025      3.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       815726                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        79339                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.505829                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.360477                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.706563                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         1049      1.32%      1.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         1960      2.47%      3.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         5824      7.34%     11.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         4848      6.11%     17.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        11421     14.40%     31.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         9710     12.24%     43.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         6203      7.82%     51.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         5179      6.53%     58.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         5543      6.99%     65.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         6233      7.86%     73.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         5171      6.52%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         3221      4.06%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41         3102      3.91%     87.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43         3924      4.95%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45          145      0.18%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47          598      0.75%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49         2221      2.80%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::50-51          124      0.16%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53          132      0.17%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::54-55         1876      2.36%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-57          855      1.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        79339                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        79339                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.978460                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.977035                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.218743                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             906      1.14%      1.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               2      0.00%      1.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           78377     98.79%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               3      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              51      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        79339                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             154900480                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               91289152                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              154900480                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            91290752                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       75.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       44.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    75.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    44.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.94                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2052071669643                       # Total gap between requests
system.mem_ctrls1.avgGap                   1066915.23                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    154900480                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     91289152                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 75484855.257055729628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 44486294.847242310643                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2420320                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1426418                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  82662186496                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47763018223497                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34153.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33484587.42                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1444621920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           767830965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3844361640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1124816040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    286514033430                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    546718605600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1002402641595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       488.482788                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1418362921045                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 565187696537                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4379683140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2327849205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13436723160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        6320955420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    708975392460                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    190963655520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1088392630905                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       530.386737                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 489754199262                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1493796418320                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1467682                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1467682                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1467682                       # number of overall hits
system.l2.overall_hits::total                 1467682                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2405660                       # number of demand (read+write) misses
system.l2.demand_misses::total                2405660                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2405660                       # number of overall misses
system.l2.overall_misses::total               2405660                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 202686676809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     202686676809                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 202686676809                       # number of overall miss cycles
system.l2.overall_miss_latency::total    202686676809                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3873342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3873342                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3873342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3873342                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.621081                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621081                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.621081                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621081                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84254.082792                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84254.082792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84254.082792                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84254.082792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1458135                       # number of writebacks
system.l2.writebacks::total                   1458135                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2405660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2405660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2405660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2405660                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 182130821937                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182130821937                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 182130821937                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 182130821937                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.621081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621081                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.621081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621081                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75709.294720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75709.294720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75709.294720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75709.294720                       # average overall mshr miss latency
system.l2.replacements                        2405660                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1483594                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1483594                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1483594                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1483594                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 369                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     28278021                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      28278021                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76634.203252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76634.203252                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     25137492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     25137492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68123.284553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68123.284553                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1467682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1467682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2405291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2405291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 202658398788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 202658398788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3872973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3872973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.621045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.621045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84255.251771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84255.251771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2405291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2405291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 182105684445                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 182105684445                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.621045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.621045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75710.458504                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75710.458504                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     9551128                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2406684                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.968584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.data       224.152510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   799.847490                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.data        0.218899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.781101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 126352604                       # Number of tag accesses
system.l2.tags.data_accesses                126352604                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947926382418                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2052073617582                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1579629066                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3581728809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099743                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1579629066                       # number of overall hits
system.cpu.icache.overall_hits::total      3581728809                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          821                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            821                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          821                       # number of overall misses
system.cpu.icache.overall_misses::total           821                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1579629066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3581729630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1579629066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3581729630                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.icache.writebacks::total               197                       # number of writebacks
system.cpu.icache.replacements                    197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1579629066                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3581728809                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          821                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           821                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1579629066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3581729630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.693807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3581729630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4362642.667479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.693807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      139687456391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     139687456391                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713802625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    581218765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1295021390                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713802625                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    581218765                       # number of overall hits
system.cpu.dcache.overall_hits::total      1295021390                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8020835                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3873096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11893931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8020835                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3873096                       # number of overall misses
system.cpu.dcache.overall_misses::total      11893931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 223710270990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 223710270990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 223710270990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 223710270990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    721823460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    585091861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1306915321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    721823460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    585091861                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1306915321                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009101                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57760.063523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18808.774911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57760.063523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18808.774911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7028960                       # number of writebacks
system.cpu.dcache.writebacks::total           7028960                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3873096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3873096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3873096                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3873096                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 220480108926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 220480108926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 220480108926                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 220480108926                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56926.063523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56926.063523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56926.063523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56926.063523                       # average overall mshr miss latency
system.cpu.dcache.replacements               11895690                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384190353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    322535358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       706725711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4043823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3872727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7916550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 223681223604                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 223681223604                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388234176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    326408085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    714642261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57758.066500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28254.886738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3872727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3872727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 220451369286                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 220451369286                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56924.066500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56924.066500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329612272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    258683407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      588295679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3977012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3977381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     29047386                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29047386                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333589284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    258683776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    592273060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78719.203252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     7.303144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          369                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          369                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     28739640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28739640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77885.203252                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77885.203252                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19384416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     18054924                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     37439340                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1769                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          246                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2015                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     19898823                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     19898823                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19386185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     18055170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     37441355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000091                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80889.524390                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9875.346402                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          246                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          246                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19693659                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19693659                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80055.524390                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80055.524390                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19386185                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     18055170                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     37441355                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19386185                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     18055170                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     37441355                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999533                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1381798031                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11895946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.157053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.830693                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.168841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44229432938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44229432938                       # Number of data accesses

---------- End Simulation Statistics   ----------
