// Seed: 3314794778
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output uwire id_7
);
  always begin : LABEL_0
    if (id_4) id_3 = 1;
  end
  assign id_3 = 1;
  wire id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    output wand id_2
    , id_4
);
  logic [7:0][1 'b0] id_5 (
      id_2,
      id_4
  );
  supply1 id_6;
  supply0 id_7;
  if (id_5) wire id_8;
  else id_9(id_7, id_2, id_6);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_0,
      id_6,
      id_4,
      id_7,
      id_7
  );
endmodule
