/* register offset define */
#define CPLD_VER_REG                0x20
#define WDT_EN_REG                  0xa0
#define WDT_EN_ENABLE               0x10
#define WDT_EN_DISABLE              0xef
#define EEPROM_WP_REG               0xa0
#define EEPROM_WP_ENABLE            0x04
#define EEPROM_WP_DISABLE           0xf7
/* end of register offset define */