EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# +3V3_FPGA
#
DEF +3V3_FPGA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3_FPGA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3V3_MCU
#
DEF +3V3_MCU #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3_MCU" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# Ref
#
DEF Ref Vref 0 0 Y Y 1 F P
F0 "Vref" 0 -100 50 H V C CNN
F1 "Ref" -10 150 50 H I C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 75 35 0 1 10 N
P 2 0 1 0 0 0 0 40 N
X -VDC 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# Req
#
DEF Req #Req 0 0 Y Y 1 F P
F0 "#Req" -20 200 50 H I C CNN
F1 "Req" 0 130 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 3 0 1 0 -60 40 -50 30 -40 40 N
P 3 0 1 0 0 30 0 0 0 60 N
P 3 0 1 0 40 40 50 30 60 40 N
P 5 0 1 0 -50 30 -50 80 0 80 50 80 50 30 N
X Req 1 0 0 0 U 50 50 1 1 P N
ENDDRAW
ENDDEF
#
# Vin
#
DEF Vin #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "Vin" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
