Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 21 15:27:07 2022
| Host         : hp6g4-inf-21.ictp.it running 64-bit Linux Mint 19.1 Tessa
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_irq_wrapper_timing_summary_routed.rpt -pb lab_irq_wrapper_timing_summary_routed.pb -rpx lab_irq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_irq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.371        0.000                      0                 5713        0.018        0.000                      0                 5713        4.020        0.000                       0                  2274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.371        0.000                      0                 5713        0.018        0.000                      0                 5713        4.020        0.000                       0                  2274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.616ns (17.204%)  route 7.777ns (82.796%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.635     2.929    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/Q
                         net (fo=107, routed)         1.556     5.003    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[49]
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.150     5.153 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561/O
                         net (fo=1, routed)           0.969     6.121    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.328     6.449 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409/O
                         net (fo=2, routed)           0.915     7.364    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.488 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135/O
                         net (fo=1, routed)           0.799     8.288    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28/O
                         net (fo=2, routed)           0.708     9.119    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.243 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=73, routed)          1.219    10.463    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.587 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[42]_i_2/O
                         net (fo=2, routed)           0.963    11.549    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[42]_i_2_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.673 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[42]_i_1/O
                         net (fo=1, routed)           0.649    12.322    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[42]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.467    12.646    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y71         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[42]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)       -0.061    12.694    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[42]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 1.812ns (19.307%)  route 7.573ns (80.693%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.635     2.929    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/Q
                         net (fo=107, routed)         1.556     5.003    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[49]
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.150     5.153 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561/O
                         net (fo=1, routed)           0.969     6.121    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.328     6.449 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409/O
                         net (fo=2, routed)           0.915     7.364    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135/O
                         net (fo=1, routed)           0.799     8.288    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28/O
                         net (fo=2, routed)           0.708     9.119    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.243 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=73, routed)          1.348    10.592    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.116    10.708 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_1/O
                         net (fo=6, routed)           0.806    11.513    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_1_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I1_O)        0.328    11.841 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[43]_i_1/O
                         net (fo=1, routed)           0.473    12.314    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[43]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.465    12.644    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[43]/C
                         clock pessimism              0.285    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)       -0.031    12.744    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[43]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 1.922ns (20.584%)  route 7.415ns (79.416%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.632     2.926    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/Q
                         net (fo=110, routed)         1.563     4.908    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[58]
    SLICE_X35Y63         LUT5 (Prop_lut5_I3_O)        0.327     5.235 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_77/O
                         net (fo=2, routed)           0.625     5.860    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_77_n_0
    SLICE_X34Y64         LUT4 (Prop_lut4_I2_O)        0.326     6.186 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_62/O
                         net (fo=1, routed)           0.810     6.995    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_62_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_18/O
                         net (fo=1, routed)           0.689     7.809    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_18_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.933 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_5/O
                         net (fo=1, routed)           0.823     8.755    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_5_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.879 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_2/O
                         net (fo=57, routed)          1.483    10.362    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_2_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.152    10.514 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[70]_i_4/O
                         net (fo=11, routed)          0.855    11.369    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[70]_i_4_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.326    11.695 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[19]_i_1/O
                         net (fo=1, routed)           0.568    12.263    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[19]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.466    12.645    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[19]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)       -0.016    12.704    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.922ns (20.658%)  route 7.382ns (79.342%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.632     2.926    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/Q
                         net (fo=110, routed)         1.563     4.908    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[58]
    SLICE_X35Y63         LUT5 (Prop_lut5_I3_O)        0.327     5.235 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_77/O
                         net (fo=2, routed)           0.625     5.860    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_77_n_0
    SLICE_X34Y64         LUT4 (Prop_lut4_I2_O)        0.326     6.186 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_62/O
                         net (fo=1, routed)           0.810     6.995    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_62_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_18/O
                         net (fo=1, routed)           0.689     7.809    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_18_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.933 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_5/O
                         net (fo=1, routed)           0.823     8.755    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_5_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.879 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_2/O
                         net (fo=57, routed)          1.483    10.362    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_2_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.152    10.514 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[70]_i_4/O
                         net (fo=11, routed)          0.714    11.228    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[70]_i_4_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.554 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[26]_i_1/O
                         net (fo=1, routed)           0.676    12.230    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[26]_i_1_n_0
    SLICE_X34Y73         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.465    12.644    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[26]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)       -0.045    12.674    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 1.616ns (17.325%)  route 7.712ns (82.675%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.635     2.929    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/Q
                         net (fo=107, routed)         1.556     5.003    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[49]
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.150     5.153 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561/O
                         net (fo=1, routed)           0.969     6.121    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.328     6.449 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409/O
                         net (fo=2, routed)           0.915     7.364    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.488 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135/O
                         net (fo=1, routed)           0.799     8.288    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28/O
                         net (fo=2, routed)           0.708     9.119    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.243 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=73, routed)          1.206    10.450    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.574 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[28]_i_2/O
                         net (fo=4, routed)           0.991    11.565    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[28]_i_2_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.689 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[2]_i_1/O
                         net (fo=1, routed)           0.568    12.257    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[2]_i_1_n_0
    SLICE_X38Y74         FDSE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.462    12.641    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y74         FDSE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[2]/C
                         clock pessimism              0.263    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X38Y74         FDSE (Setup_fdse_C_D)       -0.031    12.719    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 1.852ns (19.973%)  route 7.420ns (80.027%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.635     2.929    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/Q
                         net (fo=107, routed)         1.556     5.003    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[49]
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.150     5.153 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561/O
                         net (fo=1, routed)           0.969     6.121    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.328     6.449 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409/O
                         net (fo=2, routed)           0.915     7.364    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.488 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135/O
                         net (fo=1, routed)           0.799     8.288    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28/O
                         net (fo=2, routed)           0.708     9.119    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.243 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=73, routed)          1.210    10.453    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X32Y74         LUT5 (Prop_lut5_I3_O)        0.153    10.606 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[78]_i_2/O
                         net (fo=5, routed)           0.932    11.539    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[78]_i_2_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.331    11.870 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[33]_i_1/O
                         net (fo=1, routed)           0.332    12.201    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[33]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.463    12.642    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y74         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[33]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)       -0.045    12.672    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[33]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 1.922ns (20.699%)  route 7.364ns (79.301%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.632     2.926    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[58]/Q
                         net (fo=110, routed)         1.563     4.908    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[58]
    SLICE_X35Y63         LUT5 (Prop_lut5_I3_O)        0.327     5.235 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_77/O
                         net (fo=2, routed)           0.625     5.860    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_77_n_0
    SLICE_X34Y64         LUT4 (Prop_lut4_I2_O)        0.326     6.186 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_62/O
                         net (fo=1, routed)           0.810     6.995    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_62_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.119 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_18/O
                         net (fo=1, routed)           0.689     7.809    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_18_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.933 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_5/O
                         net (fo=1, routed)           0.823     8.755    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_5_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.879 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_2/O
                         net (fo=57, routed)          1.483    10.362    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[38]_i_2_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.152    10.514 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[70]_i_4/O
                         net (fo=11, routed)          0.864    11.378    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[70]_i_4_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I2_O)        0.326    11.704 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[9]_i_1/O
                         net (fo=1, routed)           0.507    12.212    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[9]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.467    12.646    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y71         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[9]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)       -0.067    12.688    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 1.846ns (19.972%)  route 7.397ns (80.028%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.635     2.929    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/Q
                         net (fo=107, routed)         1.556     5.003    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[49]
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.150     5.153 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561/O
                         net (fo=1, routed)           0.969     6.121    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.328     6.449 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409/O
                         net (fo=2, routed)           0.915     7.364    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135/O
                         net (fo=1, routed)           0.799     8.288    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28/O
                         net (fo=2, routed)           0.708     9.119    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.243 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=73, routed)          1.141    10.384    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X36Y73         LUT3 (Prop_lut3_I2_O)        0.150    10.534 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[84]_i_2/O
                         net (fo=19, routed)          0.912    11.446    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[84]_i_2_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.328    11.774 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[48]_i_1/O
                         net (fo=1, routed)           0.398    12.172    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[48]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.462    12.641    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y75         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[48]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)       -0.047    12.669    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[48]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.816ns (19.519%)  route 7.488ns (80.481%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.635     2.929    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/Q
                         net (fo=107, routed)         1.556     5.003    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[49]
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.150     5.153 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561/O
                         net (fo=1, routed)           0.969     6.121    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.328     6.449 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409/O
                         net (fo=2, routed)           0.915     7.364    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.488 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135/O
                         net (fo=1, routed)           0.799     8.288    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28/O
                         net (fo=2, routed)           0.708     9.119    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.243 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=73, routed)          1.202    10.446    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I4_O)        0.117    10.563 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[36]_i_2/O
                         net (fo=2, routed)           1.339    11.902    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[36]_i_2_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.331    12.233 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[36]_i_1/O
                         net (fo=1, routed)           0.000    12.233    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[36]_i_1_n_0
    SLICE_X34Y73         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.465    12.644    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[36]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.079    12.798    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[36]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 1.846ns (19.938%)  route 7.413ns (80.062%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.635     2.929    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[49]/Q
                         net (fo=107, routed)         1.556     5.003    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[49]
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.150     5.153 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561/O
                         net (fo=1, routed)           0.969     6.121    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_561_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.328     6.449 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409/O
                         net (fo=2, routed)           0.915     7.364    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_409_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135/O
                         net (fo=1, routed)           0.799     8.288    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_135_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28/O
                         net (fo=2, routed)           0.708     9.119    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_28_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.243 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=73, routed)          1.141    10.384    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X36Y73         LUT3 (Prop_lut3_I2_O)        0.150    10.534 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[84]_i_2/O
                         net (fo=19, routed)          1.326    11.860    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[84]_i_2_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.328    12.188 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[76]_i_1/O
                         net (fo=1, routed)           0.000    12.188    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state[76]_i_1_n_0
    SLICE_X32Y75         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.462    12.641    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y75         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[76]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         FDRE (Setup_fdre_C_D)        0.079    12.795    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_state_reg[76]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.226ns (49.262%)  route 0.233ns (50.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.559     0.895    lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y99         FDRE                                         r  lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.233     1.255    lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg_n_0_[1]
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.098     1.353 r  lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.353    lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.912     1.278    lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y100        FDRE                                         r  lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.092     1.335    lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.201%)  route 0.172ns (53.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.634     0.970    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y104        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[30]/Q
                         net (fo=2, routed)           0.172     1.290    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[30]
    SLICE_X48Y105        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.910     1.276    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y105        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][6]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.019     1.256    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][6]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.373%)  route 0.226ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.552     0.888    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8_reg[11]/Q
                         net (fo=2, routed)           0.226     1.255    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[11]
    SLICE_X46Y93         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.824     1.190    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y93         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][1][3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.063     1.218    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][1][3]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.373%)  route 0.226ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.638     0.974    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y101        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[28]/Q
                         net (fo=2, routed)           0.226     1.341    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[28]
    SLICE_X52Y103        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.906     1.272    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y103        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][7][4]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.070     1.303    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][7][4]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.462%)  route 0.235ns (62.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.553     0.889    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y99         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=2, routed)           0.235     1.265    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[25]
    SLICE_X49Y97         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.825     1.191    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][7][1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.070     1.226    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][7][1]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.557     0.893    lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  lab_irq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.115     1.149    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y91         SRLC32E                                      r  lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.824     1.190    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][13][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.551     0.887    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y92         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q
                         net (fo=2, routed)           0.178     1.213    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[9]
    SLICE_X48Y91         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.823     1.189    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y91         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][13][1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.017     1.171    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][13][1]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.237%)  route 0.128ns (43.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.635     0.971    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y101        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4_reg[25]/Q
                         net (fo=2, routed)           0.128     1.263    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[25]
    SLICE_X51Y99         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.821     1.187    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][3][1]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.066     1.218    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][3][1]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.663%)  route 0.220ns (57.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.635     0.971    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y102        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12_reg[26]/Q
                         net (fo=2, routed)           0.220     1.355    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12_reg_n_0_[26]
    SLICE_X48Y102        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.911     1.277    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y102        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][3][2]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.072     1.310    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][3][2]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.304%)  route 0.237ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.635     0.971    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y101        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6_reg[26]/Q
                         net (fo=2, routed)           0.237     1.349    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[26]
    SLICE_X49Y103        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.910     1.276    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y103        FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][11][2]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.066     1.303    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][11][2]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y81    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/RST_internal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y91    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/after_char_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y80    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/after_char_state_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y77    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/after_page_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y76    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/after_page_state_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y77    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/after_page_state_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y77    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/after_page_state_reg[33]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.319ns (22.817%)  route 4.463ns (77.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.463     5.783    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X38Y103        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.653     2.832    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y103        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.333ns (23.382%)  route 4.367ns (76.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         1.333     1.333 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.367     5.700    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X40Y102        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.654     2.833    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y102        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.699ns  (logic 1.330ns (23.327%)  route 4.370ns (76.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           4.370     5.699    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X43Y100        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.654     2.833    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.351ns (24.349%)  route 4.197ns (75.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.197     5.548    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X39Y101        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.654     2.833    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y101        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.087ns  (logic 1.308ns (25.716%)  route 3.778ns (74.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.778     5.087    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X54Y102        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.711     2.890    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y102        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 lab_irq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.497ns  (logic 0.124ns (8.286%)  route 1.373ns (91.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.373     1.373    lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y109        LUT1 (Prop_lut1_I0_O)        0.124     1.497 r  lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.497    lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y109        FDRE                                         r  lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.651     2.830    lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab_irq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.045ns (7.103%)  route 0.589ns (92.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.589     0.589    lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y109        LUT1 (Prop_lut1_I0_O)        0.045     0.634 r  lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.634    lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y109        FDRE                                         r  lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.910     1.276    lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  lab_irq_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.385ns (18.469%)  route 1.700ns (81.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.700     2.086    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X54Y102        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.932     1.298    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y102        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.427ns (18.464%)  route 1.888ns (81.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.888     2.315    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X39Y101        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.911     1.277    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y101        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.370ns  (logic 0.410ns (17.288%)  route 1.960ns (82.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.960     2.370    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X40Y102        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.911     1.277    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y102        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.437ns  (logic 0.406ns (16.677%)  route 2.031ns (83.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.031     2.437    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X43Y100        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.911     1.277    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.478ns  (logic 0.396ns (16.001%)  route 2.081ns (83.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.081     2.478    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X38Y103        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.910     1.276    lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y103        FDRE                                         r  lab_irq_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.608ns (47.597%)  route 5.073ns (52.403%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.682     2.976    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/s00_axi_aclk
    SLICE_X26Y79         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.478     3.454 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/Q
                         net (fo=6, routed)           1.249     4.703    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.327     5.030 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/SCLK_INST_0/O
                         net (fo=1, routed)           3.824     8.854    SCLK_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         3.803    12.657 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.657    SCLK
    AB12                                                              r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 4.190ns (48.203%)  route 4.502ns (51.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.633     2.927    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y76         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vdd_reg/Q
                         net (fo=2, routed)           4.502     7.947    VDD_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.672    11.619 r  VDD_OBUF_inst/O
                         net (fo=0)                   0.000    11.619    VDD
    U12                                                               r  VDD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 3.979ns (48.618%)  route 4.205ns (51.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.633     2.927    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y76         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_res_reg/Q
                         net (fo=1, routed)           4.205     7.588    RES_OBUF
    U9                   OBUF (Prop_obuf_I_O)         3.523    11.111 r  RES_OBUF_inst/O
                         net (fo=0)                   0.000    11.111    RES
    U9                                                                r  RES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_dc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 4.057ns (49.812%)  route 4.088ns (50.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.638     2.932    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y71         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_dc_reg/Q
                         net (fo=2, routed)           4.088     7.538    DC_OBUF
    U10                  OBUF (Prop_obuf_I_O)         3.539    11.078 r  DC_OBUF_inst/O
                         net (fo=0)                   0.000    11.078    DC
    U10                                                               r  DC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VBAT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.891ns  (logic 4.135ns (52.399%)  route 3.756ns (47.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.633     2.927    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y76         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vbat_reg/Q
                         net (fo=2, routed)           3.756     7.139    VBAT_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.679    10.818 r  VBAT_OBUF_inst/O
                         net (fo=0)                   0.000    10.818    VBAT
    U11                                                               r  VBAT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 4.125ns (53.114%)  route 3.641ns (46.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        1.681     2.975    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/s00_axi_aclk
    SLICE_X26Y71         FDSE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDSE (Prop_fdse_C_Q)         0.518     3.493 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/Q
                         net (fo=1, routed)           3.641     7.134    SDIN_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         3.607    10.741 r  SDIN_OBUF_inst/O
                         net (fo=0)                   0.000    10.741    SDIN
    AA12                                                              r  SDIN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.471ns (53.799%)  route 1.263ns (46.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.563     0.899    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/s00_axi_aclk
    SLICE_X26Y71         FDSE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDSE (Prop_fdse_C_Q)         0.164     1.063 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/Q
                         net (fo=1, routed)           1.263     2.326    SDIN_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         1.307     3.633 r  SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     3.633    SDIN
    AA12                                                              r  SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VBAT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.519ns (53.847%)  route 1.302ns (46.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.544     0.880    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y76         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vbat_reg/Q
                         net (fo=2, routed)           1.302     2.323    VBAT_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.378     3.701 r  VBAT_OBUF_inst/O
                         net (fo=0)                   0.000     3.701    VBAT
    U11                                                               r  VBAT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_dc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.404ns (48.417%)  route 1.496ns (51.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.546     0.882    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y71         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_dc_reg/Q
                         net (fo=2, routed)           1.496     2.542    DC_OBUF
    U10                  OBUF (Prop_obuf_I_O)         1.240     3.782 r  DC_OBUF_inst/O
                         net (fo=0)                   0.000     3.782    DC
    U10                                                               r  DC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.365ns (46.806%)  route 1.551ns (53.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.544     0.880    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y76         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_res_reg/Q
                         net (fo=1, routed)           1.551     2.572    RES_OBUF
    U9                   OBUF (Prop_obuf_I_O)         1.224     3.795 r  RES_OBUF_inst/O
                         net (fo=0)                   0.000     3.795    RES
    U9                                                                r  RES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.240ns  (logic 1.535ns (47.378%)  route 1.705ns (52.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.544     0.880    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y76         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/temp_vdd_reg/Q
                         net (fo=2, routed)           1.705     2.749    VDD_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.371     4.120 r  VDD_OBUF_inst/O
                         net (fo=0)                   0.000     4.120    VDD
    U12                                                               r  VDD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.473ns  (logic 1.611ns (46.385%)  route 1.862ns (53.615%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_irq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_irq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_irq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2274, routed)        0.564     0.900    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/s00_axi_aclk
    SLICE_X26Y79         FDRE                                         r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.148     1.048 f  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/Q
                         net (fo=6, routed)           0.511     1.559    lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.098     1.657 r  lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/SCLK_INST_0/O
                         net (fo=1, routed)           1.351     3.008    SCLK_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         1.365     4.373 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.373    SCLK
    AB12                                                              r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





