{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 10:51:46 2010 " "Info: Processing started: Fri Aug 13 10:51:46 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_close -c RABBIT_DDS_close --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_close -c RABBIT_DDS_close --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 32 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "RABBIT_CLOK " "Info: Assuming node \"RABBIT_CLOK\" is an undefined clock" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 34 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "RABBIT_CLOK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[8\] register SDIO~reg0 78.43 MHz 12.751 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 78.43 MHz between source register \"N\[8\]\" and destination register \"SDIO~reg0\" (period= 12.751 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.542 ns + Longest register register " "Info: + Longest register to register delay is 12.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[8\] 1 REG LCFF_X44_Y16_N23 592 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 592; REG Node = 'N\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[8] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.271 ns) 2.390 ns Mux0~28291 2 COMB LCCOMB_X62_Y23_N14 1 " "Info: 2: + IC(2.119 ns) + CELL(0.271 ns) = 2.390 ns; Loc. = LCCOMB_X62_Y23_N14; Fanout = 1; COMB Node = 'Mux0~28291'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { N[8] Mux0~28291 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 2.917 ns Mux0~28292 3 COMB LCCOMB_X62_Y23_N24 1 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 2.917 ns; Loc. = LCCOMB_X62_Y23_N24; Fanout = 1; COMB Node = 'Mux0~28292'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Mux0~28291 Mux0~28292 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.275 ns) 3.945 ns Mux0~28295 4 COMB LCCOMB_X61_Y24_N20 1 " "Info: 4: + IC(0.753 ns) + CELL(0.275 ns) = 3.945 ns; Loc. = LCCOMB_X61_Y24_N20; Fanout = 1; COMB Node = 'Mux0~28295'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { Mux0~28292 Mux0~28295 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.275 ns) 5.191 ns Mux0~28298 5 COMB LCCOMB_X58_Y22_N18 1 " "Info: 5: + IC(0.971 ns) + CELL(0.275 ns) = 5.191 ns; Loc. = LCCOMB_X58_Y22_N18; Fanout = 1; COMB Node = 'Mux0~28298'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { Mux0~28295 Mux0~28298 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.419 ns) 6.965 ns Mux0~28309 6 COMB LCCOMB_X58_Y13_N2 1 " "Info: 6: + IC(1.355 ns) + CELL(0.419 ns) = 6.965 ns; Loc. = LCCOMB_X58_Y13_N2; Fanout = 1; COMB Node = 'Mux0~28309'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { Mux0~28298 Mux0~28309 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.361 ns Mux0~28320 7 COMB LCCOMB_X58_Y13_N18 1 " "Info: 7: + IC(0.246 ns) + CELL(0.150 ns) = 7.361 ns; Loc. = LCCOMB_X58_Y13_N18; Fanout = 1; COMB Node = 'Mux0~28320'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux0~28309 Mux0~28320 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.275 ns) 8.935 ns Mux0~28321 8 COMB LCCOMB_X50_Y17_N22 1 " "Info: 8: + IC(1.299 ns) + CELL(0.275 ns) = 8.935 ns; Loc. = LCCOMB_X50_Y17_N22; Fanout = 1; COMB Node = 'Mux0~28321'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Mux0~28320 Mux0~28321 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 9.608 ns Mux0~28364 9 COMB LCCOMB_X50_Y17_N14 1 " "Info: 9: + IC(0.254 ns) + CELL(0.419 ns) = 9.608 ns; Loc. = LCCOMB_X50_Y17_N14; Fanout = 1; COMB Node = 'Mux0~28364'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux0~28321 Mux0~28364 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.275 ns) 10.306 ns Mux0~28365 10 COMB LCCOMB_X49_Y17_N24 1 " "Info: 10: + IC(0.423 ns) + CELL(0.275 ns) = 10.306 ns; Loc. = LCCOMB_X49_Y17_N24; Fanout = 1; COMB Node = 'Mux0~28365'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { Mux0~28364 Mux0~28365 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 11.011 ns Mux0~28536 11 COMB LCCOMB_X49_Y17_N26 1 " "Info: 11: + IC(0.267 ns) + CELL(0.438 ns) = 11.011 ns; Loc. = LCCOMB_X49_Y17_N26; Fanout = 1; COMB Node = 'Mux0~28536'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Mux0~28365 Mux0~28536 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 11.679 ns Mux0~30584 12 COMB LCCOMB_X49_Y17_N22 1 " "Info: 12: + IC(0.248 ns) + CELL(0.420 ns) = 11.679 ns; Loc. = LCCOMB_X49_Y17_N22; Fanout = 1; COMB Node = 'Mux0~30584'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Mux0~28536 Mux0~30584 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 12.069 ns SDIO~1715 13 COMB LCCOMB_X49_Y17_N12 1 " "Info: 13: + IC(0.240 ns) + CELL(0.150 ns) = 12.069 ns; Loc. = LCCOMB_X49_Y17_N12; Fanout = 1; COMB Node = 'SDIO~1715'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux0~30584 SDIO~1715 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 12.458 ns SDIO~1717 14 COMB LCCOMB_X49_Y17_N10 1 " "Info: 14: + IC(0.239 ns) + CELL(0.150 ns) = 12.458 ns; Loc. = LCCOMB_X49_Y17_N10; Fanout = 1; COMB Node = 'SDIO~1717'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { SDIO~1715 SDIO~1717 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.542 ns SDIO~reg0 15 REG LCFF_X49_Y17_N11 3 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.542 ns; Loc. = LCFF_X49_Y17_N11; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1717 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.876 ns ( 30.90 % ) " "Info: Total cell delay = 3.876 ns ( 30.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.666 ns ( 69.10 % ) " "Info: Total interconnect delay = 8.666 ns ( 69.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.542 ns" { N[8] Mux0~28291 Mux0~28292 Mux0~28295 Mux0~28298 Mux0~28309 Mux0~28320 Mux0~28321 Mux0~28364 Mux0~28365 Mux0~28536 Mux0~30584 SDIO~1715 SDIO~1717 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.542 ns" { N[8] Mux0~28291 Mux0~28292 Mux0~28295 Mux0~28298 Mux0~28309 Mux0~28320 Mux0~28321 Mux0~28364 Mux0~28365 Mux0~28536 Mux0~30584 SDIO~1715 SDIO~1717 SDIO~reg0 } { 0.000ns 2.119ns 0.252ns 0.753ns 0.971ns 1.355ns 0.246ns 1.299ns 0.254ns 0.423ns 0.267ns 0.248ns 0.240ns 0.239ns 0.000ns } { 0.000ns 0.271ns 0.275ns 0.275ns 0.275ns 0.419ns 0.150ns 0.275ns 0.419ns 0.275ns 0.438ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.684 ns SDIO~reg0 3 REG LCFF_X49_Y17_N11 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X49_Y17_N11; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.679 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.679 ns N\[8\] 3 REG LCFF_X44_Y16_N23 592 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 592; REG Node = 'N\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { ten_MHz_ext~clkctrl N[8] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[8] } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[8] } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.542 ns" { N[8] Mux0~28291 Mux0~28292 Mux0~28295 Mux0~28298 Mux0~28309 Mux0~28320 Mux0~28321 Mux0~28364 Mux0~28365 Mux0~28536 Mux0~30584 SDIO~1715 SDIO~1717 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.542 ns" { N[8] Mux0~28291 Mux0~28292 Mux0~28295 Mux0~28298 Mux0~28309 Mux0~28320 Mux0~28321 Mux0~28364 Mux0~28365 Mux0~28536 Mux0~30584 SDIO~1715 SDIO~1717 SDIO~reg0 } { 0.000ns 2.119ns 0.252ns 0.753ns 0.971ns 1.355ns 0.246ns 1.299ns 0.254ns 0.423ns 0.267ns 0.248ns 0.240ns 0.239ns 0.000ns } { 0.000ns 0.271ns 0.275ns 0.275ns 0.275ns 0.419ns 0.150ns 0.275ns 0.419ns 0.275ns 0.438ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[8] } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RABBIT_CLOK register i\[7\] register memory_reg\[2268\] 129.85 MHz 7.701 ns Internal " "Info: Clock \"RABBIT_CLOK\" has Internal fmax of 129.85 MHz between source register \"i\[7\]\" and destination register \"memory_reg\[2268\]\" (period= 7.701 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.481 ns + Longest register register " "Info: + Longest register to register delay is 7.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[7\] 1 REG LCFF_X43_Y16_N21 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y16_N21; Fanout = 20; REG Node = 'i\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[7] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.389 ns) 1.673 ns Decoder2~25047 2 COMB LCCOMB_X35_Y15_N8 336 " "Info: 2: + IC(1.284 ns) + CELL(0.389 ns) = 1.673 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 336; COMB Node = 'Decoder2~25047'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { i[7] Decoder2~25047 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1061 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.779 ns) + CELL(0.393 ns) 4.845 ns memory_reg~678196 3 COMB LCCOMB_X60_Y9_N4 1 " "Info: 3: + IC(2.779 ns) + CELL(0.393 ns) = 4.845 ns; Loc. = LCCOMB_X60_Y9_N4; Fanout = 1; COMB Node = 'memory_reg~678196'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { Decoder2~25047 memory_reg~678196 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 7.397 ns memory_reg~678197 4 COMB LCCOMB_X33_Y23_N22 1 " "Info: 4: + IC(2.402 ns) + CELL(0.150 ns) = 7.397 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 1; COMB Node = 'memory_reg~678197'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { memory_reg~678196 memory_reg~678197 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.481 ns memory_reg\[2268\] 5 REG LCFF_X33_Y23_N23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.481 ns; Loc. = LCFF_X33_Y23_N23; Fanout = 2; REG Node = 'memory_reg\[2268\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~678197 memory_reg[2268] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.016 ns ( 13.58 % ) " "Info: Total cell delay = 1.016 ns ( 13.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.465 ns ( 86.42 % ) " "Info: Total interconnect delay = 6.465 ns ( 86.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.481 ns" { i[7] Decoder2~25047 memory_reg~678196 memory_reg~678197 memory_reg[2268] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.481 ns" { i[7] Decoder2~25047 memory_reg~678196 memory_reg~678197 memory_reg[2268] } { 0.000ns 1.284ns 2.779ns 2.402ns 0.000ns } { 0.000ns 0.389ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 3.962 ns + Shortest register " "Info: + Shortest clock path from clock \"RABBIT_CLOK\" to destination register is 3.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.603 ns) + CELL(0.537 ns) 3.962 ns memory_reg\[2268\] 2 REG LCFF_X33_Y23_N23 2 " "Info: 2: + IC(2.603 ns) + CELL(0.537 ns) = 3.962 ns; Loc. = LCFF_X33_Y23_N23; Fanout = 2; REG Node = 'memory_reg\[2268\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { RABBIT_CLOK memory_reg[2268] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 34.30 % ) " "Info: Total cell delay = 1.359 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.603 ns ( 65.70 % ) " "Info: Total interconnect delay = 2.603 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.962 ns" { RABBIT_CLOK memory_reg[2268] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.962 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[2268] } { 0.000ns 0.000ns 2.603ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK source 3.968 ns - Longest register " "Info: - Longest clock path from clock \"RABBIT_CLOK\" to source register is 3.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.609 ns) + CELL(0.537 ns) 3.968 ns i\[7\] 2 REG LCFF_X43_Y16_N21 20 " "Info: 2: + IC(2.609 ns) + CELL(0.537 ns) = 3.968 ns; Loc. = LCFF_X43_Y16_N21; Fanout = 20; REG Node = 'i\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { RABBIT_CLOK i[7] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 34.25 % ) " "Info: Total cell delay = 1.359 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.609 ns ( 65.75 % ) " "Info: Total interconnect delay = 2.609 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { RABBIT_CLOK i[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[7] } { 0.000ns 0.000ns 2.609ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.962 ns" { RABBIT_CLOK memory_reg[2268] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.962 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[2268] } { 0.000ns 0.000ns 2.603ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { RABBIT_CLOK i[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[7] } { 0.000ns 0.000ns 2.609ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.481 ns" { i[7] Decoder2~25047 memory_reg~678196 memory_reg~678197 memory_reg[2268] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.481 ns" { i[7] Decoder2~25047 memory_reg~678196 memory_reg~678197 memory_reg[2268] } { 0.000ns 1.284ns 2.779ns 2.402ns 0.000ns } { 0.000ns 0.389ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.962 ns" { RABBIT_CLOK memory_reg[2268] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.962 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[2268] } { 0.000ns 0.000ns 2.603ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { RABBIT_CLOK i[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[7] } { 0.000ns 0.000ns 2.609ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[4382\] RABBIT_DATA RABBIT_CLOK 6.657 ns register " "Info: tsu for register \"memory_reg\[4382\]\" (data pin = \"RABBIT_DATA\", clock pin = \"RABBIT_CLOK\") is 6.657 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.369 ns + Longest pin register " "Info: + Longest pin to register delay is 10.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_DATA 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'RABBIT_DATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_DATA } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.293 ns) + CELL(0.150 ns) 10.285 ns memory_reg~682651 2 COMB LCCOMB_X30_Y19_N16 1 " "Info: 2: + IC(9.293 ns) + CELL(0.150 ns) = 10.285 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 1; COMB Node = 'memory_reg~682651'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.443 ns" { RABBIT_DATA memory_reg~682651 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.369 ns memory_reg\[4382\] 3 REG LCFF_X30_Y19_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.369 ns; Loc. = LCFF_X30_Y19_N17; Fanout = 2; REG Node = 'memory_reg\[4382\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~682651 memory_reg[4382] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 10.38 % ) " "Info: Total cell delay = 1.076 ns ( 10.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.293 ns ( 89.62 % ) " "Info: Total interconnect delay = 9.293 ns ( 89.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.369 ns" { RABBIT_DATA memory_reg~682651 memory_reg[4382] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.369 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~682651 memory_reg[4382] } { 0.000ns 0.000ns 9.293ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 3.676 ns - Shortest register " "Info: - Shortest clock path from clock \"RABBIT_CLOK\" to destination register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.537 ns) 3.676 ns memory_reg\[4382\] 2 REG LCFF_X30_Y19_N17 2 " "Info: 2: + IC(2.317 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X30_Y19_N17; Fanout = 2; REG Node = 'memory_reg\[4382\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { RABBIT_CLOK memory_reg[4382] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.97 % ) " "Info: Total cell delay = 1.359 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.317 ns ( 63.03 % ) " "Info: Total interconnect delay = 2.317 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { RABBIT_CLOK memory_reg[4382] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[4382] } { 0.000ns 0.000ns 2.317ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.369 ns" { RABBIT_DATA memory_reg~682651 memory_reg[4382] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.369 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~682651 memory_reg[4382] } { 0.000ns 0.000ns 9.293ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { RABBIT_CLOK memory_reg[4382] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[4382] } { 0.000ns 0.000ns 2.317ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext IO_UPDATE IO_UPDATE~reg0 8.939 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"IO_UPDATE\" through register \"IO_UPDATE~reg0\" is 8.939 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.664 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.664 ns IO_UPDATE~reg0 3 REG LCFF_X53_Y5_N5 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X53_Y5_N5; Fanout = 3; REG Node = 'IO_UPDATE~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { ten_MHz_ext~clkctrl IO_UPDATE~reg0 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { ten_MHz_ext ten_MHz_ext~clkctrl IO_UPDATE~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl IO_UPDATE~reg0 } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.025 ns + Longest register pin " "Info: + Longest register to pin delay is 6.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_UPDATE~reg0 1 REG LCFF_X53_Y5_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y5_N5; Fanout = 3; REG Node = 'IO_UPDATE~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_UPDATE~reg0 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.383 ns) + CELL(2.642 ns) 6.025 ns IO_UPDATE 2 PIN PIN_N18 0 " "Info: 2: + IC(3.383 ns) + CELL(2.642 ns) = 6.025 ns; Loc. = PIN_N18; Fanout = 0; PIN Node = 'IO_UPDATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { IO_UPDATE~reg0 IO_UPDATE } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 43.85 % ) " "Info: Total cell delay = 2.642 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.383 ns ( 56.15 % ) " "Info: Total interconnect delay = 3.383 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { IO_UPDATE~reg0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { IO_UPDATE~reg0 IO_UPDATE } { 0.000ns 3.383ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { ten_MHz_ext ten_MHz_ext~clkctrl IO_UPDATE~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl IO_UPDATE~reg0 } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { IO_UPDATE~reg0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { IO_UPDATE~reg0 IO_UPDATE } { 0.000ns 3.383ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[3649\] RABBIT_DATA RABBIT_CLOK -1.747 ns register " "Info: th for register \"memory_reg\[3649\]\" (data pin = \"RABBIT_DATA\", clock pin = \"RABBIT_CLOK\") is -1.747 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 3.931 ns + Longest register " "Info: + Longest clock path from clock \"RABBIT_CLOK\" to destination register is 3.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.572 ns) + CELL(0.537 ns) 3.931 ns memory_reg\[3649\] 2 REG LCFF_X64_Y20_N19 2 " "Info: 2: + IC(2.572 ns) + CELL(0.537 ns) = 3.931 ns; Loc. = LCFF_X64_Y20_N19; Fanout = 2; REG Node = 'memory_reg\[3649\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { RABBIT_CLOK memory_reg[3649] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 34.57 % ) " "Info: Total cell delay = 1.359 ns ( 34.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 65.43 % ) " "Info: Total interconnect delay = 2.572 ns ( 65.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.931 ns" { RABBIT_CLOK memory_reg[3649] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.931 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[3649] } { 0.000ns 0.000ns 2.572ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.944 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_DATA 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'RABBIT_DATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_DATA } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.598 ns) + CELL(0.420 ns) 5.860 ns memory_reg~679307 2 COMB LCCOMB_X64_Y20_N18 1 " "Info: 2: + IC(4.598 ns) + CELL(0.420 ns) = 5.860 ns; Loc. = LCCOMB_X64_Y20_N18; Fanout = 1; COMB Node = 'memory_reg~679307'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { RABBIT_DATA memory_reg~679307 } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.944 ns memory_reg\[3649\] 3 REG LCFF_X64_Y20_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.944 ns; Loc. = LCFF_X64_Y20_N19; Fanout = 2; REG Node = 'memory_reg\[3649\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~679307 memory_reg[3649] } "NODE_NAME" } } { "RABBIT_DDS_close.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_close/RABBIT_DDS_close.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 22.64 % ) " "Info: Total cell delay = 1.346 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.598 ns ( 77.36 % ) " "Info: Total interconnect delay = 4.598 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { RABBIT_DATA memory_reg~679307 memory_reg[3649] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~679307 memory_reg[3649] } { 0.000ns 0.000ns 4.598ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.931 ns" { RABBIT_CLOK memory_reg[3649] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.931 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[3649] } { 0.000ns 0.000ns 2.572ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { RABBIT_DATA memory_reg~679307 memory_reg[3649] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~679307 memory_reg[3649] } { 0.000ns 0.000ns 4.598ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Allocated 204 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 13 10:51:54 2010 " "Info: Processing ended: Fri Aug 13 10:51:54 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
