
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 00:15:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/eiffel/tools/XIlinx/Vivado/2024.2/data/ip'.
Command: synth_design -top top -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2451137
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2158.441 ; gain = 420.797 ; free physical = 49457 ; free virtual = 97343
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/eiffel/adaptive_timing_repair/src/ddfl.v:42]
INFO: [Synth 8-6157] synthesizing module 'clockgen' [/home/eiffel/adaptive_timing_repair/project_1/project_1.gen/sources_1/bd/clockgen/synth/clockgen.v:13]
INFO: [Synth 8-6157] synthesizing module 'clockgen_clk_wiz_0_0' [/home/eiffel/adaptive_timing_repair/project_1/project_1.runs/synth_1/.Xil/Vivado-2451061-eiffel-ubuntu/realtime/clockgen_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clockgen_clk_wiz_0_0' (0#1) [/home/eiffel/adaptive_timing_repair/project_1/project_1.runs/synth_1/.Xil/Vivado-2451061-eiffel-ubuntu/realtime/clockgen_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clockgen' (0#1) [/home/eiffel/adaptive_timing_repair/project_1/project_1.gen/sources_1/bd/clockgen/synth/clockgen.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/eiffel/adaptive_timing_repair/src/uart.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/eiffel/adaptive_timing_repair/src/uart.v:227]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/eiffel/adaptive_timing_repair/src/uart.v:5]
WARNING: [Synth 8-7071] port 'rx' of module 'uart' is unconnected for instance 'uart_i' [/home/eiffel/adaptive_timing_repair/src/ddfl.v:80]
WARNING: [Synth 8-7023] instance 'uart_i' of module 'uart' has 9 connections declared, but only 8 given [/home/eiffel/adaptive_timing_repair/src/ddfl.v:80]
INFO: [Synth 8-6157] synthesizing module 'CUT_1' [/home/eiffel/adaptive_timing_repair/src/CUT_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CUT_1' (0#1) [/home/eiffel/adaptive_timing_repair/src/CUT_1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/eiffel/adaptive_timing_repair/src/ddfl.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/eiffel/adaptive_timing_repair/src/ddfl.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [/home/eiffel/adaptive_timing_repair/src/ddfl.v:134]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/eiffel/adaptive_timing_repair/src/ddfl.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.410 ; gain = 496.766 ; free physical = 49357 ; free virtual = 97244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2252.223 ; gain = 514.578 ; free physical = 49356 ; free virtual = 97243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2252.223 ; gain = 514.578 ; free physical = 49356 ; free virtual = 97243
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.223 ; gain = 0.000 ; free physical = 49356 ; free virtual = 97243
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/eiffel/adaptive_timing_repair/project_1/project_1.gen/sources_1/bd/clockgen/ip/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0_in_context.xdc] for cell 'clockgen_i/clk_wiz_0'
Finished Parsing XDC File [/home/eiffel/adaptive_timing_repair/project_1/project_1.gen/sources_1/bd/clockgen/ip/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0_in_context.xdc] for cell 'clockgen_i/clk_wiz_0'
Parsing XDC File [/home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/PR_BLOCK.xdc]
Finished Parsing XDC File [/home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/PR_BLOCK.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/PR_BLOCK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/const.xdc]
Finished Parsing XDC File [/home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/eiffel/adaptive_timing_repair/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/eiffel/adaptive_timing_repair/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.961 ; gain = 0.000 ; free physical = 49328 ; free virtual = 97216
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.961 ; gain = 0.000 ; free physical = 49328 ; free virtual = 97216
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2378.961 ; gain = 641.316 ; free physical = 49323 ; free virtual = 97211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2386.965 ; gain = 649.320 ; free physical = 49323 ; free virtual = 97211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/eiffel/adaptive_timing_repair/project_1/project_1.gen/sources_1/bd/clockgen/ip/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/eiffel/adaptive_timing_repair/project_1/project_1.gen/sources_1/bd/clockgen/ip/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clockgen_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clockgen_i/clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2386.965 ; gain = 649.320 ; free physical = 49323 ; free virtual = 97211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    PREP |                               00 |                         00000000
                    DONE |                               01 |                         00000011
                     RUN |                               10 |                         00000001
                     INC |                               11 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2386.965 ; gain = 649.320 ; free physical = 49321 ; free virtual = 97209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 4     
	  21 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 29    
	   3 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2386.965 ; gain = 649.320 ; free physical = 49308 ; free virtual = 97203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2412.965 ; gain = 675.320 ; free physical = 49226 ; free virtual = 97121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2445.012 ; gain = 707.367 ; free physical = 49196 ; free virtual = 97091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2446.020 ; gain = 708.375 ; free physical = 49194 ; free virtual = 97089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2585.832 ; gain = 848.188 ; free physical = 49073 ; free virtual = 96968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2585.832 ; gain = 848.188 ; free physical = 49073 ; free virtual = 96968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2585.832 ; gain = 848.188 ; free physical = 49073 ; free virtual = 96968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2585.832 ; gain = 848.188 ; free physical = 49073 ; free virtual = 96968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2585.832 ; gain = 848.188 ; free physical = 49073 ; free virtual = 96968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2585.832 ; gain = 848.188 ; free physical = 49073 ; free virtual = 96968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |clockgen_clk_wiz_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |clockgen_clk_wiz_0 |     1|
|2     |CARRY4             |    19|
|3     |LUT1               |     9|
|4     |LUT2               |    39|
|5     |LUT3               |    35|
|6     |LUT4               |    34|
|7     |LUT5               |    12|
|8     |LUT6               |    18|
|9     |FDRE               |   151|
|10    |OBUF               |     9|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2585.832 ; gain = 848.188 ; free physical = 49073 ; free virtual = 96968
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2585.832 ; gain = 721.449 ; free physical = 49073 ; free virtual = 96968
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2585.840 ; gain = 848.188 ; free physical = 49073 ; free virtual = 96968
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.840 ; gain = 0.000 ; free physical = 49137 ; free virtual = 97032
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.859 ; gain = 0.000 ; free physical = 49245 ; free virtual = 97141
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c4b9164a
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2641.859 ; gain = 1146.199 ; free physical = 49245 ; free virtual = 97141
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1804.898; main = 1804.898; forked = 274.943
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3301.812; main = 2641.863; forked = 914.844
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.871 ; gain = 0.000 ; free physical = 49245 ; free virtual = 97141
INFO: [Common 17-1381] The checkpoint '/home/eiffel/adaptive_timing_repair/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 00:15:42 2025...
