
p9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc88  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000760  0800be18  0800be18  0000ce18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c578  0800c578  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c578  0800c578  0000d578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c580  0800c580  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c580  0800c580  0000d580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c584  0800c584  0000d584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800c588  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000031a0  2000006c  0800c5f4  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000320c  0800c5f4  0000e20c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d3d1  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005aab  00000000  00000000  0003b46d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027e8  00000000  00000000  00040f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f19  00000000  00000000  00043700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006dac  00000000  00000000  00045619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d179  00000000  00000000  0004c3c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010dea3  00000000  00000000  0007953e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001873e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b810  00000000  00000000  00187424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00192c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be00 	.word	0x0800be00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800be00 	.word	0x0800be00

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d013      	beq.n	80005ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00b      	beq.n	80005ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d4:	e000      	b.n	80005d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f9      	beq.n	80005d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ec:	687b      	ldr	r3, [r7, #4]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
	...

080005fc <wifi_start>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static int wifi_start(void)
{
 80005fc:	b5b0      	push	{r4, r5, r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af04      	add	r7, sp, #16
  uint8_t  MAC_Addr[6];

 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 8000602:	f002 f8ad 	bl	8002760 <WIFI_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d123      	bne.n	8000654 <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 800060c:	4814      	ldr	r0, [pc, #80]	@ (8000660 <wifi_start+0x64>)
 800060e:	f00a fa55 	bl	800aabc <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 8000612:	463b      	mov	r3, r7
 8000614:	4618      	mov	r0, r3
 8000616:	f002 f8f1 	bl	80027fc <WIFI_GetMAC_Address>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d113      	bne.n	8000648 <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000620:	783b      	ldrb	r3, [r7, #0]
 8000622:	4618      	mov	r0, r3
 8000624:	787b      	ldrb	r3, [r7, #1]
 8000626:	461c      	mov	r4, r3
 8000628:	78bb      	ldrb	r3, [r7, #2]
 800062a:	461d      	mov	r5, r3
 800062c:	78fb      	ldrb	r3, [r7, #3]
 800062e:	793a      	ldrb	r2, [r7, #4]
 8000630:	7979      	ldrb	r1, [r7, #5]
 8000632:	9102      	str	r1, [sp, #8]
 8000634:	9201      	str	r2, [sp, #4]
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	462b      	mov	r3, r5
 800063a:	4622      	mov	r2, r4
 800063c:	4601      	mov	r1, r0
 800063e:	4809      	ldr	r0, [pc, #36]	@ (8000664 <wifi_start+0x68>)
 8000640:	f00a f9d4 	bl	800a9ec <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 8000644:	2300      	movs	r3, #0
 8000646:	e007      	b.n	8000658 <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 8000648:	4807      	ldr	r0, [pc, #28]	@ (8000668 <wifi_start+0x6c>)
 800064a:	f00a fa37 	bl	800aabc <puts>
      return -1;
 800064e:	f04f 33ff 	mov.w	r3, #4294967295
 8000652:	e001      	b.n	8000658 <wifi_start+0x5c>
    return -1;
 8000654:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bdb0      	pop	{r4, r5, r7, pc}
 8000660:	0800be24 	.word	0x0800be24
 8000664:	0800be3c 	.word	0x0800be3c
 8000668:	0800be7c 	.word	0x0800be7c

0800066c <wifi_connect>:



int wifi_connect(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af02      	add	r7, sp, #8

  wifi_start();
 8000672:	f7ff ffc3 	bl	80005fc <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n",SSID,PASSWORD));
 8000676:	4a19      	ldr	r2, [pc, #100]	@ (80006dc <wifi_connect+0x70>)
 8000678:	4919      	ldr	r1, [pc, #100]	@ (80006e0 <wifi_connect+0x74>)
 800067a:	481a      	ldr	r0, [pc, #104]	@ (80006e4 <wifi_connect+0x78>)
 800067c:	f00a f9b6 	bl	800a9ec <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8000680:	2200      	movs	r2, #0
 8000682:	4916      	ldr	r1, [pc, #88]	@ (80006dc <wifi_connect+0x70>)
 8000684:	4816      	ldr	r0, [pc, #88]	@ (80006e0 <wifi_connect+0x74>)
 8000686:	f002 f897 	bl	80027b8 <WIFI_Connect>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d11d      	bne.n	80006cc <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8000690:	4815      	ldr	r0, [pc, #84]	@ (80006e8 <wifi_connect+0x7c>)
 8000692:	f002 f8c9 	bl	8002828 <WIFI_GetIP_Address>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d111      	bne.n	80006c0 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 800069c:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <wifi_connect+0x7c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4619      	mov	r1, r3
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <wifi_connect+0x7c>)
 80006a4:	785b      	ldrb	r3, [r3, #1]
 80006a6:	461a      	mov	r2, r3
 80006a8:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <wifi_connect+0x7c>)
 80006aa:	789b      	ldrb	r3, [r3, #2]
 80006ac:	4618      	mov	r0, r3
 80006ae:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <wifi_connect+0x7c>)
 80006b0:	78db      	ldrb	r3, [r3, #3]
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	4603      	mov	r3, r0
 80006b6:	480d      	ldr	r0, [pc, #52]	@ (80006ec <wifi_connect+0x80>)
 80006b8:	f00a f998 	bl	800a9ec <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	e00a      	b.n	80006d6 <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 80006c0:	480b      	ldr	r0, [pc, #44]	@ (80006f0 <wifi_connect+0x84>)
 80006c2:	f00a f9fb 	bl	800aabc <puts>
      return -1;
 80006c6:	f04f 33ff 	mov.w	r3, #4294967295
 80006ca:	e004      	b.n	80006d6 <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 80006cc:	4809      	ldr	r0, [pc, #36]	@ (80006f4 <wifi_connect+0x88>)
 80006ce:	f00a f9f5 	bl	800aabc <puts>
     return -1;
 80006d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	0800bea0 	.word	0x0800bea0
 80006e0:	0800bea4 	.word	0x0800bea4
 80006e4:	0800beac 	.word	0x0800beac
 80006e8:	200007b4 	.word	0x200007b4
 80006ec:	0800bec4 	.word	0x0800bec4
 80006f0:	0800bf00 	.word	0x0800bf00
 80006f4:	0800bf30 	.word	0x0800bf30

080006f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fc:	f002 f8b0 	bl	8002860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000700:	f000 f824 	bl	800074c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000704:	f000 f9ec 	bl	8000ae0 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000708:	f000 f882 	bl	8000810 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800070c:	f000 f8b8 	bl	8000880 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000710:	f000 f8f4 	bl	80008fc <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000714:	f000 f918 	bl	8000948 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000718:	f000 f954 	bl	80009c4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800071c:	f000 f982 	bl	8000a24 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000720:	f000 f9b0 	bl	8000a84 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000724:	f007 faee 	bl	8007d04 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 8000728:	4a05      	ldr	r2, [pc, #20]	@ (8000740 <main+0x48>)
 800072a:	2100      	movs	r1, #0
 800072c:	4805      	ldr	r0, [pc, #20]	@ (8000744 <main+0x4c>)
 800072e:	f007 fb33 	bl	8007d98 <osThreadNew>
 8000732:	4603      	mov	r3, r0
 8000734:	4a04      	ldr	r2, [pc, #16]	@ (8000748 <main+0x50>)
 8000736:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000738:	f007 fb08 	bl	8007d4c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <main+0x44>
 8000740:	0800c42c 	.word	0x0800c42c
 8000744:	08000ec1 	.word	0x08000ec1
 8000748:	200007b0 	.word	0x200007b0

0800074c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b096      	sub	sp, #88	@ 0x58
 8000750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	2244      	movs	r2, #68	@ 0x44
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f00a fab0 	bl	800acc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000760:	463b      	mov	r3, r7
 8000762:	2200      	movs	r2, #0
 8000764:	601a      	str	r2, [r3, #0]
 8000766:	605a      	str	r2, [r3, #4]
 8000768:	609a      	str	r2, [r3, #8]
 800076a:	60da      	str	r2, [r3, #12]
 800076c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800076e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000772:	f003 f89d 	bl	80038b0 <HAL_PWREx_ControlVoltageScaling>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800077c:	f000 fbbc 	bl	8000ef8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000780:	f003 f878 	bl	8003874 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000784:	4b21      	ldr	r3, [pc, #132]	@ (800080c <SystemClock_Config+0xc0>)
 8000786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800078a:	4a20      	ldr	r2, [pc, #128]	@ (800080c <SystemClock_Config+0xc0>)
 800078c:	f023 0318 	bic.w	r3, r3, #24
 8000790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000794:	2314      	movs	r3, #20
 8000796:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000798:	2301      	movs	r3, #1
 800079a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800079c:	2301      	movs	r3, #1
 800079e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007a4:	2360      	movs	r3, #96	@ 0x60
 80007a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a8:	2302      	movs	r3, #2
 80007aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007ac:	2301      	movs	r3, #1
 80007ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007b0:	2301      	movs	r3, #1
 80007b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007b4:	2328      	movs	r3, #40	@ 0x28
 80007b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007b8:	2307      	movs	r3, #7
 80007ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007bc:	2302      	movs	r3, #2
 80007be:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c4:	f107 0314 	add.w	r3, r7, #20
 80007c8:	4618      	mov	r0, r3
 80007ca:	f003 f993 	bl	8003af4 <HAL_RCC_OscConfig>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80007d4:	f000 fb90 	bl	8000ef8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d8:	230f      	movs	r3, #15
 80007da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007dc:	2303      	movs	r3, #3
 80007de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007ec:	463b      	mov	r3, r7
 80007ee:	2104      	movs	r1, #4
 80007f0:	4618      	mov	r0, r3
 80007f2:	f003 fd5b 	bl	80042ac <HAL_RCC_ClockConfig>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80007fc:	f000 fb7c 	bl	8000ef8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000800:	f004 fa94 	bl	8004d2c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000804:	bf00      	nop
 8000806:	3758      	adds	r7, #88	@ 0x58
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40021000 	.word	0x40021000

08000810 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000814:	4b18      	ldr	r3, [pc, #96]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000816:	4a19      	ldr	r2, [pc, #100]	@ (800087c <MX_DFSDM1_Init+0x6c>)
 8000818:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800081a:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 800081c:	2201      	movs	r2, #1
 800081e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000820:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000826:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000828:	2202      	movs	r2, #2
 800082a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 800082e:	2200      	movs	r2, #0
 8000830:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000832:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000834:	2200      	movs	r2, #0
 8000836:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 800083a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800083e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000840:	4b0d      	ldr	r3, [pc, #52]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000842:	2200      	movs	r2, #0
 8000844:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000846:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000848:	2204      	movs	r2, #4
 800084a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800084c:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 800084e:	2200      	movs	r2, #0
 8000850:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000852:	4b09      	ldr	r3, [pc, #36]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000854:	2201      	movs	r2, #1
 8000856:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000858:	4b07      	ldr	r3, [pc, #28]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 800085a:	2200      	movs	r2, #0
 800085c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800085e:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000860:	2200      	movs	r2, #0
 8000862:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000864:	4804      	ldr	r0, [pc, #16]	@ (8000878 <MX_DFSDM1_Init+0x68>)
 8000866:	f002 f96b 	bl	8002b40 <HAL_DFSDM_ChannelInit>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000870:	f000 fb42 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000088 	.word	0x20000088
 800087c:	40016020 	.word	0x40016020

08000880 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000884:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <MX_I2C2_Init+0x74>)
 8000886:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <MX_I2C2_Init+0x78>)
 8000888:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_I2C2_Init+0x74>)
 800088c:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000890:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000892:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <MX_I2C2_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000898:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_I2C2_Init+0x74>)
 800089a:	2201      	movs	r2, #1
 800089c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800089e:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <MX_I2C2_Init+0x74>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008a4:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_I2C2_Init+0x74>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008aa:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <MX_I2C2_Init+0x74>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008b0:	4b10      	ldr	r3, [pc, #64]	@ (80008f4 <MX_I2C2_Init+0x74>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_I2C2_Init+0x74>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008bc:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <MX_I2C2_Init+0x74>)
 80008be:	f002 fd73 	bl	80033a8 <HAL_I2C_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80008c8:	f000 fb16 	bl	8000ef8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008cc:	2100      	movs	r1, #0
 80008ce:	4809      	ldr	r0, [pc, #36]	@ (80008f4 <MX_I2C2_Init+0x74>)
 80008d0:	f002 fe05 	bl	80034de <HAL_I2CEx_ConfigAnalogFilter>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80008da:	f000 fb0d 	bl	8000ef8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008de:	2100      	movs	r1, #0
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_I2C2_Init+0x74>)
 80008e2:	f002 fe47 	bl	8003574 <HAL_I2CEx_ConfigDigitalFilter>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80008ec:	f000 fb04 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200000c0 	.word	0x200000c0
 80008f8:	40005800 	.word	0x40005800

080008fc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000900:	4b0f      	ldr	r3, [pc, #60]	@ (8000940 <MX_QUADSPI_Init+0x44>)
 8000902:	4a10      	ldr	r2, [pc, #64]	@ (8000944 <MX_QUADSPI_Init+0x48>)
 8000904:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000906:	4b0e      	ldr	r3, [pc, #56]	@ (8000940 <MX_QUADSPI_Init+0x44>)
 8000908:	2202      	movs	r2, #2
 800090a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 800090c:	4b0c      	ldr	r3, [pc, #48]	@ (8000940 <MX_QUADSPI_Init+0x44>)
 800090e:	2204      	movs	r2, #4
 8000910:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	@ (8000940 <MX_QUADSPI_Init+0x44>)
 8000914:	2210      	movs	r2, #16
 8000916:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000918:	4b09      	ldr	r3, [pc, #36]	@ (8000940 <MX_QUADSPI_Init+0x44>)
 800091a:	2217      	movs	r2, #23
 800091c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800091e:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <MX_QUADSPI_Init+0x44>)
 8000920:	2200      	movs	r2, #0
 8000922:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000924:	4b06      	ldr	r3, [pc, #24]	@ (8000940 <MX_QUADSPI_Init+0x44>)
 8000926:	2200      	movs	r2, #0
 8000928:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800092a:	4805      	ldr	r0, [pc, #20]	@ (8000940 <MX_QUADSPI_Init+0x44>)
 800092c:	f003 f826 	bl	800397c <HAL_QSPI_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000936:	f000 fadf 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000114 	.word	0x20000114
 8000944:	a0001000 	.word	0xa0001000

08000948 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800094c:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_SPI3_Init+0x74>)
 800094e:	4a1c      	ldr	r2, [pc, #112]	@ (80009c0 <MX_SPI3_Init+0x78>)
 8000950:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000952:	4b1a      	ldr	r3, [pc, #104]	@ (80009bc <MX_SPI3_Init+0x74>)
 8000954:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000958:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800095a:	4b18      	ldr	r3, [pc, #96]	@ (80009bc <MX_SPI3_Init+0x74>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000960:	4b16      	ldr	r3, [pc, #88]	@ (80009bc <MX_SPI3_Init+0x74>)
 8000962:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000966:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000968:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <MX_SPI3_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800096e:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <MX_SPI3_Init+0x74>)
 8000970:	2200      	movs	r2, #0
 8000972:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000974:	4b11      	ldr	r3, [pc, #68]	@ (80009bc <MX_SPI3_Init+0x74>)
 8000976:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800097a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <MX_SPI3_Init+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000982:	4b0e      	ldr	r3, [pc, #56]	@ (80009bc <MX_SPI3_Init+0x74>)
 8000984:	2200      	movs	r2, #0
 8000986:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000988:	4b0c      	ldr	r3, [pc, #48]	@ (80009bc <MX_SPI3_Init+0x74>)
 800098a:	2200      	movs	r2, #0
 800098c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800098e:	4b0b      	ldr	r3, [pc, #44]	@ (80009bc <MX_SPI3_Init+0x74>)
 8000990:	2200      	movs	r2, #0
 8000992:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000994:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <MX_SPI3_Init+0x74>)
 8000996:	2207      	movs	r2, #7
 8000998:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800099a:	4b08      	ldr	r3, [pc, #32]	@ (80009bc <MX_SPI3_Init+0x74>)
 800099c:	2200      	movs	r2, #0
 800099e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <MX_SPI3_Init+0x74>)
 80009a2:	2208      	movs	r2, #8
 80009a4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009a6:	4805      	ldr	r0, [pc, #20]	@ (80009bc <MX_SPI3_Init+0x74>)
 80009a8:	f004 fba2 	bl	80050f0 <HAL_SPI_Init>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80009b2:	f000 faa1 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000158 	.word	0x20000158
 80009c0:	40003c00 	.word	0x40003c00

080009c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009c8:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009ca:	4a15      	ldr	r2, [pc, #84]	@ (8000a20 <MX_USART1_UART_Init+0x5c>)
 80009cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009ce:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009d6:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009dc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009e2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009e8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009ea:	220c      	movs	r2, #12
 80009ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ee:	4b0b      	ldr	r3, [pc, #44]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f4:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009fa:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a00:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a06:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <MX_USART1_UART_Init+0x58>)
 8000a08:	f006 f964 	bl	8006cd4 <HAL_UART_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a12:	f000 fa71 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	200001bc 	.word	0x200001bc
 8000a20:	40013800 	.word	0x40013800

08000a24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a28:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a2a:	4a15      	ldr	r2, [pc, #84]	@ (8000a80 <MX_USART3_UART_Init+0x5c>)
 8000a2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a2e:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a36:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a4a:	220c      	movs	r2, #12
 8000a4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a54:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a5a:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a66:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <MX_USART3_UART_Init+0x58>)
 8000a68:	f006 f934 	bl	8006cd4 <HAL_UART_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000a72:	f000 fa41 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20000244 	.word	0x20000244
 8000a80:	40004800 	.word	0x40004800

08000a84 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a88:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a8a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a8e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000a90:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a92:	2206      	movs	r2, #6
 8000a94:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a96:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a98:	2202      	movs	r2, #2
 8000a9a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a9e:	2202      	movs	r2, #2
 8000aa0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000aae:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000ac6:	4805      	ldr	r0, [pc, #20]	@ (8000adc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ac8:	f002 fda0 	bl	800360c <HAL_PCD_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ad2:	f000 fa11 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	200002cc 	.word	0x200002cc

08000ae0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	@ 0x28
 8000ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae6:	f107 0314 	add.w	r3, r7, #20
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
 8000af2:	60da      	str	r2, [r3, #12]
 8000af4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000af6:	4bbd      	ldr	r3, [pc, #756]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afa:	4abc      	ldr	r2, [pc, #752]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000afc:	f043 0310 	orr.w	r3, r3, #16
 8000b00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b02:	4bba      	ldr	r3, [pc, #744]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b06:	f003 0310 	and.w	r3, r3, #16
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	4bb7      	ldr	r3, [pc, #732]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b12:	4ab6      	ldr	r2, [pc, #728]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b14:	f043 0304 	orr.w	r3, r3, #4
 8000b18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b1a:	4bb4      	ldr	r3, [pc, #720]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1e:	f003 0304 	and.w	r3, r3, #4
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b26:	4bb1      	ldr	r3, [pc, #708]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2a:	4ab0      	ldr	r2, [pc, #704]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b32:	4bae      	ldr	r3, [pc, #696]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60bb      	str	r3, [r7, #8]
 8000b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3e:	4bab      	ldr	r3, [pc, #684]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b42:	4aaa      	ldr	r2, [pc, #680]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b44:	f043 0302 	orr.w	r3, r3, #2
 8000b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4a:	4ba8      	ldr	r3, [pc, #672]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4e:	f003 0302 	and.w	r3, r3, #2
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b56:	4ba5      	ldr	r3, [pc, #660]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5a:	4aa4      	ldr	r2, [pc, #656]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b5c:	f043 0308 	orr.w	r3, r3, #8
 8000b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b62:	4ba2      	ldr	r3, [pc, #648]	@ (8000dec <MX_GPIO_Init+0x30c>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	f003 0308 	and.w	r3, r3, #8
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000b74:	489e      	ldr	r0, [pc, #632]	@ (8000df0 <MX_GPIO_Init+0x310>)
 8000b76:	f002 fbe7 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000b80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b84:	f002 fbe0 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000b8e:	4899      	ldr	r0, [pc, #612]	@ (8000df4 <MX_GPIO_Init+0x314>)
 8000b90:	f002 fbda 	bl	8003348 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000b9a:	4897      	ldr	r0, [pc, #604]	@ (8000df8 <MX_GPIO_Init+0x318>)
 8000b9c:	f002 fbd4 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ba6:	4894      	ldr	r0, [pc, #592]	@ (8000df8 <MX_GPIO_Init+0x318>)
 8000ba8:	f002 fbce 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000bb2:	4892      	ldr	r0, [pc, #584]	@ (8000dfc <MX_GPIO_Init+0x31c>)
 8000bb4:	f002 fbc8 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000bb8:	2201      	movs	r2, #1
 8000bba:	2120      	movs	r1, #32
 8000bbc:	488d      	ldr	r0, [pc, #564]	@ (8000df4 <MX_GPIO_Init+0x314>)
 8000bbe:	f002 fbc3 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	488a      	ldr	r0, [pc, #552]	@ (8000df0 <MX_GPIO_Init+0x310>)
 8000bc8:	f002 fbbe 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000bcc:	f240 1315 	movw	r3, #277	@ 0x115
 8000bd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bde:	f107 0314 	add.w	r3, r7, #20
 8000be2:	4619      	mov	r1, r3
 8000be4:	4882      	ldr	r0, [pc, #520]	@ (8000df0 <MX_GPIO_Init+0x310>)
 8000be6:	f002 f8f9 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000bea:	236a      	movs	r3, #106	@ 0x6a
 8000bec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bf8:	f107 0314 	add.w	r3, r7, #20
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	487c      	ldr	r0, [pc, #496]	@ (8000df0 <MX_GPIO_Init+0x310>)
 8000c00:	f002 f8ec 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000c04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c0a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000c14:	f107 0314 	add.w	r3, r7, #20
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4878      	ldr	r0, [pc, #480]	@ (8000dfc <MX_GPIO_Init+0x31c>)
 8000c1c:	f002 f8de 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000c20:	233f      	movs	r3, #63	@ 0x3f
 8000c22:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c24:	230b      	movs	r3, #11
 8000c26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	4619      	mov	r1, r3
 8000c32:	4872      	ldr	r0, [pc, #456]	@ (8000dfc <MX_GPIO_Init+0x31c>)
 8000c34:	f002 f8d2 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c44:	2303      	movs	r3, #3
 8000c46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000c48:	2308      	movs	r3, #8
 8000c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	4619      	mov	r1, r3
 8000c52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c56:	f002 f8c1 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000c5a:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000c5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c60:	2301      	movs	r3, #1
 8000c62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	4619      	mov	r1, r3
 8000c72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c76:	f002 f8b1 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000c7a:	2308      	movs	r3, #8
 8000c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c86:	2300      	movs	r3, #0
 8000c88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	f107 0314 	add.w	r3, r7, #20
 8000c92:	4619      	mov	r1, r3
 8000c94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c98:	f002 f8a0 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000c9c:	2310      	movs	r3, #16
 8000c9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ca0:	230b      	movs	r3, #11
 8000ca2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4619      	mov	r1, r3
 8000cae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cb2:	f002 f893 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000cb6:	23e0      	movs	r3, #224	@ 0xe0
 8000cb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cc6:	2305      	movs	r3, #5
 8000cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	4619      	mov	r1, r3
 8000cd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd4:	f002 f882 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cdc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ce0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000ce6:	f107 0314 	add.w	r3, r7, #20
 8000cea:	4619      	mov	r1, r3
 8000cec:	4841      	ldr	r0, [pc, #260]	@ (8000df4 <MX_GPIO_Init+0x314>)
 8000cee:	f002 f875 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cf6:	230b      	movs	r3, #11
 8000cf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	4619      	mov	r1, r3
 8000d04:	483b      	ldr	r0, [pc, #236]	@ (8000df4 <MX_GPIO_Init+0x314>)
 8000d06:	f002 f869 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000d0a:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000d0e:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d10:	2301      	movs	r3, #1
 8000d12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1c:	f107 0314 	add.w	r3, r7, #20
 8000d20:	4619      	mov	r1, r3
 8000d22:	4834      	ldr	r0, [pc, #208]	@ (8000df4 <MX_GPIO_Init+0x314>)
 8000d24:	f002 f85a 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000d28:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000d2c:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d2e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	482e      	ldr	r0, [pc, #184]	@ (8000df8 <MX_GPIO_Init+0x318>)
 8000d40:	f002 f84c 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000d44:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	2300      	movs	r3, #0
 8000d54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4826      	ldr	r0, [pc, #152]	@ (8000df8 <MX_GPIO_Init+0x318>)
 8000d5e:	f002 f83d 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000d62:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000d66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4820      	ldr	r0, [pc, #128]	@ (8000dfc <MX_GPIO_Init+0x31c>)
 8000d7c:	f002 f82e 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000d80:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d86:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d90:	f107 0314 	add.w	r3, r7, #20
 8000d94:	4619      	mov	r1, r3
 8000d96:	4819      	ldr	r0, [pc, #100]	@ (8000dfc <MX_GPIO_Init+0x31c>)
 8000d98:	f002 f820 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da8:	2303      	movs	r3, #3
 8000daa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dac:	2305      	movs	r3, #5
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	4619      	mov	r1, r3
 8000db6:	4810      	ldr	r0, [pc, #64]	@ (8000df8 <MX_GPIO_Init+0x318>)
 8000db8:	f002 f810 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000dbc:	2378      	movs	r3, #120	@ 0x78
 8000dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dcc:	2307      	movs	r3, #7
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4808      	ldr	r0, [pc, #32]	@ (8000df8 <MX_GPIO_Init+0x318>)
 8000dd8:	f002 f800 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000ddc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000de0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000de2:	2312      	movs	r3, #18
 8000de4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	e00a      	b.n	8000e00 <MX_GPIO_Init+0x320>
 8000dea:	bf00      	nop
 8000dec:	40021000 	.word	0x40021000
 8000df0:	48001000 	.word	0x48001000
 8000df4:	48000400 	.word	0x48000400
 8000df8:	48000c00 	.word	0x48000c00
 8000dfc:	48000800 	.word	0x48000800
 8000e00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e02:	2303      	movs	r3, #3
 8000e04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e06:	2304      	movs	r3, #4
 8000e08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	4619      	mov	r1, r3
 8000e10:	480f      	ldr	r0, [pc, #60]	@ (8000e50 <MX_GPIO_Init+0x370>)
 8000e12:	f001 ffe3 	bl	8002ddc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2105      	movs	r1, #5
 8000e1a:	2007      	movs	r0, #7
 8000e1c:	f001 fe58 	bl	8002ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e20:	2007      	movs	r0, #7
 8000e22:	f001 fe71 	bl	8002b08 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2105      	movs	r1, #5
 8000e2a:	2017      	movs	r0, #23
 8000e2c:	f001 fe50 	bl	8002ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e30:	2017      	movs	r0, #23
 8000e32:	f001 fe69 	bl	8002b08 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2105      	movs	r1, #5
 8000e3a:	2028      	movs	r0, #40	@ 0x28
 8000e3c:	f001 fe48 	bl	8002ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e40:	2028      	movs	r0, #40	@ 0x28
 8000e42:	f001 fe61 	bl	8002b08 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e46:	bf00      	nop
 8000e48:	3728      	adds	r7, #40	@ 0x28
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	48000400 	.word	0x48000400

08000e54 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e009      	b.n	8000e7a <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	1c5a      	adds	r2, r3, #1
 8000e6a:	60ba      	str	r2, [r7, #8]
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fb9c 	bl	80005ac <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	3301      	adds	r3, #1
 8000e78:	617b      	str	r3, [r7, #20]
 8000e7a:	697a      	ldr	r2, [r7, #20]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	dbf1      	blt.n	8000e66 <_write+0x12>
	}
	return len;
 8000e82:	687b      	ldr	r3, [r7, #4]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3718      	adds	r7, #24
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8000e90:	4802      	ldr	r0, [pc, #8]	@ (8000e9c <SPI3_IRQHandler+0x10>)
 8000e92:	f004 ff2b 	bl	8005cec <HAL_SPI_IRQHandler>
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	2000080c 	.word	0x2000080c

08000ea0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000eaa:	88fb      	ldrh	r3, [r7, #6]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d102      	bne.n	8000eb6 <HAL_GPIO_EXTI_Callback+0x16>
  {
    case (GPIO_PIN_1):
    {
      SPI_WIFI_ISR();
 8000eb0:	f001 fc46 	bl	8002740 <SPI_WIFI_ISR>
      break;
 8000eb4:	e000      	b.n	8000eb8 <HAL_GPIO_EXTI_Callback+0x18>
    }
    default:
    {
      break;
 8000eb6:	bf00      	nop
    }
  }
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  wifi_connect();
 8000ec8:	f7ff fbd0 	bl	800066c <wifi_connect>

	/* Infinite loop */
  for(;;)
  {
	osDelay(1);
 8000ecc:	2001      	movs	r0, #1
 8000ece:	f006 fff5 	bl	8007ebc <osDelay>
 8000ed2:	e7fb      	b.n	8000ecc <StartWifiTask+0xc>

08000ed4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a04      	ldr	r2, [pc, #16]	@ (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d101      	bne.n	8000eea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ee6:	f001 fcd3 	bl	8002890 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40001000 	.word	0x40001000

08000ef8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000efc:	b672      	cpsid	i
}
 8000efe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <Error_Handler+0x8>

08000f04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0a:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <HAL_MspInit+0x4c>)
 8000f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f0e:	4a10      	ldr	r2, [pc, #64]	@ (8000f50 <HAL_MspInit+0x4c>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f16:	4b0e      	ldr	r3, [pc, #56]	@ (8000f50 <HAL_MspInit+0x4c>)
 8000f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f22:	4b0b      	ldr	r3, [pc, #44]	@ (8000f50 <HAL_MspInit+0x4c>)
 8000f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f26:	4a0a      	ldr	r2, [pc, #40]	@ (8000f50 <HAL_MspInit+0x4c>)
 8000f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f2e:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <HAL_MspInit+0x4c>)
 8000f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	210f      	movs	r1, #15
 8000f3e:	f06f 0001 	mvn.w	r0, #1
 8000f42:	f001 fdc5 	bl	8002ad0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000

08000f54 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b0ac      	sub	sp, #176	@ 0xb0
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	2288      	movs	r2, #136	@ 0x88
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f009 fea3 	bl	800acc0 <memset>
  if(DFSDM1_Init == 0)
 8000f7a:	4b25      	ldr	r3, [pc, #148]	@ (8001010 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d142      	bne.n	8001008 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000f82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f86:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f8e:	f107 0314 	add.w	r3, r7, #20
 8000f92:	4618      	mov	r0, r3
 8000f94:	f003 fbe0 	bl	8004758 <HAL_RCCEx_PeriphCLKConfig>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000f9e:	f7ff ffab 	bl	8000ef8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fa6:	4a1b      	ldr	r2, [pc, #108]	@ (8001014 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000fa8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fac:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fae:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fba:	4b16      	ldr	r3, [pc, #88]	@ (8001014 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	4a15      	ldr	r2, [pc, #84]	@ (8001014 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000fc0:	f043 0310 	orr.w	r3, r3, #16
 8000fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc6:	4b13      	ldr	r3, [pc, #76]	@ (8001014 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	f003 0310 	and.w	r3, r3, #16
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8000fd2:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000fd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000fec:	2306      	movs	r3, #6
 8000fee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ff2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4807      	ldr	r0, [pc, #28]	@ (8001018 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8000ffa:	f001 feef 	bl	8002ddc <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000ffe:	4b04      	ldr	r3, [pc, #16]	@ (8001010 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	4a02      	ldr	r2, [pc, #8]	@ (8001010 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001006:	6013      	str	r3, [r2, #0]
  }

}
 8001008:	bf00      	nop
 800100a:	37b0      	adds	r7, #176	@ 0xb0
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	200007b8 	.word	0x200007b8
 8001014:	40021000 	.word	0x40021000
 8001018:	48001000 	.word	0x48001000

0800101c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b0ac      	sub	sp, #176	@ 0xb0
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001024:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	2288      	movs	r2, #136	@ 0x88
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f009 fe3f 	bl	800acc0 <memset>
  if(hi2c->Instance==I2C2)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a21      	ldr	r2, [pc, #132]	@ (80010cc <HAL_I2C_MspInit+0xb0>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d13b      	bne.n	80010c4 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800104c:	2380      	movs	r3, #128	@ 0x80
 800104e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001050:	2300      	movs	r3, #0
 8001052:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4618      	mov	r0, r3
 800105a:	f003 fb7d 	bl	8004758 <HAL_RCCEx_PeriphCLKConfig>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001064:	f7ff ff48 	bl	8000ef8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001068:	4b19      	ldr	r3, [pc, #100]	@ (80010d0 <HAL_I2C_MspInit+0xb4>)
 800106a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800106c:	4a18      	ldr	r2, [pc, #96]	@ (80010d0 <HAL_I2C_MspInit+0xb4>)
 800106e:	f043 0302 	orr.w	r3, r3, #2
 8001072:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001074:	4b16      	ldr	r3, [pc, #88]	@ (80010d0 <HAL_I2C_MspInit+0xb4>)
 8001076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001078:	f003 0302 	and.w	r3, r3, #2
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001080:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001084:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001088:	2312      	movs	r3, #18
 800108a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800108e:	2301      	movs	r3, #1
 8001090:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001094:	2303      	movs	r3, #3
 8001096:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800109a:	2304      	movs	r3, #4
 800109c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010a4:	4619      	mov	r1, r3
 80010a6:	480b      	ldr	r0, [pc, #44]	@ (80010d4 <HAL_I2C_MspInit+0xb8>)
 80010a8:	f001 fe98 	bl	8002ddc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80010ac:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <HAL_I2C_MspInit+0xb4>)
 80010ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b0:	4a07      	ldr	r2, [pc, #28]	@ (80010d0 <HAL_I2C_MspInit+0xb4>)
 80010b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80010b8:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <HAL_I2C_MspInit+0xb4>)
 80010ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80010c4:	bf00      	nop
 80010c6:	37b0      	adds	r7, #176	@ 0xb0
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40005800 	.word	0x40005800
 80010d0:	40021000 	.word	0x40021000
 80010d4:	48000400 	.word	0x48000400

080010d8 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	@ 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a17      	ldr	r2, [pc, #92]	@ (8001154 <HAL_QSPI_MspInit+0x7c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d128      	bne.n	800114c <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80010fa:	4b17      	ldr	r3, [pc, #92]	@ (8001158 <HAL_QSPI_MspInit+0x80>)
 80010fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80010fe:	4a16      	ldr	r2, [pc, #88]	@ (8001158 <HAL_QSPI_MspInit+0x80>)
 8001100:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001104:	6513      	str	r3, [r2, #80]	@ 0x50
 8001106:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <HAL_QSPI_MspInit+0x80>)
 8001108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800110a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800110e:	613b      	str	r3, [r7, #16]
 8001110:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001112:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <HAL_QSPI_MspInit+0x80>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a10      	ldr	r2, [pc, #64]	@ (8001158 <HAL_QSPI_MspInit+0x80>)
 8001118:	f043 0310 	orr.w	r3, r3, #16
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b0e      	ldr	r3, [pc, #56]	@ (8001158 <HAL_QSPI_MspInit+0x80>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0310 	and.w	r3, r3, #16
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800112a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800112e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001130:	2302      	movs	r3, #2
 8001132:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001138:	2303      	movs	r3, #3
 800113a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800113c:	230a      	movs	r3, #10
 800113e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	4619      	mov	r1, r3
 8001146:	4805      	ldr	r0, [pc, #20]	@ (800115c <HAL_QSPI_MspInit+0x84>)
 8001148:	f001 fe48 	bl	8002ddc <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 800114c:	bf00      	nop
 800114e:	3728      	adds	r7, #40	@ 0x28
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	a0001000 	.word	0xa0001000
 8001158:	40021000 	.word	0x40021000
 800115c:	48001000 	.word	0x48001000

08001160 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	@ 0x28
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a1b      	ldr	r2, [pc, #108]	@ (80011ec <HAL_SPI_MspInit+0x8c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d130      	bne.n	80011e4 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001182:	4b1b      	ldr	r3, [pc, #108]	@ (80011f0 <HAL_SPI_MspInit+0x90>)
 8001184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001186:	4a1a      	ldr	r2, [pc, #104]	@ (80011f0 <HAL_SPI_MspInit+0x90>)
 8001188:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800118c:	6593      	str	r3, [r2, #88]	@ 0x58
 800118e:	4b18      	ldr	r3, [pc, #96]	@ (80011f0 <HAL_SPI_MspInit+0x90>)
 8001190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001192:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800119a:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_SPI_MspInit+0x90>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119e:	4a14      	ldr	r2, [pc, #80]	@ (80011f0 <HAL_SPI_MspInit+0x90>)
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a6:	4b12      	ldr	r3, [pc, #72]	@ (80011f0 <HAL_SPI_MspInit+0x90>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80011b2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80011b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b8:	2302      	movs	r3, #2
 80011ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c0:	2303      	movs	r3, #3
 80011c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011c4:	2306      	movs	r3, #6
 80011c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4619      	mov	r1, r3
 80011ce:	4809      	ldr	r0, [pc, #36]	@ (80011f4 <HAL_SPI_MspInit+0x94>)
 80011d0:	f001 fe04 	bl	8002ddc <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2105      	movs	r1, #5
 80011d8:	2033      	movs	r0, #51	@ 0x33
 80011da:	f001 fc79 	bl	8002ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80011de:	2033      	movs	r0, #51	@ 0x33
 80011e0:	f001 fc92 	bl	8002b08 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80011e4:	bf00      	nop
 80011e6:	3728      	adds	r7, #40	@ 0x28
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40003c00 	.word	0x40003c00
 80011f0:	40021000 	.word	0x40021000
 80011f4:	48000800 	.word	0x48000800

080011f8 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a0a      	ldr	r2, [pc, #40]	@ (8001230 <HAL_SPI_MspDeInit+0x38>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d10d      	bne.n	8001226 <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 800120a:	4b0a      	ldr	r3, [pc, #40]	@ (8001234 <HAL_SPI_MspDeInit+0x3c>)
 800120c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120e:	4a09      	ldr	r2, [pc, #36]	@ (8001234 <HAL_SPI_MspDeInit+0x3c>)
 8001210:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001214:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8001216:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 800121a:	4807      	ldr	r0, [pc, #28]	@ (8001238 <HAL_SPI_MspDeInit+0x40>)
 800121c:	f001 ff88 	bl	8003130 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8001220:	2033      	movs	r0, #51	@ 0x33
 8001222:	f001 fc7f 	bl	8002b24 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40003c00 	.word	0x40003c00
 8001234:	40021000 	.word	0x40021000
 8001238:	48000800 	.word	0x48000800

0800123c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b0ae      	sub	sp, #184	@ 0xb8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001254:	f107 031c 	add.w	r3, r7, #28
 8001258:	2288      	movs	r2, #136	@ 0x88
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f009 fd2f 	bl	800acc0 <memset>
  if(huart->Instance==USART1)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a42      	ldr	r2, [pc, #264]	@ (8001370 <HAL_UART_MspInit+0x134>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d13b      	bne.n	80012e4 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800126c:	2301      	movs	r3, #1
 800126e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001270:	2300      	movs	r3, #0
 8001272:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	4618      	mov	r0, r3
 800127a:	f003 fa6d 	bl	8004758 <HAL_RCCEx_PeriphCLKConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001284:	f7ff fe38 	bl	8000ef8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001288:	4b3a      	ldr	r3, [pc, #232]	@ (8001374 <HAL_UART_MspInit+0x138>)
 800128a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800128c:	4a39      	ldr	r2, [pc, #228]	@ (8001374 <HAL_UART_MspInit+0x138>)
 800128e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001292:	6613      	str	r3, [r2, #96]	@ 0x60
 8001294:	4b37      	ldr	r3, [pc, #220]	@ (8001374 <HAL_UART_MspInit+0x138>)
 8001296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001298:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800129c:	61bb      	str	r3, [r7, #24]
 800129e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a0:	4b34      	ldr	r3, [pc, #208]	@ (8001374 <HAL_UART_MspInit+0x138>)
 80012a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a4:	4a33      	ldr	r2, [pc, #204]	@ (8001374 <HAL_UART_MspInit+0x138>)
 80012a6:	f043 0302 	orr.w	r3, r3, #2
 80012aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ac:	4b31      	ldr	r3, [pc, #196]	@ (8001374 <HAL_UART_MspInit+0x138>)
 80012ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b0:	f003 0302 	and.w	r3, r3, #2
 80012b4:	617b      	str	r3, [r7, #20]
 80012b6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80012b8:	23c0      	movs	r3, #192	@ 0xc0
 80012ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012be:	2302      	movs	r3, #2
 80012c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ca:	2303      	movs	r3, #3
 80012cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012d0:	2307      	movs	r3, #7
 80012d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80012da:	4619      	mov	r1, r3
 80012dc:	4826      	ldr	r0, [pc, #152]	@ (8001378 <HAL_UART_MspInit+0x13c>)
 80012de:	f001 fd7d 	bl	8002ddc <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80012e2:	e040      	b.n	8001366 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a24      	ldr	r2, [pc, #144]	@ (800137c <HAL_UART_MspInit+0x140>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d13b      	bne.n	8001366 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80012ee:	2304      	movs	r3, #4
 80012f0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80012f2:	2300      	movs	r3, #0
 80012f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012f6:	f107 031c 	add.w	r3, r7, #28
 80012fa:	4618      	mov	r0, r3
 80012fc:	f003 fa2c 	bl	8004758 <HAL_RCCEx_PeriphCLKConfig>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001306:	f7ff fdf7 	bl	8000ef8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800130a:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <HAL_UART_MspInit+0x138>)
 800130c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800130e:	4a19      	ldr	r2, [pc, #100]	@ (8001374 <HAL_UART_MspInit+0x138>)
 8001310:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001314:	6593      	str	r3, [r2, #88]	@ 0x58
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <HAL_UART_MspInit+0x138>)
 8001318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800131a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001322:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <HAL_UART_MspInit+0x138>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	4a13      	ldr	r2, [pc, #76]	@ (8001374 <HAL_UART_MspInit+0x138>)
 8001328:	f043 0308 	orr.w	r3, r3, #8
 800132c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132e:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <HAL_UART_MspInit+0x138>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	f003 0308 	and.w	r3, r3, #8
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800133a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800133e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	2302      	movs	r3, #2
 8001344:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800134e:	2303      	movs	r3, #3
 8001350:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001354:	2307      	movs	r3, #7
 8001356:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800135a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800135e:	4619      	mov	r1, r3
 8001360:	4807      	ldr	r0, [pc, #28]	@ (8001380 <HAL_UART_MspInit+0x144>)
 8001362:	f001 fd3b 	bl	8002ddc <HAL_GPIO_Init>
}
 8001366:	bf00      	nop
 8001368:	37b8      	adds	r7, #184	@ 0xb8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40013800 	.word	0x40013800
 8001374:	40021000 	.word	0x40021000
 8001378:	48000400 	.word	0x48000400
 800137c:	40004800 	.word	0x40004800
 8001380:	48000c00 	.word	0x48000c00

08001384 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b0ac      	sub	sp, #176	@ 0xb0
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
 800139a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	2288      	movs	r2, #136	@ 0x88
 80013a2:	2100      	movs	r1, #0
 80013a4:	4618      	mov	r0, r3
 80013a6:	f009 fc8b 	bl	800acc0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013b2:	d17c      	bne.n	80014ae <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80013b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013b8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80013ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80013be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80013c2:	2301      	movs	r3, #1
 80013c4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013c6:	2301      	movs	r3, #1
 80013c8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80013ca:	2318      	movs	r3, #24
 80013cc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80013ce:	2307      	movs	r3, #7
 80013d0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013d2:	2302      	movs	r3, #2
 80013d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013d6:	2302      	movs	r3, #2
 80013d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80013da:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80013de:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	4618      	mov	r0, r3
 80013e6:	f003 f9b7 	bl	8004758 <HAL_RCCEx_PeriphCLKConfig>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80013f0:	f7ff fd82 	bl	8000ef8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f4:	4b30      	ldr	r3, [pc, #192]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 80013f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f8:	4a2f      	ldr	r2, [pc, #188]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 80013fa:	f043 0301 	orr.w	r3, r3, #1
 80013fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001400:	4b2d      	ldr	r3, [pc, #180]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 8001402:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800140c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001410:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001420:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001424:	4619      	mov	r1, r3
 8001426:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800142a:	f001 fcd7 	bl	8002ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800142e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001432:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001436:	2302      	movs	r3, #2
 8001438:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001442:	2303      	movs	r3, #3
 8001444:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001448:	230a      	movs	r3, #10
 800144a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001452:	4619      	mov	r1, r3
 8001454:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001458:	f001 fcc0 	bl	8002ddc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800145c:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 800145e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001460:	4a15      	ldr	r2, [pc, #84]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 8001462:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001466:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001468:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 800146a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001470:	60fb      	str	r3, [r7, #12]
 8001472:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001474:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 8001476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d114      	bne.n	80014aa <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001480:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 8001482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001484:	4a0c      	ldr	r2, [pc, #48]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 8001486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800148a:	6593      	str	r3, [r2, #88]	@ 0x58
 800148c:	4b0a      	ldr	r3, [pc, #40]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 800148e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001490:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001498:	f002 fa60 	bl	800395c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800149c:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 800149e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a0:	4a05      	ldr	r2, [pc, #20]	@ (80014b8 <HAL_PCD_MspInit+0x134>)
 80014a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014a6:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80014a8:	e001      	b.n	80014ae <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80014aa:	f002 fa57 	bl	800395c <HAL_PWREx_EnableVddUSB>
}
 80014ae:	bf00      	nop
 80014b0:	37b0      	adds	r7, #176	@ 0xb0
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40021000 	.word	0x40021000

080014bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08e      	sub	sp, #56	@ 0x38
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80014ca:	4b34      	ldr	r3, [pc, #208]	@ (800159c <HAL_InitTick+0xe0>)
 80014cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ce:	4a33      	ldr	r2, [pc, #204]	@ (800159c <HAL_InitTick+0xe0>)
 80014d0:	f043 0310 	orr.w	r3, r3, #16
 80014d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80014d6:	4b31      	ldr	r3, [pc, #196]	@ (800159c <HAL_InitTick+0xe0>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014da:	f003 0310 	and.w	r3, r3, #16
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014e2:	f107 0210 	add.w	r2, r7, #16
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	4611      	mov	r1, r2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f003 f8a1 	bl	8004634 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80014f2:	6a3b      	ldr	r3, [r7, #32]
 80014f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80014f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d103      	bne.n	8001504 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014fc:	f003 f86e 	bl	80045dc <HAL_RCC_GetPCLK1Freq>
 8001500:	6378      	str	r0, [r7, #52]	@ 0x34
 8001502:	e004      	b.n	800150e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001504:	f003 f86a 	bl	80045dc <HAL_RCC_GetPCLK1Freq>
 8001508:	4603      	mov	r3, r0
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800150e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001510:	4a23      	ldr	r2, [pc, #140]	@ (80015a0 <HAL_InitTick+0xe4>)
 8001512:	fba2 2303 	umull	r2, r3, r2, r3
 8001516:	0c9b      	lsrs	r3, r3, #18
 8001518:	3b01      	subs	r3, #1
 800151a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800151c:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <HAL_InitTick+0xe8>)
 800151e:	4a22      	ldr	r2, [pc, #136]	@ (80015a8 <HAL_InitTick+0xec>)
 8001520:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001522:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <HAL_InitTick+0xe8>)
 8001524:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001528:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800152a:	4a1e      	ldr	r2, [pc, #120]	@ (80015a4 <HAL_InitTick+0xe8>)
 800152c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001530:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <HAL_InitTick+0xe8>)
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001536:	4b1b      	ldr	r3, [pc, #108]	@ (80015a4 <HAL_InitTick+0xe8>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153c:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <HAL_InitTick+0xe8>)
 800153e:	2200      	movs	r2, #0
 8001540:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001542:	4818      	ldr	r0, [pc, #96]	@ (80015a4 <HAL_InitTick+0xe8>)
 8001544:	f005 f907 	bl	8006756 <HAL_TIM_Base_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800154e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001552:	2b00      	cmp	r3, #0
 8001554:	d11b      	bne.n	800158e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001556:	4813      	ldr	r0, [pc, #76]	@ (80015a4 <HAL_InitTick+0xe8>)
 8001558:	f005 f95e 	bl	8006818 <HAL_TIM_Base_Start_IT>
 800155c:	4603      	mov	r3, r0
 800155e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001562:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001566:	2b00      	cmp	r3, #0
 8001568:	d111      	bne.n	800158e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800156a:	2036      	movs	r0, #54	@ 0x36
 800156c:	f001 facc 	bl	8002b08 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2b0f      	cmp	r3, #15
 8001574:	d808      	bhi.n	8001588 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001576:	2200      	movs	r2, #0
 8001578:	6879      	ldr	r1, [r7, #4]
 800157a:	2036      	movs	r0, #54	@ 0x36
 800157c:	f001 faa8 	bl	8002ad0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001580:	4a0a      	ldr	r2, [pc, #40]	@ (80015ac <HAL_InitTick+0xf0>)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	e002      	b.n	800158e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800158e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001592:	4618      	mov	r0, r3
 8001594:	3738      	adds	r7, #56	@ 0x38
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40021000 	.word	0x40021000
 80015a0:	431bde83 	.word	0x431bde83
 80015a4:	200007bc 	.word	0x200007bc
 80015a8:	40001000 	.word	0x40001000
 80015ac:	20000004 	.word	0x20000004

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <NMI_Handler+0x4>

080015b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <HardFault_Handler+0x4>

080015c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <MemManage_Handler+0x4>

080015c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <BusFault_Handler+0x4>

080015d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <UsageFault_Handler+0x4>

080015d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 80015ea:	2002      	movs	r0, #2
 80015ec:	f001 fec4 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80015f8:	2020      	movs	r0, #32
 80015fa:	f001 febd 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80015fe:	2040      	movs	r0, #64	@ 0x40
 8001600:	f001 feba 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001604:	2080      	movs	r0, #128	@ 0x80
 8001606:	f001 feb7 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800160a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800160e:	f001 feb3 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}

08001616 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 800161a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800161e:	f001 feab 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001622:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001626:	f001 fea7 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800162a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800162e:	f001 fea3 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001632:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001636:	f001 fe9f 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800163a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800163e:	f001 fe9b 	bl	8003378 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800164c:	4802      	ldr	r0, [pc, #8]	@ (8001658 <TIM6_DAC_IRQHandler+0x10>)
 800164e:	f005 f953 	bl	80068f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	200007bc 	.word	0x200007bc

0800165c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return 1;
 8001660:	2301      	movs	r3, #1
}
 8001662:	4618      	mov	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <_kill>:

int _kill(int pid, int sig)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001676:	f009 fc55 	bl	800af24 <__errno>
 800167a:	4603      	mov	r3, r0
 800167c:	2216      	movs	r2, #22
 800167e:	601a      	str	r2, [r3, #0]
  return -1;
 8001680:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001684:	4618      	mov	r0, r3
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <_exit>:

void _exit (int status)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001694:	f04f 31ff 	mov.w	r1, #4294967295
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff ffe7 	bl	800166c <_kill>
  while (1) {}    /* Make sure we hang here */
 800169e:	bf00      	nop
 80016a0:	e7fd      	b.n	800169e <_exit+0x12>

080016a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b086      	sub	sp, #24
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	60f8      	str	r0, [r7, #12]
 80016aa:	60b9      	str	r1, [r7, #8]
 80016ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	e00a      	b.n	80016ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016b4:	f3af 8000 	nop.w
 80016b8:	4601      	mov	r1, r0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	60ba      	str	r2, [r7, #8]
 80016c0:	b2ca      	uxtb	r2, r1
 80016c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	3301      	adds	r3, #1
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	dbf0      	blt.n	80016b4 <_read+0x12>
  }

  return len;
 80016d2:	687b      	ldr	r3, [r7, #4]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <_close>:
  }
  return len;
}

int _close(int file)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001704:	605a      	str	r2, [r3, #4]
  return 0;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <_isatty>:

int _isatty(int file)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800171c:	2301      	movs	r3, #1
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800172a:	b480      	push	{r7}
 800172c:	b085      	sub	sp, #20
 800172e:	af00      	add	r7, sp, #0
 8001730:	60f8      	str	r0, [r7, #12]
 8001732:	60b9      	str	r1, [r7, #8]
 8001734:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3714      	adds	r7, #20
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800174c:	4a14      	ldr	r2, [pc, #80]	@ (80017a0 <_sbrk+0x5c>)
 800174e:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <_sbrk+0x60>)
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001758:	4b13      	ldr	r3, [pc, #76]	@ (80017a8 <_sbrk+0x64>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d102      	bne.n	8001766 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001760:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <_sbrk+0x64>)
 8001762:	4a12      	ldr	r2, [pc, #72]	@ (80017ac <_sbrk+0x68>)
 8001764:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001766:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <_sbrk+0x64>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4413      	add	r3, r2
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	429a      	cmp	r2, r3
 8001772:	d207      	bcs.n	8001784 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001774:	f009 fbd6 	bl	800af24 <__errno>
 8001778:	4603      	mov	r3, r0
 800177a:	220c      	movs	r2, #12
 800177c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800177e:	f04f 33ff 	mov.w	r3, #4294967295
 8001782:	e009      	b.n	8001798 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001784:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <_sbrk+0x64>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800178a:	4b07      	ldr	r3, [pc, #28]	@ (80017a8 <_sbrk+0x64>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	4a05      	ldr	r2, [pc, #20]	@ (80017a8 <_sbrk+0x64>)
 8001794:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001796:	68fb      	ldr	r3, [r7, #12]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20018000 	.word	0x20018000
 80017a4:	00000400 	.word	0x00000400
 80017a8:	20000808 	.word	0x20000808
 80017ac:	20003210 	.word	0x20003210

080017b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017b4:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <SystemInit+0x20>)
 80017b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017ba:	4a05      	ldr	r2, [pc, #20]	@ (80017d0 <SystemInit+0x20>)
 80017bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800180c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017d8:	f7ff ffea 	bl	80017b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017dc:	480c      	ldr	r0, [pc, #48]	@ (8001810 <LoopForever+0x6>)
  ldr r1, =_edata
 80017de:	490d      	ldr	r1, [pc, #52]	@ (8001814 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001818 <LoopForever+0xe>)
  movs r3, #0
 80017e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e4:	e002      	b.n	80017ec <LoopCopyDataInit>

080017e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ea:	3304      	adds	r3, #4

080017ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f0:	d3f9      	bcc.n	80017e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f2:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <LoopForever+0x12>)
  ldr r4, =_ebss
 80017f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001820 <LoopForever+0x16>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f8:	e001      	b.n	80017fe <LoopFillZerobss>

080017fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017fc:	3204      	adds	r2, #4

080017fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001800:	d3fb      	bcc.n	80017fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001802:	f009 fb95 	bl	800af30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001806:	f7fe ff77 	bl	80006f8 <main>

0800180a <LoopForever>:

LoopForever:
    b LoopForever
 800180a:	e7fe      	b.n	800180a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800180c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001814:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001818:	0800c588 	.word	0x0800c588
  ldr r2, =_sbss
 800181c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001820:	2000320c 	.word	0x2000320c

08001824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001824:	e7fe      	b.n	8001824 <ADC1_2_IRQHandler>

08001826 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	4603      	mov	r3, r0
 800182e:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	2b2f      	cmp	r3, #47	@ 0x2f
 8001834:	d906      	bls.n	8001844 <Hex2Num+0x1e>
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	2b39      	cmp	r3, #57	@ 0x39
 800183a:	d803      	bhi.n	8001844 <Hex2Num+0x1e>
        return a - '0';
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	3b30      	subs	r3, #48	@ 0x30
 8001840:	b2db      	uxtb	r3, r3
 8001842:	e014      	b.n	800186e <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	2b60      	cmp	r3, #96	@ 0x60
 8001848:	d906      	bls.n	8001858 <Hex2Num+0x32>
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b66      	cmp	r3, #102	@ 0x66
 800184e:	d803      	bhi.n	8001858 <Hex2Num+0x32>
        return (a - 'a') + 10;
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	3b57      	subs	r3, #87	@ 0x57
 8001854:	b2db      	uxtb	r3, r3
 8001856:	e00a      	b.n	800186e <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	2b40      	cmp	r3, #64	@ 0x40
 800185c:	d906      	bls.n	800186c <Hex2Num+0x46>
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	2b46      	cmp	r3, #70	@ 0x46
 8001862:	d803      	bhi.n	800186c <Hex2Num+0x46>
        return (a - 'A') + 10;
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	3b37      	subs	r3, #55	@ 0x37
 8001868:	b2db      	uxtb	r3, r3
 800186a:	e000      	b.n	800186e <Hex2Num+0x48>
    }

    return 0;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b084      	sub	sp, #16
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 800188c:	e012      	b.n	80018b4 <ParseHexNumber+0x3a>
        sum <<= 4;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	011b      	lsls	r3, r3, #4
 8001892:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ffc4 	bl	8001826 <Hex2Num>
 800189e:	4603      	mov	r3, r0
 80018a0:	461a      	mov	r2, r3
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	4413      	add	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]
        ptr++;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3301      	adds	r3, #1
 80018ac:	607b      	str	r3, [r7, #4]
        i++;
 80018ae:	7afb      	ldrb	r3, [r7, #11]
 80018b0:	3301      	adds	r3, #1
 80018b2:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b2f      	cmp	r3, #47	@ 0x2f
 80018ba:	d903      	bls.n	80018c4 <ParseHexNumber+0x4a>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b39      	cmp	r3, #57	@ 0x39
 80018c2:	d9e4      	bls.n	800188e <ParseHexNumber+0x14>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b60      	cmp	r3, #96	@ 0x60
 80018ca:	d903      	bls.n	80018d4 <ParseHexNumber+0x5a>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b66      	cmp	r3, #102	@ 0x66
 80018d2:	d9dc      	bls.n	800188e <ParseHexNumber+0x14>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b40      	cmp	r3, #64	@ 0x40
 80018da:	d903      	bls.n	80018e4 <ParseHexNumber+0x6a>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b46      	cmp	r3, #70	@ 0x46
 80018e2:	d9d4      	bls.n	800188e <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <ParseHexNumber+0x76>
        *cnt = i;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	7afa      	ldrb	r2, [r7, #11]
 80018ee:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 80018f0:	68fb      	ldr	r3, [r7, #12]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b085      	sub	sp, #20
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
 8001902:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	73fb      	strb	r3, [r7, #15]
 8001908:	2300      	movs	r3, #0
 800190a:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b2d      	cmp	r3, #45	@ 0x2d
 8001916:	d119      	bne.n	800194c <ParseNumber+0x52>
        minus = 1;
 8001918:	2301      	movs	r3, #1
 800191a:	73fb      	strb	r3, [r7, #15]
        ptr++;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3301      	adds	r3, #1
 8001920:	607b      	str	r3, [r7, #4]
        i++;
 8001922:	7bbb      	ldrb	r3, [r7, #14]
 8001924:	3301      	adds	r3, #1
 8001926:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8001928:	e010      	b.n	800194c <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	4613      	mov	r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	461a      	mov	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	3b30      	subs	r3, #48	@ 0x30
 800193c:	4413      	add	r3, r2
 800193e:	60bb      	str	r3, [r7, #8]
        ptr++;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3301      	adds	r3, #1
 8001944:	607b      	str	r3, [r7, #4]
        i++;
 8001946:	7bbb      	ldrb	r3, [r7, #14]
 8001948:	3301      	adds	r3, #1
 800194a:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b2f      	cmp	r3, #47	@ 0x2f
 8001952:	d903      	bls.n	800195c <ParseNumber+0x62>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b39      	cmp	r3, #57	@ 0x39
 800195a:	d9e6      	bls.n	800192a <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d002      	beq.n	8001968 <ParseNumber+0x6e>
        *cnt = i;
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	7bba      	ldrb	r2, [r7, #14]
 8001966:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d002      	beq.n	8001974 <ParseNumber+0x7a>
        return 0 - sum;
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	425b      	negs	r3, r3
 8001972:	e000      	b.n	8001976 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8001974:	68bb      	ldr	r3, [r7, #8]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b084      	sub	sp, #16
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
 800198a:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800198c:	2300      	movs	r3, #0
 800198e:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8001990:	e019      	b.n	80019c6 <ParseMAC+0x44>
    hexcnt = 1;
 8001992:	2301      	movs	r3, #1
 8001994:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b3a      	cmp	r3, #58	@ 0x3a
 800199c:	d00e      	beq.n	80019bc <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 800199e:	f107 030e 	add.w	r3, r7, #14
 80019a2:	4619      	mov	r1, r3
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff ff68 	bl	800187a <ParseHexNumber>
 80019aa:	4601      	mov	r1, r0
 80019ac:	7bfb      	ldrb	r3, [r7, #15]
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	73fa      	strb	r2, [r7, #15]
 80019b2:	461a      	mov	r2, r3
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	4413      	add	r3, r2
 80019b8:	b2ca      	uxtb	r2, r1
 80019ba:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 80019bc:	7bbb      	ldrb	r3, [r7, #14]
 80019be:	461a      	mov	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4413      	add	r3, r2
 80019c4:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1e1      	bne.n	8001992 <ParseMAC+0x10>
  }
}
 80019ce:	bf00      	nop
 80019d0:	bf00      	nop
 80019d2:	3710      	adds	r7, #16
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 80019e2:	2300      	movs	r3, #0
 80019e4:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 80019e6:	e019      	b.n	8001a1c <ParseIP+0x44>
    hexcnt = 1;
 80019e8:	2301      	movs	r3, #1
 80019ea:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80019f2:	d00e      	beq.n	8001a12 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 80019f4:	f107 030e 	add.w	r3, r7, #14
 80019f8:	4619      	mov	r1, r3
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f7ff ff7d 	bl	80018fa <ParseNumber>
 8001a00:	4601      	mov	r1, r0
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	73fa      	strb	r2, [r7, #15]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	b2ca      	uxtb	r2, r1
 8001a10:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8001a12:	7bbb      	ldrb	r3, [r7, #14]
 8001a14:	461a      	mov	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1e1      	bne.n	80019e8 <ParseIP+0x10>
  }
}
 8001a24:	bf00      	nop
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	3302      	adds	r3, #2
 8001a42:	4934      	ldr	r1, [pc, #208]	@ (8001b14 <AT_ParseInfo+0xe4>)
 8001a44:	4618      	mov	r0, r3
 8001a46:	f009 f957 	bl	800acf8 <strtok>
 8001a4a:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8001a4c:	e05a      	b.n	8001b04 <AT_ParseInfo+0xd4>
    switch (num++) {
 8001a4e:	7afb      	ldrb	r3, [r7, #11]
 8001a50:	1c5a      	adds	r2, r3, #1
 8001a52:	72fa      	strb	r2, [r7, #11]
 8001a54:	2b06      	cmp	r3, #6
 8001a56:	d84f      	bhi.n	8001af8 <AT_ParseInfo+0xc8>
 8001a58:	a201      	add	r2, pc, #4	@ (adr r2, 8001a60 <AT_ParseInfo+0x30>)
 8001a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a5e:	bf00      	nop
 8001a60:	08001a7d 	.word	0x08001a7d
 8001a64:	08001a8b 	.word	0x08001a8b
 8001a68:	08001a9b 	.word	0x08001a9b
 8001a6c:	08001aab 	.word	0x08001aab
 8001a70:	08001abb 	.word	0x08001abb
 8001a74:	08001acb 	.word	0x08001acb
 8001a78:	08001adf 	.word	0x08001adf
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2220      	movs	r2, #32
 8001a80:	68f9      	ldr	r1, [r7, #12]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f009 f924 	bl	800acd0 <strncpy>
      break;
 8001a88:	e037      	b.n	8001afa <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	3320      	adds	r3, #32
 8001a8e:	2218      	movs	r2, #24
 8001a90:	68f9      	ldr	r1, [r7, #12]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f009 f91c 	bl	800acd0 <strncpy>
      break;
 8001a98:	e02f      	b.n	8001afa <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	3338      	adds	r3, #56	@ 0x38
 8001a9e:	2210      	movs	r2, #16
 8001aa0:	68f9      	ldr	r1, [r7, #12]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f009 f914 	bl	800acd0 <strncpy>
      break;
 8001aa8:	e027      	b.n	8001afa <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	3348      	adds	r3, #72	@ 0x48
 8001aae:	2210      	movs	r2, #16
 8001ab0:	68f9      	ldr	r1, [r7, #12]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f009 f90c 	bl	800acd0 <strncpy>
      break;
 8001ab8:	e01f      	b.n	8001afa <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	3358      	adds	r3, #88	@ 0x58
 8001abe:	2210      	movs	r2, #16
 8001ac0:	68f9      	ldr	r1, [r7, #12]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f009 f904 	bl	800acd0 <strncpy>
      break;
 8001ac8:	e017      	b.n	8001afa <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8001aca:	2100      	movs	r1, #0
 8001acc:	68f8      	ldr	r0, [r7, #12]
 8001ace:	f7ff ff14 	bl	80018fa <ParseNumber>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8001adc:	e00d      	b.n	8001afa <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8001ade:	490e      	ldr	r1, [pc, #56]	@ (8001b18 <AT_ParseInfo+0xe8>)
 8001ae0:	68f8      	ldr	r0, [r7, #12]
 8001ae2:	f009 f909 	bl	800acf8 <strtok>
 8001ae6:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3368      	adds	r3, #104	@ 0x68
 8001aec:	2220      	movs	r2, #32
 8001aee:	68f9      	ldr	r1, [r7, #12]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f009 f8ed 	bl	800acd0 <strncpy>
      break;
 8001af6:	e000      	b.n	8001afa <AT_ParseInfo+0xca>

    default: break;
 8001af8:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001afa:	4906      	ldr	r1, [pc, #24]	@ (8001b14 <AT_ParseInfo+0xe4>)
 8001afc:	2000      	movs	r0, #0
 8001afe:	f009 f8fb 	bl	800acf8 <strtok>
 8001b02:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1a1      	bne.n	8001a4e <AT_ParseInfo+0x1e>
  }
}
 8001b0a:	bf00      	nop
 8001b0c:	bf00      	nop
 8001b0e:	3710      	adds	r7, #16
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	0800bf88 	.word	0x0800bf88
 8001b18:	0800bf8c 	.word	0x0800bf8c

08001b1c <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8001b26:	2300      	movs	r3, #0
 8001b28:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3302      	adds	r3, #2
 8001b2e:	4952      	ldr	r1, [pc, #328]	@ (8001c78 <AT_ParseConnSettings+0x15c>)
 8001b30:	4618      	mov	r0, r3
 8001b32:	f009 f8e1 	bl	800acf8 <strtok>
 8001b36:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8001b38:	e095      	b.n	8001c66 <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
 8001b3c:	1c5a      	adds	r2, r3, #1
 8001b3e:	73fa      	strb	r2, [r7, #15]
 8001b40:	2b0b      	cmp	r3, #11
 8001b42:	d87f      	bhi.n	8001c44 <AT_ParseConnSettings+0x128>
 8001b44:	a201      	add	r2, pc, #4	@ (adr r2, 8001b4c <AT_ParseConnSettings+0x30>)
 8001b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b4a:	bf00      	nop
 8001b4c:	08001b7d 	.word	0x08001b7d
 8001b50:	08001b8b 	.word	0x08001b8b
 8001b54:	08001b9b 	.word	0x08001b9b
 8001b58:	08001baf 	.word	0x08001baf
 8001b5c:	08001bc3 	.word	0x08001bc3
 8001b60:	08001bd7 	.word	0x08001bd7
 8001b64:	08001be5 	.word	0x08001be5
 8001b68:	08001bf3 	.word	0x08001bf3
 8001b6c:	08001c01 	.word	0x08001c01
 8001b70:	08001c0f 	.word	0x08001c0f
 8001b74:	08001c1d 	.word	0x08001c1d
 8001b78:	08001c31 	.word	0x08001c31
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	2221      	movs	r2, #33	@ 0x21
 8001b80:	68b9      	ldr	r1, [r7, #8]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f009 f8a4 	bl	800acd0 <strncpy>
      break;
 8001b88:	e05d      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	3321      	adds	r3, #33	@ 0x21
 8001b8e:	2221      	movs	r2, #33	@ 0x21
 8001b90:	68b9      	ldr	r1, [r7, #8]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f009 f89c 	bl	800acd0 <strncpy>
      break;
 8001b98:	e055      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	68b8      	ldr	r0, [r7, #8]
 8001b9e:	f7ff feac 	bl	80018fa <ParseNumber>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	b2da      	uxtb	r2, r3
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8001bac:	e04b      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8001bae:	2100      	movs	r1, #0
 8001bb0:	68b8      	ldr	r0, [r7, #8]
 8001bb2:	f7ff fea2 	bl	80018fa <ParseNumber>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8001bc0:	e041      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	68b8      	ldr	r0, [r7, #8]
 8001bc6:	f7ff fe98 	bl	80018fa <ParseNumber>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8001bd4:	e037      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	3348      	adds	r3, #72	@ 0x48
 8001bda:	4619      	mov	r1, r3
 8001bdc:	68b8      	ldr	r0, [r7, #8]
 8001bde:	f7ff fefb 	bl	80019d8 <ParseIP>
      break;
 8001be2:	e030      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	334c      	adds	r3, #76	@ 0x4c
 8001be8:	4619      	mov	r1, r3
 8001bea:	68b8      	ldr	r0, [r7, #8]
 8001bec:	f7ff fef4 	bl	80019d8 <ParseIP>
      break;
 8001bf0:	e029      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	3350      	adds	r3, #80	@ 0x50
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	68b8      	ldr	r0, [r7, #8]
 8001bfa:	f7ff feed 	bl	80019d8 <ParseIP>
      break;
 8001bfe:	e022      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	3354      	adds	r3, #84	@ 0x54
 8001c04:	4619      	mov	r1, r3
 8001c06:	68b8      	ldr	r0, [r7, #8]
 8001c08:	f7ff fee6 	bl	80019d8 <ParseIP>
      break;
 8001c0c:	e01b      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	3358      	adds	r3, #88	@ 0x58
 8001c12:	4619      	mov	r1, r3
 8001c14:	68b8      	ldr	r0, [r7, #8]
 8001c16:	f7ff fedf 	bl	80019d8 <ParseIP>
      break;
 8001c1a:	e014      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	68b8      	ldr	r0, [r7, #8]
 8001c20:	f7ff fe6b 	bl	80018fa <ParseNumber>
 8001c24:	4603      	mov	r3, r0
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 8001c2e:	e00a      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8001c30:	2100      	movs	r1, #0
 8001c32:	68b8      	ldr	r0, [r7, #8]
 8001c34:	f7ff fe61 	bl	80018fa <ParseNumber>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 8001c42:	e000      	b.n	8001c46 <AT_ParseConnSettings+0x12a>

    default:
      break;
 8001c44:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001c46:	490c      	ldr	r1, [pc, #48]	@ (8001c78 <AT_ParseConnSettings+0x15c>)
 8001c48:	2000      	movs	r0, #0
 8001c4a:	f009 f855 	bl	800acf8 <strtok>
 8001c4e:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d007      	beq.n	8001c66 <AT_ParseConnSettings+0x14a>
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b2c      	cmp	r3, #44	@ 0x2c
 8001c5e:	d102      	bne.n	8001c66 <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8001c60:	7bfb      	ldrb	r3, [r7, #15]
 8001c62:	3301      	adds	r3, #1
 8001c64:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	f47f af66 	bne.w	8001b3a <AT_ParseConnSettings+0x1e>
    }
  }
}
 8001c6e:	bf00      	nop
 8001c70:	bf00      	nop
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	0800bf88 	.word	0x0800bf88

08001c7c <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	3302      	adds	r3, #2
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b31      	cmp	r3, #49	@ 0x31
 8001c8e:	bf0c      	ite	eq
 8001c90:	2301      	moveq	r3, #1
 8001c92:	2300      	movne	r3, #0
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	461a      	mov	r2, r3
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	701a      	strb	r2, [r3, #0]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8001ca8:	b590      	push	{r4, r7, lr}
 8001caa:	b087      	sub	sp, #28
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8001cc2:	68b8      	ldr	r0, [r7, #8]
 8001cc4:	f7fe fa84 	bl	80001d0 <strlen>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	b299      	uxth	r1, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68b8      	ldr	r0, [r7, #8]
 8001cd6:	47a0      	blx	r4
 8001cd8:	4603      	mov	r3, r0
 8001cda:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	dd3e      	ble.n	8001d60 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8001cee:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	4798      	blx	r3
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8001cfa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	dd27      	ble.n	8001d52 <AT_ExecuteCommand+0xaa>
 8001d02:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d06:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8001d0a:	dc22      	bgt.n	8001d52 <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8001d0c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d10:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8001d14:	d105      	bne.n	8001d22 <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8001d16:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8001d22:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 8001d2e:	490f      	ldr	r1, [pc, #60]	@ (8001d6c <AT_ExecuteCommand+0xc4>)
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f009 f83d 	bl	800adb0 <strstr>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	e010      	b.n	8001d62 <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001d40:	490b      	ldr	r1, [pc, #44]	@ (8001d70 <AT_ExecuteCommand+0xc8>)
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f009 f834 	bl	800adb0 <strstr>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001d4e:	2305      	movs	r3, #5
 8001d50:	e007      	b.n	8001d62 <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8001d52:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d56:	f113 0f04 	cmn.w	r3, #4
 8001d5a:	d101      	bne.n	8001d60 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8001d5c:	2306      	movs	r3, #6
 8001d5e:	e000      	b.n	8001d62 <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8001d60:	2304      	movs	r3, #4
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	371c      	adds	r7, #28
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd90      	pop	{r4, r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	0800bf9c 	.word	0x0800bf9c
 8001d70:	0800bfa8 	.word	0x0800bfa8

08001d74 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d86:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001d90:	2000      	movs	r0, #0
 8001d92:	4798      	blx	r3
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d113      	bne.n	8001dc2 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001da0:	461a      	mov	r2, r3
 8001da2:	490a      	ldr	r1, [pc, #40]	@ (8001dcc <ES_WIFI_Init+0x58>)
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff ff7f 	bl	8001ca8 <AT_ExecuteCommand>
 8001daa:	4603      	mov	r3, r0
 8001dac:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8001dae:	7bfb      	ldrb	r3, [r7, #15]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d106      	bne.n	8001dc2 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001dba:	4619      	mov	r1, r3
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f7ff fe37 	bl	8001a30 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	0800bfb8 	.word	0x0800bfb8

08001dd0 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
 8001ddc:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00b      	beq.n	8001dfc <ES_WIFI_RegisterBusIO+0x2c>
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d008      	beq.n	8001dfc <ES_WIFI_RegisterBusIO+0x2c>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <ES_WIFI_RegisterBusIO+0x2c>
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d002      	beq.n	8001dfc <ES_WIFI_RegisterBusIO+0x2c>
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d101      	bne.n	8001e00 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	e014      	b.n	8001e2a <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	69fa      	ldr	r2, [r7, #28]
 8001e1c:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
 8001e44:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	4932      	ldr	r1, [pc, #200]	@ (8001f18 <ES_WIFI_Connect+0xe0>)
 8001e50:	4618      	mov	r0, r3
 8001e52:	f008 fe3b 	bl	800aacc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e62:	461a      	mov	r2, r3
 8001e64:	68f8      	ldr	r0, [r7, #12]
 8001e66:	f7ff ff1f 	bl	8001ca8 <AT_ExecuteCommand>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8001e6e:	7dfb      	ldrb	r3, [r7, #23]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d14b      	bne.n	8001f0c <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	4927      	ldr	r1, [pc, #156]	@ (8001f1c <ES_WIFI_Connect+0xe4>)
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f008 fe24 	bl	800aacc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e90:	461a      	mov	r2, r3
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f7ff ff08 	bl	8001ca8 <AT_ExecuteCommand>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8001e9c:	7dfb      	ldrb	r3, [r7, #23]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d134      	bne.n	8001f0c <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	78fa      	ldrb	r2, [r7, #3]
 8001ea6:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001eb0:	78fa      	ldrb	r2, [r7, #3]
 8001eb2:	491b      	ldr	r1, [pc, #108]	@ (8001f20 <ES_WIFI_Connect+0xe8>)
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f008 fe09 	bl	800aacc <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f7ff feed 	bl	8001ca8 <AT_ExecuteCommand>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8001ed2:	7dfb      	ldrb	r3, [r7, #23]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d119      	bne.n	8001f0c <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001ede:	4911      	ldr	r1, [pc, #68]	@ (8001f24 <ES_WIFI_Connect+0xec>)
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f008 fdf3 	bl	800aacc <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f7ff fed7 	bl	8001ca8 <AT_ExecuteCommand>
 8001efa:	4603      	mov	r3, r0
 8001efc:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8001efe:	7dfb      	ldrb	r3, [r7, #23]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d103      	bne.n	8001f0c <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	0800bfd0 	.word	0x0800bfd0
 8001f1c:	0800bfd8 	.word	0x0800bfd8
 8001f20:	0800bfe0 	.word	0x0800bfe0
 8001f24:	0800bfe8 	.word	0x0800bfe8

08001f28 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f36:	4911      	ldr	r1, [pc, #68]	@ (8001f7c <ES_WIFI_IsConnected+0x54>)
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f008 fdc7 	bl	800aacc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f7ff feab 	bl	8001ca8 <AT_ExecuteCommand>
 8001f52:	4603      	mov	r3, r0
 8001f54:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d108      	bne.n	8001f6e <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	33d2      	adds	r3, #210	@ 0xd2
 8001f66:	4619      	mov	r1, r3
 8001f68:	4610      	mov	r0, r2
 8001f6a:	f7ff fe87 	bl	8001c7c <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	0800bfec 	.word	0x0800bfec

08001f80 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f8e:	4910      	ldr	r1, [pc, #64]	@ (8001fd0 <ES_WIFI_GetNetworkSettings+0x50>)
 8001f90:	4618      	mov	r0, r3
 8001f92:	f008 fd9b 	bl	800aacc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff fe7f 	bl	8001ca8 <AT_ExecuteCommand>
 8001faa:	4603      	mov	r3, r0
 8001fac:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d108      	bne.n	8001fc6 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	338d      	adds	r3, #141	@ 0x8d
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	f7ff fdab 	bl	8001b1c <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	0800bff4 	.word	0x0800bff4

08001fd4 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fe4:	4912      	ldr	r1, [pc, #72]	@ (8002030 <ES_WIFI_GetMACAddress+0x5c>)
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f008 fd70 	bl	800aacc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7ff fe54 	bl	8001ca8 <AT_ExecuteCommand>
 8002000:	4603      	mov	r3, r0
 8002002:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002004:	7bfb      	ldrb	r3, [r7, #15]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d10c      	bne.n	8002024 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002010:	3302      	adds	r3, #2
 8002012:	4908      	ldr	r1, [pc, #32]	@ (8002034 <ES_WIFI_GetMACAddress+0x60>)
 8002014:	4618      	mov	r0, r3
 8002016:	f008 fe6f 	bl	800acf8 <strtok>
 800201a:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 800201c:	6839      	ldr	r1, [r7, #0]
 800201e:	68b8      	ldr	r0, [r7, #8]
 8002020:	f7ff fcaf 	bl	8001982 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8002024:	7bfb      	ldrb	r3, [r7, #15]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	0800c044 	.word	0x0800c044
 8002034:	0800c048 	.word	0x0800c048

08002038 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08c      	sub	sp, #48	@ 0x30
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8002040:	4b57      	ldr	r3, [pc, #348]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002044:	4a56      	ldr	r2, [pc, #344]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 8002046:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800204a:	6593      	str	r3, [r2, #88]	@ 0x58
 800204c:	4b54      	ldr	r3, [pc, #336]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 800204e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002050:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002054:	61bb      	str	r3, [r7, #24]
 8002056:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002058:	4b51      	ldr	r3, [pc, #324]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 800205a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205c:	4a50      	ldr	r2, [pc, #320]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 800205e:	f043 0302 	orr.w	r3, r3, #2
 8002062:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002064:	4b4e      	ldr	r3, [pc, #312]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 8002066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	617b      	str	r3, [r7, #20]
 800206e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002070:	4b4b      	ldr	r3, [pc, #300]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 8002072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002074:	4a4a      	ldr	r2, [pc, #296]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 8002076:	f043 0304 	orr.w	r3, r3, #4
 800207a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800207c:	4b48      	ldr	r3, [pc, #288]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 800207e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002088:	4b45      	ldr	r3, [pc, #276]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 800208a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208c:	4a44      	ldr	r2, [pc, #272]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 800208e:	f043 0310 	orr.w	r3, r3, #16
 8002092:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002094:	4b42      	ldr	r3, [pc, #264]	@ (80021a0 <SPI_WIFI_MspInit+0x168>)
 8002096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 80020a0:	2200      	movs	r2, #0
 80020a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020a6:	483f      	ldr	r0, [pc, #252]	@ (80021a4 <SPI_WIFI_MspInit+0x16c>)
 80020a8:	f001 f94e 	bl	8003348 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 80020ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020b0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80020b2:	2301      	movs	r3, #1
 80020b4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80020ba:	2300      	movs	r3, #0
 80020bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 80020be:	f107 031c 	add.w	r3, r7, #28
 80020c2:	4619      	mov	r1, r3
 80020c4:	4837      	ldr	r0, [pc, #220]	@ (80021a4 <SPI_WIFI_MspInit+0x16c>)
 80020c6:	f000 fe89 	bl	8002ddc <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 80020ca:	2302      	movs	r3, #2
 80020cc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 80020ce:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80020d2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80020d4:	2300      	movs	r3, #0
 80020d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80020d8:	2300      	movs	r3, #0
 80020da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80020dc:	f107 031c 	add.w	r3, r7, #28
 80020e0:	4619      	mov	r1, r3
 80020e2:	4831      	ldr	r0, [pc, #196]	@ (80021a8 <SPI_WIFI_MspInit+0x170>)
 80020e4:	f000 fe7a 	bl	8002ddc <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 80020e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020ec:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80020ee:	2301      	movs	r3, #1
 80020f0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80020f6:	2300      	movs	r3, #0
 80020f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 80020fa:	2300      	movs	r3, #0
 80020fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80020fe:	f107 031c 	add.w	r3, r7, #28
 8002102:	4619      	mov	r1, r3
 8002104:	4828      	ldr	r0, [pc, #160]	@ (80021a8 <SPI_WIFI_MspInit+0x170>)
 8002106:	f000 fe69 	bl	8002ddc <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 800210a:	2201      	movs	r2, #1
 800210c:	2101      	movs	r1, #1
 800210e:	4826      	ldr	r0, [pc, #152]	@ (80021a8 <SPI_WIFI_MspInit+0x170>)
 8002110:	f001 f91a 	bl	8003348 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8002114:	2301      	movs	r3, #1
 8002116:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002118:	2301      	movs	r3, #1
 800211a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002120:	2301      	movs	r3, #1
 8002122:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8002124:	f107 031c 	add.w	r3, r7, #28
 8002128:	4619      	mov	r1, r3
 800212a:	481f      	ldr	r0, [pc, #124]	@ (80021a8 <SPI_WIFI_MspInit+0x170>)
 800212c:	f000 fe56 	bl	8002ddc <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8002130:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002134:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800213e:	2301      	movs	r3, #1
 8002140:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002142:	2306      	movs	r3, #6
 8002144:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8002146:	f107 031c 	add.w	r3, r7, #28
 800214a:	4619      	mov	r1, r3
 800214c:	4817      	ldr	r0, [pc, #92]	@ (80021ac <SPI_WIFI_MspInit+0x174>)
 800214e:	f000 fe45 	bl	8002ddc <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8002152:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002156:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002158:	2302      	movs	r3, #2
 800215a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002160:	2301      	movs	r3, #1
 8002162:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002164:	2306      	movs	r3, #6
 8002166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8002168:	f107 031c 	add.w	r3, r7, #28
 800216c:	4619      	mov	r1, r3
 800216e:	480f      	ldr	r0, [pc, #60]	@ (80021ac <SPI_WIFI_MspInit+0x174>)
 8002170:	f000 fe34 	bl	8002ddc <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8002174:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002178:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800217a:	2302      	movs	r3, #2
 800217c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 800217e:	2301      	movs	r3, #1
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002182:	2301      	movs	r3, #1
 8002184:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002186:	2306      	movs	r3, #6
 8002188:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 800218a:	f107 031c 	add.w	r3, r7, #28
 800218e:	4619      	mov	r1, r3
 8002190:	4806      	ldr	r0, [pc, #24]	@ (80021ac <SPI_WIFI_MspInit+0x174>)
 8002192:	f000 fe23 	bl	8002ddc <HAL_GPIO_Init>
}
 8002196:	bf00      	nop
 8002198:	3730      	adds	r7, #48	@ 0x30
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000
 80021a4:	48000400 	.word	0x48000400
 80021a8:	48001000 	.word	0x48001000
 80021ac:	48000800 	.word	0x48000800

080021b0 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d145      	bne.n	8002250 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 80021c4:	4b27      	ldr	r3, [pc, #156]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021c6:	4a28      	ldr	r2, [pc, #160]	@ (8002268 <SPI_WIFI_Init+0xb8>)
 80021c8:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 80021ca:	4826      	ldr	r0, [pc, #152]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021cc:	f7ff ff34 	bl	8002038 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 80021d0:	4b24      	ldr	r3, [pc, #144]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021d2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021d6:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 80021d8:	4b22      	ldr	r3, [pc, #136]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 80021de:	4b21      	ldr	r3, [pc, #132]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021e0:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80021e4:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80021e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80021ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 80021f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021f8:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 80021fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 80021fc:	2210      	movs	r2, #16
 80021fe:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8002200:	4b18      	ldr	r3, [pc, #96]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 8002202:	2200      	movs	r2, #0
 8002204:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8002206:	4b17      	ldr	r3, [pc, #92]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 8002208:	2200      	movs	r2, #0
 800220a:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 800220c:	4b15      	ldr	r3, [pc, #84]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 800220e:	2200      	movs	r2, #0
 8002210:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8002212:	4b14      	ldr	r3, [pc, #80]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 8002214:	2200      	movs	r2, #0
 8002216:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8002218:	4812      	ldr	r0, [pc, #72]	@ (8002264 <SPI_WIFI_Init+0xb4>)
 800221a:	f002 ff69 	bl	80050f0 <HAL_SPI_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d002      	beq.n	800222a <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8002224:	f04f 33ff 	mov.w	r3, #4294967295
 8002228:	e018      	b.n	800225c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 800222a:	2200      	movs	r2, #0
 800222c:	2105      	movs	r1, #5
 800222e:	2007      	movs	r0, #7
 8002230:	f000 fc4e 	bl	8002ad0 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8002234:	2007      	movs	r0, #7
 8002236:	f000 fc67 	bl	8002b08 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2105      	movs	r1, #5
 800223e:	2033      	movs	r0, #51	@ 0x33
 8002240:	f000 fc46 	bl	8002ad0 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8002244:	2033      	movs	r0, #51	@ 0x33
 8002246:	f000 fc5f 	bl	8002b08 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 800224a:	200a      	movs	r0, #10
 800224c:	f000 f9fe 	bl	800264c <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8002250:	f000 f80c 	bl	800226c <SPI_WIFI_ResetModule>
 8002254:	4603      	mov	r3, r0
 8002256:	73fb      	strb	r3, [r7, #15]

  return rc;
 8002258:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	2000080c 	.word	0x2000080c
 8002268:	40003c00 	.word	0x40003c00

0800226c <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8002272:	f000 fb21 	bl	80028b8 <HAL_GetTick>
 8002276:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 800227c:	2200      	movs	r2, #0
 800227e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002282:	4830      	ldr	r0, [pc, #192]	@ (8002344 <SPI_WIFI_ResetModule+0xd8>)
 8002284:	f001 f860 	bl	8003348 <HAL_GPIO_WritePin>
 8002288:	200a      	movs	r0, #10
 800228a:	f000 fb21 	bl	80028d0 <HAL_Delay>
 800228e:	2201      	movs	r2, #1
 8002290:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002294:	482b      	ldr	r0, [pc, #172]	@ (8002344 <SPI_WIFI_ResetModule+0xd8>)
 8002296:	f001 f857 	bl	8003348 <HAL_GPIO_WritePin>
 800229a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800229e:	f000 fb17 	bl	80028d0 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 80022a2:	2200      	movs	r2, #0
 80022a4:	2101      	movs	r1, #1
 80022a6:	4827      	ldr	r0, [pc, #156]	@ (8002344 <SPI_WIFI_ResetModule+0xd8>)
 80022a8:	f001 f84e 	bl	8003348 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80022ac:	200f      	movs	r0, #15
 80022ae:	f000 f9cd 	bl	800264c <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 80022b2:	e020      	b.n	80022f6 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	463a      	mov	r2, r7
 80022b8:	18d1      	adds	r1, r2, r3
 80022ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80022be:	2201      	movs	r2, #1
 80022c0:	4821      	ldr	r0, [pc, #132]	@ (8002348 <SPI_WIFI_ResetModule+0xdc>)
 80022c2:	f002 ffe0 	bl	8005286 <HAL_SPI_Receive>
 80022c6:	4603      	mov	r3, r0
 80022c8:	71fb      	strb	r3, [r7, #7]
    count += 2;
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	3302      	adds	r3, #2
 80022ce:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80022d0:	f000 faf2 	bl	80028b8 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022de:	d202      	bcs.n	80022e6 <SPI_WIFI_ResetModule+0x7a>
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d007      	beq.n	80022f6 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 80022e6:	2201      	movs	r2, #1
 80022e8:	2101      	movs	r1, #1
 80022ea:	4816      	ldr	r0, [pc, #88]	@ (8002344 <SPI_WIFI_ResetModule+0xd8>)
 80022ec:	f001 f82c 	bl	8003348 <HAL_GPIO_WritePin>
      return -1;
 80022f0:	f04f 33ff 	mov.w	r3, #4294967295
 80022f4:	e021      	b.n	800233a <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 80022f6:	2102      	movs	r1, #2
 80022f8:	4812      	ldr	r0, [pc, #72]	@ (8002344 <SPI_WIFI_ResetModule+0xd8>)
 80022fa:	f001 f80d 	bl	8003318 <HAL_GPIO_ReadPin>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b01      	cmp	r3, #1
 8002302:	d0d7      	beq.n	80022b4 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8002304:	2201      	movs	r2, #1
 8002306:	2101      	movs	r1, #1
 8002308:	480e      	ldr	r0, [pc, #56]	@ (8002344 <SPI_WIFI_ResetModule+0xd8>)
 800230a:	f001 f81d 	bl	8003348 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800230e:	783b      	ldrb	r3, [r7, #0]
 8002310:	2b15      	cmp	r3, #21
 8002312:	d10e      	bne.n	8002332 <SPI_WIFI_ResetModule+0xc6>
 8002314:	787b      	ldrb	r3, [r7, #1]
 8002316:	2b15      	cmp	r3, #21
 8002318:	d10b      	bne.n	8002332 <SPI_WIFI_ResetModule+0xc6>
 800231a:	78bb      	ldrb	r3, [r7, #2]
 800231c:	2b0d      	cmp	r3, #13
 800231e:	d108      	bne.n	8002332 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8002320:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8002322:	2b0a      	cmp	r3, #10
 8002324:	d105      	bne.n	8002332 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8002326:	793b      	ldrb	r3, [r7, #4]
 8002328:	2b3e      	cmp	r3, #62	@ 0x3e
 800232a:	d102      	bne.n	8002332 <SPI_WIFI_ResetModule+0xc6>
 800232c:	797b      	ldrb	r3, [r7, #5]
 800232e:	2b20      	cmp	r3, #32
 8002330:	d002      	beq.n	8002338 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8002332:	f04f 33ff 	mov.w	r3, #4294967295
 8002336:	e000      	b.n	800233a <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	48001000 	.word	0x48001000
 8002348:	2000080c 	.word	0x2000080c

0800234c <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8002350:	4802      	ldr	r0, [pc, #8]	@ (800235c <SPI_WIFI_DeInit+0x10>)
 8002352:	f002 ff70 	bl	8005236 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	bd80      	pop	{r7, pc}
 800235c:	2000080c 	.word	0x2000080c

08002360 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8002368:	f000 faa6 	bl	80028b8 <HAL_GetTick>
 800236c:	4603      	mov	r3, r0
 800236e:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8002370:	e00a      	b.n	8002388 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002372:	f000 faa1 	bl	80028b8 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	1ad2      	subs	r2, r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	429a      	cmp	r2, r3
 8002380:	d902      	bls.n	8002388 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8002382:	f04f 33ff 	mov.w	r3, #4294967295
 8002386:	e007      	b.n	8002398 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8002388:	2102      	movs	r1, #2
 800238a:	4805      	ldr	r0, [pc, #20]	@ (80023a0 <wait_cmddata_rdy_high+0x40>)
 800238c:	f000 ffc4 	bl	8003318 <HAL_GPIO_ReadPin>
 8002390:	4603      	mov	r3, r0
 8002392:	2b01      	cmp	r3, #1
 8002394:	d1ed      	bne.n	8002372 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	48001000 	.word	0x48001000

080023a4 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80023ac:	f000 fa84 	bl	80028b8 <HAL_GetTick>
 80023b0:	4603      	mov	r3, r0
 80023b2:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 80023b4:	e00a      	b.n	80023cc <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80023b6:	f000 fa7f 	bl	80028b8 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	1ad2      	subs	r2, r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d902      	bls.n	80023cc <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 80023c6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ca:	e004      	b.n	80023d6 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 80023cc:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <wait_cmddata_rdy_rising_event+0x3c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d0f0      	beq.n	80023b6 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 80023d4:	2300      	movs	r3, #0
#endif
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000878 	.word	0x20000878

080023e4 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80023ec:	f000 fa64 	bl	80028b8 <HAL_GetTick>
 80023f0:	4603      	mov	r3, r0
 80023f2:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 80023f4:	e00a      	b.n	800240c <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80023f6:	f000 fa5f 	bl	80028b8 <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	1ad2      	subs	r2, r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	429a      	cmp	r2, r3
 8002404:	d902      	bls.n	800240c <wait_spi_rx_event+0x28>
    {
      return -1;
 8002406:	f04f 33ff 	mov.w	r3, #4294967295
 800240a:	e004      	b.n	8002416 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 800240c:	4b04      	ldr	r3, [pc, #16]	@ (8002420 <wait_spi_rx_event+0x3c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d0f0      	beq.n	80023f6 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8002414:	2300      	movs	r3, #0
#endif
}
 8002416:	4618      	mov	r0, r3
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000870 	.word	0x20000870

08002424 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800242c:	f000 fa44 	bl	80028b8 <HAL_GetTick>
 8002430:	4603      	mov	r3, r0
 8002432:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8002434:	e00a      	b.n	800244c <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002436:	f000 fa3f 	bl	80028b8 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	1ad2      	subs	r2, r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	429a      	cmp	r2, r3
 8002444:	d902      	bls.n	800244c <wait_spi_tx_event+0x28>
    {
      return -1;
 8002446:	f04f 33ff 	mov.w	r3, #4294967295
 800244a:	e004      	b.n	8002456 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 800244c:	4b04      	ldr	r3, [pc, #16]	@ (8002460 <wait_spi_tx_event+0x3c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d0f0      	beq.n	8002436 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8002454:	2300      	movs	r3, #0
#endif
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000874 	.word	0x20000874

08002464 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	460b      	mov	r3, r1
 800246e:	607a      	str	r2, [r7, #4]
 8002470:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8002472:	2300      	movs	r3, #0
 8002474:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8002476:	2201      	movs	r2, #1
 8002478:	2101      	movs	r1, #1
 800247a:	4834      	ldr	r0, [pc, #208]	@ (800254c <SPI_WIFI_ReceiveData+0xe8>)
 800247c:	f000 ff64 	bl	8003348 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8002480:	2003      	movs	r0, #3
 8002482:	f000 f8e3 	bl	800264c <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ff8b 	bl	80023a4 <wait_cmddata_rdy_rising_event>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	da02      	bge.n	800249a <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8002494:	f06f 0302 	mvn.w	r3, #2
 8002498:	e054      	b.n	8002544 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800249a:	2200      	movs	r2, #0
 800249c:	2101      	movs	r1, #1
 800249e:	482b      	ldr	r0, [pc, #172]	@ (800254c <SPI_WIFI_ReceiveData+0xe8>)
 80024a0:	f000 ff52 	bl	8003348 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80024a4:	200f      	movs	r0, #15
 80024a6:	f000 f8d1 	bl	800264c <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 80024aa:	e03d      	b.n	8002528 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 80024ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80024b0:	897b      	ldrh	r3, [r7, #10]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	db02      	blt.n	80024bc <SPI_WIFI_ReceiveData+0x58>
 80024b6:	897b      	ldrh	r3, [r7, #10]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d13c      	bne.n	8002536 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 80024bc:	4b24      	ldr	r3, [pc, #144]	@ (8002550 <SPI_WIFI_ReceiveData+0xec>)
 80024be:	2201      	movs	r2, #1
 80024c0:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 80024c2:	f107 0314 	add.w	r3, r7, #20
 80024c6:	2201      	movs	r2, #1
 80024c8:	4619      	mov	r1, r3
 80024ca:	4822      	ldr	r0, [pc, #136]	@ (8002554 <SPI_WIFI_ReceiveData+0xf0>)
 80024cc:	f003 faba 	bl	8005a44 <HAL_SPI_Receive_IT>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d007      	beq.n	80024e6 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 80024d6:	2201      	movs	r2, #1
 80024d8:	2101      	movs	r1, #1
 80024da:	481c      	ldr	r0, [pc, #112]	@ (800254c <SPI_WIFI_ReceiveData+0xe8>)
 80024dc:	f000 ff34 	bl	8003348 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295
 80024e4:	e02e      	b.n	8002544 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff7b 	bl	80023e4 <wait_spi_rx_event>

      pData[0] = tmp[0];
 80024ee:	7d3a      	ldrb	r2, [r7, #20]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	3301      	adds	r3, #1
 80024f8:	7d7a      	ldrb	r2, [r7, #21]
 80024fa:	701a      	strb	r2, [r3, #0]
      length += 2;
 80024fc:	8afb      	ldrh	r3, [r7, #22]
 80024fe:	3302      	adds	r3, #2
 8002500:	b29b      	uxth	r3, r3
 8002502:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	3302      	adds	r3, #2
 8002508:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 800250a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800250e:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002512:	db09      	blt.n	8002528 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8002514:	2201      	movs	r2, #1
 8002516:	2101      	movs	r1, #1
 8002518:	480c      	ldr	r0, [pc, #48]	@ (800254c <SPI_WIFI_ReceiveData+0xe8>)
 800251a:	f000 ff15 	bl	8003348 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800251e:	f7ff fea5 	bl	800226c <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8002522:	f06f 0303 	mvn.w	r3, #3
 8002526:	e00d      	b.n	8002544 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8002528:	2102      	movs	r1, #2
 800252a:	4808      	ldr	r0, [pc, #32]	@ (800254c <SPI_WIFI_ReceiveData+0xe8>)
 800252c:	f000 fef4 	bl	8003318 <HAL_GPIO_ReadPin>
 8002530:	4603      	mov	r3, r0
 8002532:	2b01      	cmp	r3, #1
 8002534:	d0ba      	beq.n	80024ac <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8002536:	2201      	movs	r2, #1
 8002538:	2101      	movs	r1, #1
 800253a:	4804      	ldr	r0, [pc, #16]	@ (800254c <SPI_WIFI_ReceiveData+0xe8>)
 800253c:	f000 ff04 	bl	8003348 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8002540:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8002544:	4618      	mov	r0, r3
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	48001000 	.word	0x48001000
 8002550:	20000870 	.word	0x20000870
 8002554:	2000080c 	.word	0x2000080c

08002558 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	460b      	mov	r3, r1
 8002562:	607a      	str	r2, [r7, #4]
 8002564:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff fef9 	bl	8002360 <wait_cmddata_rdy_high>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	da02      	bge.n	800257a <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8002574:	f04f 33ff 	mov.w	r3, #4294967295
 8002578:	e04f      	b.n	800261a <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 800257a:	4b2a      	ldr	r3, [pc, #168]	@ (8002624 <SPI_WIFI_SendData+0xcc>)
 800257c:	2201      	movs	r2, #1
 800257e:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002580:	2200      	movs	r2, #0
 8002582:	2101      	movs	r1, #1
 8002584:	4828      	ldr	r0, [pc, #160]	@ (8002628 <SPI_WIFI_SendData+0xd0>)
 8002586:	f000 fedf 	bl	8003348 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800258a:	200f      	movs	r0, #15
 800258c:	f000 f85e 	bl	800264c <SPI_WIFI_DelayUs>
  if (len > 1)
 8002590:	897b      	ldrh	r3, [r7, #10]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d919      	bls.n	80025ca <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8002596:	4b25      	ldr	r3, [pc, #148]	@ (800262c <SPI_WIFI_SendData+0xd4>)
 8002598:	2201      	movs	r2, #1
 800259a:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 800259c:	897b      	ldrh	r3, [r7, #10]
 800259e:	085b      	lsrs	r3, r3, #1
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	461a      	mov	r2, r3
 80025a4:	68f9      	ldr	r1, [r7, #12]
 80025a6:	4822      	ldr	r0, [pc, #136]	@ (8002630 <SPI_WIFI_SendData+0xd8>)
 80025a8:	f003 f9c4 	bl	8005934 <HAL_SPI_Transmit_IT>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d007      	beq.n	80025c2 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 80025b2:	2201      	movs	r2, #1
 80025b4:	2101      	movs	r1, #1
 80025b6:	481c      	ldr	r0, [pc, #112]	@ (8002628 <SPI_WIFI_SendData+0xd0>)
 80025b8:	f000 fec6 	bl	8003348 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80025bc:	f04f 33ff 	mov.w	r3, #4294967295
 80025c0:	e02b      	b.n	800261a <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff ff2d 	bl	8002424 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 80025ca:	897b      	ldrh	r3, [r7, #10]
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d020      	beq.n	8002616 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 80025d4:	897b      	ldrh	r3, [r7, #10]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	4413      	add	r3, r2
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 80025e0:	230a      	movs	r3, #10
 80025e2:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 80025e4:	4b11      	ldr	r3, [pc, #68]	@ (800262c <SPI_WIFI_SendData+0xd4>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 80025ea:	f107 0314 	add.w	r3, r7, #20
 80025ee:	2201      	movs	r2, #1
 80025f0:	4619      	mov	r1, r3
 80025f2:	480f      	ldr	r0, [pc, #60]	@ (8002630 <SPI_WIFI_SendData+0xd8>)
 80025f4:	f003 f99e 	bl	8005934 <HAL_SPI_Transmit_IT>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d007      	beq.n	800260e <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 80025fe:	2201      	movs	r2, #1
 8002600:	2101      	movs	r1, #1
 8002602:	4809      	ldr	r0, [pc, #36]	@ (8002628 <SPI_WIFI_SendData+0xd0>)
 8002604:	f000 fea0 	bl	8003348 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002608:	f04f 33ff 	mov.w	r3, #4294967295
 800260c:	e005      	b.n	800261a <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff ff07 	bl	8002424 <wait_spi_tx_event>
    
  }
  return len;
 8002616:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3718      	adds	r7, #24
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000878 	.word	0x20000878
 8002628:	48001000 	.word	0x48001000
 800262c:	20000874 	.word	0x20000874
 8002630:	2000080c 	.word	0x2000080c

08002634 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f000 f947 	bl	80028d0 <HAL_Delay>
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8002654:	2300      	movs	r3, #0
 8002656:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 800265c:	4b20      	ldr	r3, [pc, #128]	@ (80026e0 <SPI_WIFI_DelayUs+0x94>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d122      	bne.n	80026aa <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8002664:	4b1f      	ldr	r3, [pc, #124]	@ (80026e4 <SPI_WIFI_DelayUs+0x98>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a1f      	ldr	r2, [pc, #124]	@ (80026e8 <SPI_WIFI_DelayUs+0x9c>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	099b      	lsrs	r3, r3, #6
 8002670:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800267a:	f000 f91d 	bl	80028b8 <HAL_GetTick>
 800267e:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8002680:	e002      	b.n	8002688 <SPI_WIFI_DelayUs+0x3c>
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3b01      	subs	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f9      	bne.n	8002682 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800268e:	f000 f913 	bl	80028b8 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	4a11      	ldr	r2, [pc, #68]	@ (80026e0 <SPI_WIFI_DelayUs+0x94>)
 800269a:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 800269c:	4b10      	ldr	r3, [pc, #64]	@ (80026e0 <SPI_WIFI_DelayUs+0x94>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d102      	bne.n	80026aa <SPI_WIFI_DelayUs+0x5e>
 80026a4:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <SPI_WIFI_DelayUs+0x94>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 80026aa:	4b0e      	ldr	r3, [pc, #56]	@ (80026e4 <SPI_WIFI_DelayUs+0x98>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a0f      	ldr	r2, [pc, #60]	@ (80026ec <SPI_WIFI_DelayUs+0xa0>)
 80026b0:	fba2 2303 	umull	r2, r3, r2, r3
 80026b4:	0c9a      	lsrs	r2, r3, #18
 80026b6:	4b0a      	ldr	r3, [pc, #40]	@ (80026e0 <SPI_WIFI_DelayUs+0x94>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80026be:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	fb02 f303 	mul.w	r3, r2, r3
 80026c8:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 80026ca:	e002      	b.n	80026d2 <SPI_WIFI_DelayUs+0x86>
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1f9      	bne.n	80026cc <SPI_WIFI_DelayUs+0x80>
  return;
 80026d8:	bf00      	nop
}
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	2000087c 	.word	0x2000087c
 80026e4:	20000000 	.word	0x20000000
 80026e8:	10624dd3 	.word	0x10624dd3
 80026ec:	431bde83 	.word	0x431bde83

080026f0 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 80026f8:	4b06      	ldr	r3, [pc, #24]	@ (8002714 <HAL_SPI_RxCpltCallback+0x24>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d002      	beq.n	8002706 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8002700:	4b04      	ldr	r3, [pc, #16]	@ (8002714 <HAL_SPI_RxCpltCallback+0x24>)
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
  }
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	20000870 	.word	0x20000870

08002718 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8002720:	4b06      	ldr	r3, [pc, #24]	@ (800273c <HAL_SPI_TxCpltCallback+0x24>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d002      	beq.n	800272e <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8002728:	4b04      	ldr	r3, [pc, #16]	@ (800273c <HAL_SPI_TxCpltCallback+0x24>)
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]
  }
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000874 	.word	0x20000874

08002740 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8002744:	4b05      	ldr	r3, [pc, #20]	@ (800275c <SPI_WIFI_ISR+0x1c>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d102      	bne.n	8002752 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <SPI_WIFI_ISR+0x1c>)
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
   }
}
 8002752:	bf00      	nop
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	20000878 	.word	0x20000878

08002760 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800276a:	4b0d      	ldr	r3, [pc, #52]	@ (80027a0 <WIFI_Init+0x40>)
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	4b0d      	ldr	r3, [pc, #52]	@ (80027a4 <WIFI_Init+0x44>)
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	4b0d      	ldr	r3, [pc, #52]	@ (80027a8 <WIFI_Init+0x48>)
 8002774:	4a0d      	ldr	r2, [pc, #52]	@ (80027ac <WIFI_Init+0x4c>)
 8002776:	490e      	ldr	r1, [pc, #56]	@ (80027b0 <WIFI_Init+0x50>)
 8002778:	480e      	ldr	r0, [pc, #56]	@ (80027b4 <WIFI_Init+0x54>)
 800277a:	f7ff fb29 	bl	8001dd0 <ES_WIFI_RegisterBusIO>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d107      	bne.n	8002794 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002784:	480b      	ldr	r0, [pc, #44]	@ (80027b4 <WIFI_Init+0x54>)
 8002786:	f7ff faf5 	bl	8001d74 <ES_WIFI_Init>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8002790:	2300      	movs	r3, #0
 8002792:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8002794:	79fb      	ldrb	r3, [r7, #7]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	08002465 	.word	0x08002465
 80027a4:	08002559 	.word	0x08002559
 80027a8:	08002635 	.word	0x08002635
 80027ac:	0800234d 	.word	0x0800234d
 80027b0:	080021b1 	.word	0x080021b1
 80027b4:	20000880 	.word	0x20000880

080027b8 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	4613      	mov	r3, r2
 80027c4:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	68ba      	ldr	r2, [r7, #8]
 80027ce:	68f9      	ldr	r1, [r7, #12]
 80027d0:	4809      	ldr	r0, [pc, #36]	@ (80027f8 <WIFI_Connect+0x40>)
 80027d2:	f7ff fb31 	bl	8001e38 <ES_WIFI_Connect>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d107      	bne.n	80027ec <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80027dc:	4806      	ldr	r0, [pc, #24]	@ (80027f8 <WIFI_Connect+0x40>)
 80027de:	f7ff fbcf 	bl	8001f80 <ES_WIFI_GetNetworkSettings>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 80027e8:	2300      	movs	r3, #0
 80027ea:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 80027ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3718      	adds	r7, #24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000880 	.word	0x20000880

080027fc <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8002808:	6879      	ldr	r1, [r7, #4]
 800280a:	4806      	ldr	r0, [pc, #24]	@ (8002824 <WIFI_GetMAC_Address+0x28>)
 800280c:	f7ff fbe2 	bl	8001fd4 <ES_WIFI_GetMACAddress>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800281a:	7bfb      	ldrb	r3, [r7, #15]
}
 800281c:	4618      	mov	r0, r3
 800281e:	3710      	adds	r7, #16
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20000880 	.word	0x20000880

08002828 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8002834:	4809      	ldr	r0, [pc, #36]	@ (800285c <WIFI_GetIP_Address+0x34>)
 8002836:	f7ff fb77 	bl	8001f28 <ES_WIFI_IsConnected>
 800283a:	4603      	mov	r3, r0
 800283c:	2b01      	cmp	r3, #1
 800283e:	d107      	bne.n	8002850 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8002840:	4b06      	ldr	r3, [pc, #24]	@ (800285c <WIFI_GetIP_Address+0x34>)
 8002842:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8002846:	461a      	mov	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800284c:	2300      	movs	r3, #0
 800284e:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8002850:	7bfb      	ldrb	r3, [r7, #15]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000880 	.word	0x20000880

08002860 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002866:	2300      	movs	r3, #0
 8002868:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800286a:	2003      	movs	r0, #3
 800286c:	f000 f925 	bl	8002aba <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002870:	200f      	movs	r0, #15
 8002872:	f7fe fe23 	bl	80014bc <HAL_InitTick>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d002      	beq.n	8002882 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	71fb      	strb	r3, [r7, #7]
 8002880:	e001      	b.n	8002886 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002882:	f7fe fb3f 	bl	8000f04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002886:	79fb      	ldrb	r3, [r7, #7]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002894:	4b06      	ldr	r3, [pc, #24]	@ (80028b0 <HAL_IncTick+0x20>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	4b06      	ldr	r3, [pc, #24]	@ (80028b4 <HAL_IncTick+0x24>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4413      	add	r3, r2
 80028a0:	4a04      	ldr	r2, [pc, #16]	@ (80028b4 <HAL_IncTick+0x24>)
 80028a2:	6013      	str	r3, [r2, #0]
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	20000008 	.word	0x20000008
 80028b4:	20000f28 	.word	0x20000f28

080028b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  return uwTick;
 80028bc:	4b03      	ldr	r3, [pc, #12]	@ (80028cc <HAL_GetTick+0x14>)
 80028be:	681b      	ldr	r3, [r3, #0]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	20000f28 	.word	0x20000f28

080028d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d8:	f7ff ffee 	bl	80028b8 <HAL_GetTick>
 80028dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e8:	d005      	beq.n	80028f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80028ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <HAL_Delay+0x44>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	461a      	mov	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028f6:	bf00      	nop
 80028f8:	f7ff ffde 	bl	80028b8 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	429a      	cmp	r2, r3
 8002906:	d8f7      	bhi.n	80028f8 <HAL_Delay+0x28>
  {
  }
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000008 	.word	0x20000008

08002918 <__NVIC_SetPriorityGrouping>:
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002928:	4b0c      	ldr	r3, [pc, #48]	@ (800295c <__NVIC_SetPriorityGrouping+0x44>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002934:	4013      	ands	r3, r2
 8002936:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002940:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800294a:	4a04      	ldr	r2, [pc, #16]	@ (800295c <__NVIC_SetPriorityGrouping+0x44>)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	60d3      	str	r3, [r2, #12]
}
 8002950:	bf00      	nop
 8002952:	3714      	adds	r7, #20
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	e000ed00 	.word	0xe000ed00

08002960 <__NVIC_GetPriorityGrouping>:
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002964:	4b04      	ldr	r3, [pc, #16]	@ (8002978 <__NVIC_GetPriorityGrouping+0x18>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	0a1b      	lsrs	r3, r3, #8
 800296a:	f003 0307 	and.w	r3, r3, #7
}
 800296e:	4618      	mov	r0, r3
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	e000ed00 	.word	0xe000ed00

0800297c <__NVIC_EnableIRQ>:
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298a:	2b00      	cmp	r3, #0
 800298c:	db0b      	blt.n	80029a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800298e:	79fb      	ldrb	r3, [r7, #7]
 8002990:	f003 021f 	and.w	r2, r3, #31
 8002994:	4907      	ldr	r1, [pc, #28]	@ (80029b4 <__NVIC_EnableIRQ+0x38>)
 8002996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299a:	095b      	lsrs	r3, r3, #5
 800299c:	2001      	movs	r0, #1
 800299e:	fa00 f202 	lsl.w	r2, r0, r2
 80029a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	e000e100 	.word	0xe000e100

080029b8 <__NVIC_DisableIRQ>:
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	db12      	blt.n	80029f0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029ca:	79fb      	ldrb	r3, [r7, #7]
 80029cc:	f003 021f 	and.w	r2, r3, #31
 80029d0:	490a      	ldr	r1, [pc, #40]	@ (80029fc <__NVIC_DisableIRQ+0x44>)
 80029d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d6:	095b      	lsrs	r3, r3, #5
 80029d8:	2001      	movs	r0, #1
 80029da:	fa00 f202 	lsl.w	r2, r0, r2
 80029de:	3320      	adds	r3, #32
 80029e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80029e4:	f3bf 8f4f 	dsb	sy
}
 80029e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029ea:	f3bf 8f6f 	isb	sy
}
 80029ee:	bf00      	nop
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	e000e100 	.word	0xe000e100

08002a00 <__NVIC_SetPriority>:
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	4603      	mov	r3, r0
 8002a08:	6039      	str	r1, [r7, #0]
 8002a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	db0a      	blt.n	8002a2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	b2da      	uxtb	r2, r3
 8002a18:	490c      	ldr	r1, [pc, #48]	@ (8002a4c <__NVIC_SetPriority+0x4c>)
 8002a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1e:	0112      	lsls	r2, r2, #4
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	440b      	add	r3, r1
 8002a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002a28:	e00a      	b.n	8002a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	4908      	ldr	r1, [pc, #32]	@ (8002a50 <__NVIC_SetPriority+0x50>)
 8002a30:	79fb      	ldrb	r3, [r7, #7]
 8002a32:	f003 030f 	and.w	r3, r3, #15
 8002a36:	3b04      	subs	r3, #4
 8002a38:	0112      	lsls	r2, r2, #4
 8002a3a:	b2d2      	uxtb	r2, r2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	761a      	strb	r2, [r3, #24]
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	e000e100 	.word	0xe000e100
 8002a50:	e000ed00 	.word	0xe000ed00

08002a54 <NVIC_EncodePriority>:
{
 8002a54:	b480      	push	{r7}
 8002a56:	b089      	sub	sp, #36	@ 0x24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f003 0307 	and.w	r3, r3, #7
 8002a66:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f1c3 0307 	rsb	r3, r3, #7
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	bf28      	it	cs
 8002a72:	2304      	movcs	r3, #4
 8002a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	3304      	adds	r3, #4
 8002a7a:	2b06      	cmp	r3, #6
 8002a7c:	d902      	bls.n	8002a84 <NVIC_EncodePriority+0x30>
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	3b03      	subs	r3, #3
 8002a82:	e000      	b.n	8002a86 <NVIC_EncodePriority+0x32>
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a88:	f04f 32ff 	mov.w	r2, #4294967295
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43da      	mvns	r2, r3
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	401a      	ands	r2, r3
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa6:	43d9      	mvns	r1, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aac:	4313      	orrs	r3, r2
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3724      	adds	r7, #36	@ 0x24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff ff28 	bl	8002918 <__NVIC_SetPriorityGrouping>
}
 8002ac8:	bf00      	nop
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ae2:	f7ff ff3d 	bl	8002960 <__NVIC_GetPriorityGrouping>
 8002ae6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	68b9      	ldr	r1, [r7, #8]
 8002aec:	6978      	ldr	r0, [r7, #20]
 8002aee:	f7ff ffb1 	bl	8002a54 <NVIC_EncodePriority>
 8002af2:	4602      	mov	r2, r0
 8002af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af8:	4611      	mov	r1, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff ff80 	bl	8002a00 <__NVIC_SetPriority>
}
 8002b00:	bf00      	nop
 8002b02:	3718      	adds	r7, #24
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	4603      	mov	r3, r0
 8002b10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7ff ff30 	bl	800297c <__NVIC_EnableIRQ>
}
 8002b1c:	bf00      	nop
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff ff40 	bl	80029b8 <__NVIC_DisableIRQ>
}
 8002b38:	bf00      	nop
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e0ac      	b.n	8002cac <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f000 f8b2 	bl	8002cc0 <DFSDM_GetChannelFromInstance>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	4a55      	ldr	r2, [pc, #340]	@ (8002cb4 <HAL_DFSDM_ChannelInit+0x174>)
 8002b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e09f      	b.n	8002cac <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f7fe f9f1 	bl	8000f54 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002b72:	4b51      	ldr	r3, [pc, #324]	@ (8002cb8 <HAL_DFSDM_ChannelInit+0x178>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	3301      	adds	r3, #1
 8002b78:	4a4f      	ldr	r2, [pc, #316]	@ (8002cb8 <HAL_DFSDM_ChannelInit+0x178>)
 8002b7a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002b7c:	4b4e      	ldr	r3, [pc, #312]	@ (8002cb8 <HAL_DFSDM_ChannelInit+0x178>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d125      	bne.n	8002bd0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002b84:	4b4d      	ldr	r3, [pc, #308]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a4c      	ldr	r2, [pc, #304]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002b8a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002b8e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002b90:	4b4a      	ldr	r3, [pc, #296]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	4948      	ldr	r1, [pc, #288]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002b9e:	4b47      	ldr	r3, [pc, #284]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a46      	ldr	r2, [pc, #280]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002ba4:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8002ba8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	791b      	ldrb	r3, [r3, #4]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d108      	bne.n	8002bc4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002bb2:	4b42      	ldr	r3, [pc, #264]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	041b      	lsls	r3, r3, #16
 8002bbe:	493f      	ldr	r1, [pc, #252]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a3c      	ldr	r2, [pc, #240]	@ (8002cbc <HAL_DFSDM_ChannelInit+0x17c>)
 8002bca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002bce:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8002bde:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6819      	ldr	r1, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002bee:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002bf4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 020f 	bic.w	r2, r2, #15
 8002c0c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6819      	ldr	r1, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8002c34:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6899      	ldr	r1, [r3, #8]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c44:	3b01      	subs	r3, #1
 8002c46:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f002 0207 	and.w	r2, r2, #7
 8002c60:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6859      	ldr	r1, [r3, #4]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002c74:	431a      	orrs	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c8c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 f810 	bl	8002cc0 <DFSDM_GetChannelFromInstance>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	4904      	ldr	r1, [pc, #16]	@ (8002cb4 <HAL_DFSDM_ChannelInit+0x174>)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	20000f30 	.word	0x20000f30
 8002cb8:	20000f2c 	.word	0x20000f2c
 8002cbc:	40016000 	.word	0x40016000

08002cc0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a1c      	ldr	r2, [pc, #112]	@ (8002d3c <DFSDM_GetChannelFromInstance+0x7c>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d102      	bne.n	8002cd6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	e02b      	b.n	8002d2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a19      	ldr	r2, [pc, #100]	@ (8002d40 <DFSDM_GetChannelFromInstance+0x80>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d102      	bne.n	8002ce4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	60fb      	str	r3, [r7, #12]
 8002ce2:	e024      	b.n	8002d2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a17      	ldr	r2, [pc, #92]	@ (8002d44 <DFSDM_GetChannelFromInstance+0x84>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d102      	bne.n	8002cf2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002cec:	2302      	movs	r3, #2
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	e01d      	b.n	8002d2e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a14      	ldr	r2, [pc, #80]	@ (8002d48 <DFSDM_GetChannelFromInstance+0x88>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d102      	bne.n	8002d00 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002cfa:	2304      	movs	r3, #4
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	e016      	b.n	8002d2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4a12      	ldr	r2, [pc, #72]	@ (8002d4c <DFSDM_GetChannelFromInstance+0x8c>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d102      	bne.n	8002d0e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002d08:	2305      	movs	r3, #5
 8002d0a:	60fb      	str	r3, [r7, #12]
 8002d0c:	e00f      	b.n	8002d2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a0f      	ldr	r2, [pc, #60]	@ (8002d50 <DFSDM_GetChannelFromInstance+0x90>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d102      	bne.n	8002d1c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002d16:	2306      	movs	r3, #6
 8002d18:	60fb      	str	r3, [r7, #12]
 8002d1a:	e008      	b.n	8002d2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a0d      	ldr	r2, [pc, #52]	@ (8002d54 <DFSDM_GetChannelFromInstance+0x94>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d102      	bne.n	8002d2a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002d24:	2307      	movs	r3, #7
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	e001      	b.n	8002d2e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	40016000 	.word	0x40016000
 8002d40:	40016020 	.word	0x40016020
 8002d44:	40016040 	.word	0x40016040
 8002d48:	40016080 	.word	0x40016080
 8002d4c:	400160a0 	.word	0x400160a0
 8002d50:	400160c0 	.word	0x400160c0
 8002d54:	400160e0 	.word	0x400160e0

08002d58 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d005      	beq.n	8002d7c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2204      	movs	r2, #4
 8002d74:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	73fb      	strb	r3, [r7, #15]
 8002d7a:	e029      	b.n	8002dd0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f022 0201 	bic.w	r2, r2, #1
 8002d8a:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 020e 	bic.w	r2, r2, #14
 8002d9a:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da0:	f003 021c 	and.w	r2, r3, #28
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da8:	2101      	movs	r1, #1
 8002daa:	fa01 f202 	lsl.w	r2, r1, r2
 8002dae:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	4798      	blx	r3
    }
  }
  return status;
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dea:	e17f      	b.n	80030ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	2101      	movs	r1, #1
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	fa01 f303 	lsl.w	r3, r1, r3
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f000 8171 	beq.w	80030e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d005      	beq.n	8002e1c <HAL_GPIO_Init+0x40>
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d130      	bne.n	8002e7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	2203      	movs	r2, #3
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4013      	ands	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e52:	2201      	movs	r2, #1
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	091b      	lsrs	r3, r3, #4
 8002e68:	f003 0201 	and.w	r2, r3, #1
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d118      	bne.n	8002ebc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002e90:	2201      	movs	r2, #1
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	08db      	lsrs	r3, r3, #3
 8002ea6:	f003 0201 	and.w	r2, r3, #1
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f003 0303 	and.w	r3, r3, #3
 8002ec4:	2b03      	cmp	r3, #3
 8002ec6:	d017      	beq.n	8002ef8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	4013      	ands	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	689a      	ldr	r2, [r3, #8]
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f003 0303 	and.w	r3, r3, #3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d123      	bne.n	8002f4c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	08da      	lsrs	r2, r3, #3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	3208      	adds	r2, #8
 8002f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f10:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	220f      	movs	r2, #15
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4013      	ands	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	691a      	ldr	r2, [r3, #16]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	693a      	ldr	r2, [r7, #16]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	08da      	lsrs	r2, r3, #3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	3208      	adds	r2, #8
 8002f46:	6939      	ldr	r1, [r7, #16]
 8002f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	2203      	movs	r2, #3
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	4013      	ands	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f003 0203 	and.w	r2, r3, #3
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	005b      	lsls	r3, r3, #1
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 80ac 	beq.w	80030e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f8e:	4b5f      	ldr	r3, [pc, #380]	@ (800310c <HAL_GPIO_Init+0x330>)
 8002f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f92:	4a5e      	ldr	r2, [pc, #376]	@ (800310c <HAL_GPIO_Init+0x330>)
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f9a:	4b5c      	ldr	r3, [pc, #368]	@ (800310c <HAL_GPIO_Init+0x330>)
 8002f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fa6:	4a5a      	ldr	r2, [pc, #360]	@ (8003110 <HAL_GPIO_Init+0x334>)
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	089b      	lsrs	r3, r3, #2
 8002fac:	3302      	adds	r3, #2
 8002fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f003 0303 	and.w	r3, r3, #3
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	220f      	movs	r2, #15
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	43db      	mvns	r3, r3
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fd0:	d025      	beq.n	800301e <HAL_GPIO_Init+0x242>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a4f      	ldr	r2, [pc, #316]	@ (8003114 <HAL_GPIO_Init+0x338>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d01f      	beq.n	800301a <HAL_GPIO_Init+0x23e>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a4e      	ldr	r2, [pc, #312]	@ (8003118 <HAL_GPIO_Init+0x33c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d019      	beq.n	8003016 <HAL_GPIO_Init+0x23a>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a4d      	ldr	r2, [pc, #308]	@ (800311c <HAL_GPIO_Init+0x340>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d013      	beq.n	8003012 <HAL_GPIO_Init+0x236>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a4c      	ldr	r2, [pc, #304]	@ (8003120 <HAL_GPIO_Init+0x344>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d00d      	beq.n	800300e <HAL_GPIO_Init+0x232>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a4b      	ldr	r2, [pc, #300]	@ (8003124 <HAL_GPIO_Init+0x348>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d007      	beq.n	800300a <HAL_GPIO_Init+0x22e>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a4a      	ldr	r2, [pc, #296]	@ (8003128 <HAL_GPIO_Init+0x34c>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d101      	bne.n	8003006 <HAL_GPIO_Init+0x22a>
 8003002:	2306      	movs	r3, #6
 8003004:	e00c      	b.n	8003020 <HAL_GPIO_Init+0x244>
 8003006:	2307      	movs	r3, #7
 8003008:	e00a      	b.n	8003020 <HAL_GPIO_Init+0x244>
 800300a:	2305      	movs	r3, #5
 800300c:	e008      	b.n	8003020 <HAL_GPIO_Init+0x244>
 800300e:	2304      	movs	r3, #4
 8003010:	e006      	b.n	8003020 <HAL_GPIO_Init+0x244>
 8003012:	2303      	movs	r3, #3
 8003014:	e004      	b.n	8003020 <HAL_GPIO_Init+0x244>
 8003016:	2302      	movs	r3, #2
 8003018:	e002      	b.n	8003020 <HAL_GPIO_Init+0x244>
 800301a:	2301      	movs	r3, #1
 800301c:	e000      	b.n	8003020 <HAL_GPIO_Init+0x244>
 800301e:	2300      	movs	r3, #0
 8003020:	697a      	ldr	r2, [r7, #20]
 8003022:	f002 0203 	and.w	r2, r2, #3
 8003026:	0092      	lsls	r2, r2, #2
 8003028:	4093      	lsls	r3, r2
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	4313      	orrs	r3, r2
 800302e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003030:	4937      	ldr	r1, [pc, #220]	@ (8003110 <HAL_GPIO_Init+0x334>)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	089b      	lsrs	r3, r3, #2
 8003036:	3302      	adds	r3, #2
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800303e:	4b3b      	ldr	r3, [pc, #236]	@ (800312c <HAL_GPIO_Init+0x350>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	43db      	mvns	r3, r3
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	4013      	ands	r3, r2
 800304c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003062:	4a32      	ldr	r2, [pc, #200]	@ (800312c <HAL_GPIO_Init+0x350>)
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003068:	4b30      	ldr	r3, [pc, #192]	@ (800312c <HAL_GPIO_Init+0x350>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	43db      	mvns	r3, r3
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	4013      	ands	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d003      	beq.n	800308c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003084:	693a      	ldr	r2, [r7, #16]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4313      	orrs	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800308c:	4a27      	ldr	r2, [pc, #156]	@ (800312c <HAL_GPIO_Init+0x350>)
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003092:	4b26      	ldr	r3, [pc, #152]	@ (800312c <HAL_GPIO_Init+0x350>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	43db      	mvns	r3, r3
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	4013      	ands	r3, r2
 80030a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80030b6:	4a1d      	ldr	r2, [pc, #116]	@ (800312c <HAL_GPIO_Init+0x350>)
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80030bc:	4b1b      	ldr	r3, [pc, #108]	@ (800312c <HAL_GPIO_Init+0x350>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	43db      	mvns	r3, r3
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	4013      	ands	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4313      	orrs	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030e0:	4a12      	ldr	r2, [pc, #72]	@ (800312c <HAL_GPIO_Init+0x350>)
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	3301      	adds	r3, #1
 80030ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	fa22 f303 	lsr.w	r3, r2, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f47f ae78 	bne.w	8002dec <HAL_GPIO_Init+0x10>
  }
}
 80030fc:	bf00      	nop
 80030fe:	bf00      	nop
 8003100:	371c      	adds	r7, #28
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
 8003110:	40010000 	.word	0x40010000
 8003114:	48000400 	.word	0x48000400
 8003118:	48000800 	.word	0x48000800
 800311c:	48000c00 	.word	0x48000c00
 8003120:	48001000 	.word	0x48001000
 8003124:	48001400 	.word	0x48001400
 8003128:	48001800 	.word	0x48001800
 800312c:	40010400 	.word	0x40010400

08003130 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800313a:	2300      	movs	r3, #0
 800313c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800313e:	e0cd      	b.n	80032dc <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003140:	2201      	movs	r2, #1
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	4013      	ands	r3, r2
 800314c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 80c0 	beq.w	80032d6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003156:	4a68      	ldr	r2, [pc, #416]	@ (80032f8 <HAL_GPIO_DeInit+0x1c8>)
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	089b      	lsrs	r3, r3, #2
 800315c:	3302      	adds	r3, #2
 800315e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003162:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	220f      	movs	r2, #15
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	4013      	ands	r3, r2
 8003176:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800317e:	d025      	beq.n	80031cc <HAL_GPIO_DeInit+0x9c>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a5e      	ldr	r2, [pc, #376]	@ (80032fc <HAL_GPIO_DeInit+0x1cc>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d01f      	beq.n	80031c8 <HAL_GPIO_DeInit+0x98>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a5d      	ldr	r2, [pc, #372]	@ (8003300 <HAL_GPIO_DeInit+0x1d0>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d019      	beq.n	80031c4 <HAL_GPIO_DeInit+0x94>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a5c      	ldr	r2, [pc, #368]	@ (8003304 <HAL_GPIO_DeInit+0x1d4>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d013      	beq.n	80031c0 <HAL_GPIO_DeInit+0x90>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a5b      	ldr	r2, [pc, #364]	@ (8003308 <HAL_GPIO_DeInit+0x1d8>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d00d      	beq.n	80031bc <HAL_GPIO_DeInit+0x8c>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a5a      	ldr	r2, [pc, #360]	@ (800330c <HAL_GPIO_DeInit+0x1dc>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d007      	beq.n	80031b8 <HAL_GPIO_DeInit+0x88>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a59      	ldr	r2, [pc, #356]	@ (8003310 <HAL_GPIO_DeInit+0x1e0>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d101      	bne.n	80031b4 <HAL_GPIO_DeInit+0x84>
 80031b0:	2306      	movs	r3, #6
 80031b2:	e00c      	b.n	80031ce <HAL_GPIO_DeInit+0x9e>
 80031b4:	2307      	movs	r3, #7
 80031b6:	e00a      	b.n	80031ce <HAL_GPIO_DeInit+0x9e>
 80031b8:	2305      	movs	r3, #5
 80031ba:	e008      	b.n	80031ce <HAL_GPIO_DeInit+0x9e>
 80031bc:	2304      	movs	r3, #4
 80031be:	e006      	b.n	80031ce <HAL_GPIO_DeInit+0x9e>
 80031c0:	2303      	movs	r3, #3
 80031c2:	e004      	b.n	80031ce <HAL_GPIO_DeInit+0x9e>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e002      	b.n	80031ce <HAL_GPIO_DeInit+0x9e>
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <HAL_GPIO_DeInit+0x9e>
 80031cc:	2300      	movs	r3, #0
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	f002 0203 	and.w	r2, r2, #3
 80031d4:	0092      	lsls	r2, r2, #2
 80031d6:	4093      	lsls	r3, r2
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d132      	bne.n	8003244 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80031de:	4b4d      	ldr	r3, [pc, #308]	@ (8003314 <HAL_GPIO_DeInit+0x1e4>)
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	43db      	mvns	r3, r3
 80031e6:	494b      	ldr	r1, [pc, #300]	@ (8003314 <HAL_GPIO_DeInit+0x1e4>)
 80031e8:	4013      	ands	r3, r2
 80031ea:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80031ec:	4b49      	ldr	r3, [pc, #292]	@ (8003314 <HAL_GPIO_DeInit+0x1e4>)
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	43db      	mvns	r3, r3
 80031f4:	4947      	ldr	r1, [pc, #284]	@ (8003314 <HAL_GPIO_DeInit+0x1e4>)
 80031f6:	4013      	ands	r3, r2
 80031f8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80031fa:	4b46      	ldr	r3, [pc, #280]	@ (8003314 <HAL_GPIO_DeInit+0x1e4>)
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	43db      	mvns	r3, r3
 8003202:	4944      	ldr	r1, [pc, #272]	@ (8003314 <HAL_GPIO_DeInit+0x1e4>)
 8003204:	4013      	ands	r3, r2
 8003206:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003208:	4b42      	ldr	r3, [pc, #264]	@ (8003314 <HAL_GPIO_DeInit+0x1e4>)
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	43db      	mvns	r3, r3
 8003210:	4940      	ldr	r1, [pc, #256]	@ (8003314 <HAL_GPIO_DeInit+0x1e4>)
 8003212:	4013      	ands	r3, r2
 8003214:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f003 0303 	and.w	r3, r3, #3
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	220f      	movs	r2, #15
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003226:	4a34      	ldr	r2, [pc, #208]	@ (80032f8 <HAL_GPIO_DeInit+0x1c8>)
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	089b      	lsrs	r3, r3, #2
 800322c:	3302      	adds	r3, #2
 800322e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	43da      	mvns	r2, r3
 8003236:	4830      	ldr	r0, [pc, #192]	@ (80032f8 <HAL_GPIO_DeInit+0x1c8>)
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	089b      	lsrs	r3, r3, #2
 800323c:	400a      	ands	r2, r1
 800323e:	3302      	adds	r3, #2
 8003240:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	2103      	movs	r1, #3
 800324e:	fa01 f303 	lsl.w	r3, r1, r3
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	08da      	lsrs	r2, r3, #3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3208      	adds	r2, #8
 8003260:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	220f      	movs	r2, #15
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	08d2      	lsrs	r2, r2, #3
 8003278:	4019      	ands	r1, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	3208      	adds	r2, #8
 800327e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	2103      	movs	r1, #3
 800328c:	fa01 f303 	lsl.w	r3, r1, r3
 8003290:	43db      	mvns	r3, r3
 8003292:	401a      	ands	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	2101      	movs	r1, #1
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	fa01 f303 	lsl.w	r3, r1, r3
 80032a4:	43db      	mvns	r3, r3
 80032a6:	401a      	ands	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68da      	ldr	r2, [r3, #12]
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	2103      	movs	r1, #3
 80032b6:	fa01 f303 	lsl.w	r3, r1, r3
 80032ba:	43db      	mvns	r3, r3
 80032bc:	401a      	ands	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c6:	2101      	movs	r1, #1
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	43db      	mvns	r3, r3
 80032d0:	401a      	ands	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	3301      	adds	r3, #1
 80032da:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	fa22 f303 	lsr.w	r3, r2, r3
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f47f af2b 	bne.w	8003140 <HAL_GPIO_DeInit+0x10>
  }
}
 80032ea:	bf00      	nop
 80032ec:	bf00      	nop
 80032ee:	371c      	adds	r7, #28
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	40010000 	.word	0x40010000
 80032fc:	48000400 	.word	0x48000400
 8003300:	48000800 	.word	0x48000800
 8003304:	48000c00 	.word	0x48000c00
 8003308:	48001000 	.word	0x48001000
 800330c:	48001400 	.word	0x48001400
 8003310:	48001800 	.word	0x48001800
 8003314:	40010400 	.word	0x40010400

08003318 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	460b      	mov	r3, r1
 8003322:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691a      	ldr	r2, [r3, #16]
 8003328:	887b      	ldrh	r3, [r7, #2]
 800332a:	4013      	ands	r3, r2
 800332c:	2b00      	cmp	r3, #0
 800332e:	d002      	beq.n	8003336 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003330:	2301      	movs	r3, #1
 8003332:	73fb      	strb	r3, [r7, #15]
 8003334:	e001      	b.n	800333a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003336:	2300      	movs	r3, #0
 8003338:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800333a:	7bfb      	ldrb	r3, [r7, #15]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	807b      	strh	r3, [r7, #2]
 8003354:	4613      	mov	r3, r2
 8003356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003358:	787b      	ldrb	r3, [r7, #1]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800335e:	887a      	ldrh	r2, [r7, #2]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003364:	e002      	b.n	800336c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003366:	887a      	ldrh	r2, [r7, #2]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	4603      	mov	r3, r0
 8003380:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003382:	4b08      	ldr	r3, [pc, #32]	@ (80033a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003384:	695a      	ldr	r2, [r3, #20]
 8003386:	88fb      	ldrh	r3, [r7, #6]
 8003388:	4013      	ands	r3, r2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d006      	beq.n	800339c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800338e:	4a05      	ldr	r2, [pc, #20]	@ (80033a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003390:	88fb      	ldrh	r3, [r7, #6]
 8003392:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003394:	88fb      	ldrh	r3, [r7, #6]
 8003396:	4618      	mov	r0, r3
 8003398:	f7fd fd82 	bl	8000ea0 <HAL_GPIO_EXTI_Callback>
  }
}
 800339c:	bf00      	nop
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	40010400 	.word	0x40010400

080033a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e08d      	b.n	80034d6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d106      	bne.n	80033d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f7fd fe24 	bl	800101c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2224      	movs	r2, #36	@ 0x24
 80033d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0201 	bic.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033f8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003408:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d107      	bne.n	8003422 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800341e:	609a      	str	r2, [r3, #8]
 8003420:	e006      	b.n	8003430 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689a      	ldr	r2, [r3, #8]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800342e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	2b02      	cmp	r3, #2
 8003436:	d108      	bne.n	800344a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003446:	605a      	str	r2, [r3, #4]
 8003448:	e007      	b.n	800345a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003458:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	6812      	ldr	r2, [r2, #0]
 8003464:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003468:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800346c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68da      	ldr	r2, [r3, #12]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800347c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691a      	ldr	r2, [r3, #16]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	430a      	orrs	r2, r1
 8003496:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	69d9      	ldr	r1, [r3, #28]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a1a      	ldr	r2, [r3, #32]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2220      	movs	r2, #32
 80034c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3708      	adds	r7, #8
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
 80034e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b20      	cmp	r3, #32
 80034f2:	d138      	bne.n	8003566 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034fe:	2302      	movs	r3, #2
 8003500:	e032      	b.n	8003568 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2224      	movs	r2, #36	@ 0x24
 800350e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 0201 	bic.w	r2, r2, #1
 8003520:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003530:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6819      	ldr	r1, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f042 0201 	orr.w	r2, r2, #1
 8003550:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2220      	movs	r2, #32
 8003556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003562:	2300      	movs	r3, #0
 8003564:	e000      	b.n	8003568 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003566:	2302      	movs	r3, #2
  }
}
 8003568:	4618      	mov	r0, r3
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b20      	cmp	r3, #32
 8003588:	d139      	bne.n	80035fe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003594:	2302      	movs	r3, #2
 8003596:	e033      	b.n	8003600 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2224      	movs	r2, #36	@ 0x24
 80035a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0201 	bic.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035c6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	021b      	lsls	r3, r3, #8
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f042 0201 	orr.w	r2, r2, #1
 80035e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2220      	movs	r2, #32
 80035ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035fa:	2300      	movs	r3, #0
 80035fc:	e000      	b.n	8003600 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035fe:	2302      	movs	r3, #2
  }
}
 8003600:	4618      	mov	r0, r3
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b086      	sub	sp, #24
 8003610:	af02      	add	r7, sp, #8
 8003612:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e101      	b.n	8003822 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d106      	bne.n	8003638 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7fd fea6 	bl	8001384 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2203      	movs	r2, #3
 800363c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4618      	mov	r0, r3
 800364c:	f004 f890 	bl	8007770 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6818      	ldr	r0, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	7c1a      	ldrb	r2, [r3, #16]
 8003658:	f88d 2000 	strb.w	r2, [sp]
 800365c:	3304      	adds	r3, #4
 800365e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003660:	f004 f859 	bl	8007716 <USB_CoreInit>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d005      	beq.n	8003676 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2202      	movs	r2, #2
 800366e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e0d5      	b.n	8003822 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2100      	movs	r1, #0
 800367c:	4618      	mov	r0, r3
 800367e:	f004 f888 	bl	8007792 <USB_SetCurrentMode>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d005      	beq.n	8003694 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e0c6      	b.n	8003822 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003694:	2300      	movs	r3, #0
 8003696:	73fb      	strb	r3, [r7, #15]
 8003698:	e04a      	b.n	8003730 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800369a:	7bfa      	ldrb	r2, [r7, #15]
 800369c:	6879      	ldr	r1, [r7, #4]
 800369e:	4613      	mov	r3, r2
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	4413      	add	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	3315      	adds	r3, #21
 80036aa:	2201      	movs	r2, #1
 80036ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036ae:	7bfa      	ldrb	r2, [r7, #15]
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	4613      	mov	r3, r2
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	3314      	adds	r3, #20
 80036be:	7bfa      	ldrb	r2, [r7, #15]
 80036c0:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80036c2:	7bfa      	ldrb	r2, [r7, #15]
 80036c4:	7bfb      	ldrb	r3, [r7, #15]
 80036c6:	b298      	uxth	r0, r3
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	4613      	mov	r3, r2
 80036cc:	00db      	lsls	r3, r3, #3
 80036ce:	4413      	add	r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	440b      	add	r3, r1
 80036d4:	332e      	adds	r3, #46	@ 0x2e
 80036d6:	4602      	mov	r2, r0
 80036d8:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036da:	7bfa      	ldrb	r2, [r7, #15]
 80036dc:	6879      	ldr	r1, [r7, #4]
 80036de:	4613      	mov	r3, r2
 80036e0:	00db      	lsls	r3, r3, #3
 80036e2:	4413      	add	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	440b      	add	r3, r1
 80036e8:	3318      	adds	r3, #24
 80036ea:	2200      	movs	r2, #0
 80036ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036ee:	7bfa      	ldrb	r2, [r7, #15]
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	4613      	mov	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	4413      	add	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	440b      	add	r3, r1
 80036fc:	331c      	adds	r3, #28
 80036fe:	2200      	movs	r2, #0
 8003700:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003702:	7bfa      	ldrb	r2, [r7, #15]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	4413      	add	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	3320      	adds	r3, #32
 8003712:	2200      	movs	r2, #0
 8003714:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003716:	7bfa      	ldrb	r2, [r7, #15]
 8003718:	6879      	ldr	r1, [r7, #4]
 800371a:	4613      	mov	r3, r2
 800371c:	00db      	lsls	r3, r3, #3
 800371e:	4413      	add	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	440b      	add	r3, r1
 8003724:	3324      	adds	r3, #36	@ 0x24
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800372a:	7bfb      	ldrb	r3, [r7, #15]
 800372c:	3301      	adds	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	791b      	ldrb	r3, [r3, #4]
 8003734:	7bfa      	ldrb	r2, [r7, #15]
 8003736:	429a      	cmp	r2, r3
 8003738:	d3af      	bcc.n	800369a <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800373a:	2300      	movs	r3, #0
 800373c:	73fb      	strb	r3, [r7, #15]
 800373e:	e044      	b.n	80037ca <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003740:	7bfa      	ldrb	r2, [r7, #15]
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	4613      	mov	r3, r2
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	4413      	add	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003752:	2200      	movs	r2, #0
 8003754:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003756:	7bfa      	ldrb	r2, [r7, #15]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	4613      	mov	r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4413      	add	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003768:	7bfa      	ldrb	r2, [r7, #15]
 800376a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800376c:	7bfa      	ldrb	r2, [r7, #15]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	4413      	add	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800377e:	2200      	movs	r2, #0
 8003780:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003782:	7bfa      	ldrb	r2, [r7, #15]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003798:	7bfa      	ldrb	r2, [r7, #15]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037ae:	7bfa      	ldrb	r2, [r7, #15]
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	4613      	mov	r3, r2
 80037b4:	00db      	lsls	r3, r3, #3
 80037b6:	4413      	add	r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	440b      	add	r3, r1
 80037bc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037c4:	7bfb      	ldrb	r3, [r7, #15]
 80037c6:	3301      	adds	r3, #1
 80037c8:	73fb      	strb	r3, [r7, #15]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	791b      	ldrb	r3, [r3, #4]
 80037ce:	7bfa      	ldrb	r2, [r7, #15]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d3b5      	bcc.n	8003740 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6818      	ldr	r0, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	7c1a      	ldrb	r2, [r3, #16]
 80037dc:	f88d 2000 	strb.w	r2, [sp]
 80037e0:	3304      	adds	r3, #4
 80037e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037e4:	f004 f822 	bl	800782c <USB_DevInit>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d005      	beq.n	80037fa <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2202      	movs	r2, #2
 80037f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e013      	b.n	8003822 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	7b1b      	ldrb	r3, [r3, #12]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d102      	bne.n	8003816 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 f80a 	bl	800382a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4618      	mov	r0, r3
 800381c:	f004 f9c7 	bl	8007bae <USB_DevDisconnect>

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800382a:	b480      	push	{r7}
 800382c:	b085      	sub	sp, #20
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003858:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800385c:	f043 0303 	orr.w	r3, r3, #3
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
	...

08003874 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003878:	4b05      	ldr	r3, [pc, #20]	@ (8003890 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a04      	ldr	r2, [pc, #16]	@ (8003890 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800387e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003882:	6013      	str	r3, [r2, #0]
}
 8003884:	bf00      	nop
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40007000 	.word	0x40007000

08003894 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003898:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <HAL_PWREx_GetVoltageRange+0x18>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	40007000 	.word	0x40007000

080038b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038be:	d130      	bne.n	8003922 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038c0:	4b23      	ldr	r3, [pc, #140]	@ (8003950 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80038c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038cc:	d038      	beq.n	8003940 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038ce:	4b20      	ldr	r3, [pc, #128]	@ (8003950 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003950 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038de:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2232      	movs	r2, #50	@ 0x32
 80038e4:	fb02 f303 	mul.w	r3, r2, r3
 80038e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003958 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80038ea:	fba2 2303 	umull	r2, r3, r2, r3
 80038ee:	0c9b      	lsrs	r3, r3, #18
 80038f0:	3301      	adds	r3, #1
 80038f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038f4:	e002      	b.n	80038fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	3b01      	subs	r3, #1
 80038fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038fc:	4b14      	ldr	r3, [pc, #80]	@ (8003950 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003908:	d102      	bne.n	8003910 <HAL_PWREx_ControlVoltageScaling+0x60>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1f2      	bne.n	80038f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003910:	4b0f      	ldr	r3, [pc, #60]	@ (8003950 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800391c:	d110      	bne.n	8003940 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e00f      	b.n	8003942 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003922:	4b0b      	ldr	r3, [pc, #44]	@ (8003950 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800392a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800392e:	d007      	beq.n	8003940 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003930:	4b07      	ldr	r3, [pc, #28]	@ (8003950 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003938:	4a05      	ldr	r2, [pc, #20]	@ (8003950 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800393a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800393e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3714      	adds	r7, #20
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40007000 	.word	0x40007000
 8003954:	20000000 	.word	0x20000000
 8003958:	431bde83 	.word	0x431bde83

0800395c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003960:	4b05      	ldr	r3, [pc, #20]	@ (8003978 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4a04      	ldr	r2, [pc, #16]	@ (8003978 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003966:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800396a:	6053      	str	r3, [r2, #4]
}
 800396c:	bf00      	nop
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	40007000 	.word	0x40007000

0800397c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af02      	add	r7, sp, #8
 8003982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003984:	f7fe ff98 	bl	80028b8 <HAL_GetTick>
 8003988:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e063      	b.n	8003a5c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	d10b      	bne.n	80039b8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f7fd fb95 	bl	80010d8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80039ae:	f241 3188 	movw	r1, #5000	@ 0x1388
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f858 	bl	8003a68 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	021a      	lsls	r2, r3, #8
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	2120      	movs	r1, #32
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f850 	bl	8003a84 <QSPI_WaitFlagStateUntilTimeout>
 80039e4:	4603      	mov	r3, r0
 80039e6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80039e8:	7afb      	ldrb	r3, [r7, #11]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d131      	bne.n	8003a52 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80039f8:	f023 0310 	bic.w	r3, r3, #16
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6852      	ldr	r2, [r2, #4]
 8003a00:	0611      	lsls	r1, r2, #24
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	68d2      	ldr	r2, [r2, #12]
 8003a06:	4311      	orrs	r1, r2
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	6812      	ldr	r2, [r2, #0]
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685a      	ldr	r2, [r3, #4]
 8003a16:	4b13      	ldr	r3, [pc, #76]	@ (8003a64 <HAL_QSPI_Init+0xe8>)
 8003a18:	4013      	ands	r3, r2
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	6912      	ldr	r2, [r2, #16]
 8003a1e:	0411      	lsls	r1, r2, #16
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	6952      	ldr	r2, [r2, #20]
 8003a24:	4311      	orrs	r1, r2
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	6992      	ldr	r2, [r2, #24]
 8003a2a:	4311      	orrs	r1, r2
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6812      	ldr	r2, [r2, #0]
 8003a30:	430b      	orrs	r3, r1
 8003a32:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f042 0201 	orr.w	r2, r2, #1
 8003a42:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8003a5a:	7afb      	ldrb	r3, [r7, #11]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	ffe0f8fe 	.word	0xffe0f8fe

08003a68 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	603b      	str	r3, [r7, #0]
 8003a90:	4613      	mov	r3, r2
 8003a92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003a94:	e01a      	b.n	8003acc <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9c:	d016      	beq.n	8003acc <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a9e:	f7fe ff0b 	bl	80028b8 <HAL_GetTick>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d302      	bcc.n	8003ab4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10b      	bne.n	8003acc <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2204      	movs	r2, #4
 8003ab8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac0:	f043 0201 	orr.w	r2, r3, #1
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e00e      	b.n	8003aea <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	bf14      	ite	ne
 8003ada:	2301      	movne	r3, #1
 8003adc:	2300      	moveq	r3, #0
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	79fb      	ldrb	r3, [r7, #7]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d1d6      	bne.n	8003a96 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b088      	sub	sp, #32
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e3ca      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b06:	4b97      	ldr	r3, [pc, #604]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 030c 	and.w	r3, r3, #12
 8003b0e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b10:	4b94      	ldr	r3, [pc, #592]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f003 0303 	and.w	r3, r3, #3
 8003b18:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0310 	and.w	r3, r3, #16
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f000 80e4 	beq.w	8003cf0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d007      	beq.n	8003b3e <HAL_RCC_OscConfig+0x4a>
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	2b0c      	cmp	r3, #12
 8003b32:	f040 808b 	bne.w	8003c4c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	f040 8087 	bne.w	8003c4c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b3e:	4b89      	ldr	r3, [pc, #548]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d005      	beq.n	8003b56 <HAL_RCC_OscConfig+0x62>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e3a2      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1a      	ldr	r2, [r3, #32]
 8003b5a:	4b82      	ldr	r3, [pc, #520]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0308 	and.w	r3, r3, #8
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d004      	beq.n	8003b70 <HAL_RCC_OscConfig+0x7c>
 8003b66:	4b7f      	ldr	r3, [pc, #508]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b6e:	e005      	b.n	8003b7c <HAL_RCC_OscConfig+0x88>
 8003b70:	4b7c      	ldr	r3, [pc, #496]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003b72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b76:	091b      	lsrs	r3, r3, #4
 8003b78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d223      	bcs.n	8003bc8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f000 fd87 	bl	8004698 <RCC_SetFlashLatencyFromMSIRange>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e383      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b94:	4b73      	ldr	r3, [pc, #460]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a72      	ldr	r2, [pc, #456]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003b9a:	f043 0308 	orr.w	r3, r3, #8
 8003b9e:	6013      	str	r3, [r2, #0]
 8003ba0:	4b70      	ldr	r3, [pc, #448]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	496d      	ldr	r1, [pc, #436]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bb2:	4b6c      	ldr	r3, [pc, #432]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	021b      	lsls	r3, r3, #8
 8003bc0:	4968      	ldr	r1, [pc, #416]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	604b      	str	r3, [r1, #4]
 8003bc6:	e025      	b.n	8003c14 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bc8:	4b66      	ldr	r3, [pc, #408]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a65      	ldr	r2, [pc, #404]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003bce:	f043 0308 	orr.w	r3, r3, #8
 8003bd2:	6013      	str	r3, [r2, #0]
 8003bd4:	4b63      	ldr	r3, [pc, #396]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a1b      	ldr	r3, [r3, #32]
 8003be0:	4960      	ldr	r1, [pc, #384]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003be6:	4b5f      	ldr	r3, [pc, #380]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	021b      	lsls	r3, r3, #8
 8003bf4:	495b      	ldr	r1, [pc, #364]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d109      	bne.n	8003c14 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 fd47 	bl	8004698 <RCC_SetFlashLatencyFromMSIRange>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e343      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c14:	f000 fc4a 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	4b52      	ldr	r3, [pc, #328]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	091b      	lsrs	r3, r3, #4
 8003c20:	f003 030f 	and.w	r3, r3, #15
 8003c24:	4950      	ldr	r1, [pc, #320]	@ (8003d68 <HAL_RCC_OscConfig+0x274>)
 8003c26:	5ccb      	ldrb	r3, [r1, r3]
 8003c28:	f003 031f 	and.w	r3, r3, #31
 8003c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c30:	4a4e      	ldr	r2, [pc, #312]	@ (8003d6c <HAL_RCC_OscConfig+0x278>)
 8003c32:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c34:	4b4e      	ldr	r3, [pc, #312]	@ (8003d70 <HAL_RCC_OscConfig+0x27c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fd fc3f 	bl	80014bc <HAL_InitTick>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d052      	beq.n	8003cee <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003c48:	7bfb      	ldrb	r3, [r7, #15]
 8003c4a:	e327      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d032      	beq.n	8003cba <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c54:	4b43      	ldr	r3, [pc, #268]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a42      	ldr	r2, [pc, #264]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003c5a:	f043 0301 	orr.w	r3, r3, #1
 8003c5e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c60:	f7fe fe2a 	bl	80028b8 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c68:	f7fe fe26 	bl	80028b8 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e310      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c7a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0f0      	beq.n	8003c68 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c86:	4b37      	ldr	r3, [pc, #220]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a36      	ldr	r2, [pc, #216]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003c8c:	f043 0308 	orr.w	r3, r3, #8
 8003c90:	6013      	str	r3, [r2, #0]
 8003c92:	4b34      	ldr	r3, [pc, #208]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	4931      	ldr	r1, [pc, #196]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ca4:	4b2f      	ldr	r3, [pc, #188]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	021b      	lsls	r3, r3, #8
 8003cb2:	492c      	ldr	r1, [pc, #176]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	604b      	str	r3, [r1, #4]
 8003cb8:	e01a      	b.n	8003cf0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003cba:	4b2a      	ldr	r3, [pc, #168]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a29      	ldr	r2, [pc, #164]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003cc0:	f023 0301 	bic.w	r3, r3, #1
 8003cc4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003cc6:	f7fe fdf7 	bl	80028b8 <HAL_GetTick>
 8003cca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ccc:	e008      	b.n	8003ce0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003cce:	f7fe fdf3 	bl	80028b8 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d901      	bls.n	8003ce0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e2dd      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ce0:	4b20      	ldr	r3, [pc, #128]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1f0      	bne.n	8003cce <HAL_RCC_OscConfig+0x1da>
 8003cec:	e000      	b.n	8003cf0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d074      	beq.n	8003de6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	2b08      	cmp	r3, #8
 8003d00:	d005      	beq.n	8003d0e <HAL_RCC_OscConfig+0x21a>
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	2b0c      	cmp	r3, #12
 8003d06:	d10e      	bne.n	8003d26 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	2b03      	cmp	r3, #3
 8003d0c:	d10b      	bne.n	8003d26 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d0e:	4b15      	ldr	r3, [pc, #84]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d064      	beq.n	8003de4 <HAL_RCC_OscConfig+0x2f0>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d160      	bne.n	8003de4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e2ba      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d2e:	d106      	bne.n	8003d3e <HAL_RCC_OscConfig+0x24a>
 8003d30:	4b0c      	ldr	r3, [pc, #48]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a0b      	ldr	r2, [pc, #44]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003d36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d3a:	6013      	str	r3, [r2, #0]
 8003d3c:	e026      	b.n	8003d8c <HAL_RCC_OscConfig+0x298>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d46:	d115      	bne.n	8003d74 <HAL_RCC_OscConfig+0x280>
 8003d48:	4b06      	ldr	r3, [pc, #24]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a05      	ldr	r2, [pc, #20]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003d4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d52:	6013      	str	r3, [r2, #0]
 8003d54:	4b03      	ldr	r3, [pc, #12]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a02      	ldr	r2, [pc, #8]	@ (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003d5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d5e:	6013      	str	r3, [r2, #0]
 8003d60:	e014      	b.n	8003d8c <HAL_RCC_OscConfig+0x298>
 8003d62:	bf00      	nop
 8003d64:	40021000 	.word	0x40021000
 8003d68:	0800c450 	.word	0x0800c450
 8003d6c:	20000000 	.word	0x20000000
 8003d70:	20000004 	.word	0x20000004
 8003d74:	4ba0      	ldr	r3, [pc, #640]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a9f      	ldr	r2, [pc, #636]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d7e:	6013      	str	r3, [r2, #0]
 8003d80:	4b9d      	ldr	r3, [pc, #628]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a9c      	ldr	r2, [pc, #624]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003d86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d013      	beq.n	8003dbc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d94:	f7fe fd90 	bl	80028b8 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d9c:	f7fe fd8c 	bl	80028b8 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b64      	cmp	r3, #100	@ 0x64
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e276      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dae:	4b92      	ldr	r3, [pc, #584]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d0f0      	beq.n	8003d9c <HAL_RCC_OscConfig+0x2a8>
 8003dba:	e014      	b.n	8003de6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dbc:	f7fe fd7c 	bl	80028b8 <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dc4:	f7fe fd78 	bl	80028b8 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b64      	cmp	r3, #100	@ 0x64
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e262      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dd6:	4b88      	ldr	r3, [pc, #544]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1f0      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x2d0>
 8003de2:	e000      	b.n	8003de6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d060      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	2b04      	cmp	r3, #4
 8003df6:	d005      	beq.n	8003e04 <HAL_RCC_OscConfig+0x310>
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	2b0c      	cmp	r3, #12
 8003dfc:	d119      	bne.n	8003e32 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d116      	bne.n	8003e32 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e04:	4b7c      	ldr	r3, [pc, #496]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_RCC_OscConfig+0x328>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d101      	bne.n	8003e1c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e23f      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e1c:	4b76      	ldr	r3, [pc, #472]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	061b      	lsls	r3, r3, #24
 8003e2a:	4973      	ldr	r1, [pc, #460]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e30:	e040      	b.n	8003eb4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d023      	beq.n	8003e82 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e3a:	4b6f      	ldr	r3, [pc, #444]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a6e      	ldr	r2, [pc, #440]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e46:	f7fe fd37 	bl	80028b8 <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e4c:	e008      	b.n	8003e60 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e4e:	f7fe fd33 	bl	80028b8 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e21d      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e60:	4b65      	ldr	r3, [pc, #404]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d0f0      	beq.n	8003e4e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e6c:	4b62      	ldr	r3, [pc, #392]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	061b      	lsls	r3, r3, #24
 8003e7a:	495f      	ldr	r1, [pc, #380]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	604b      	str	r3, [r1, #4]
 8003e80:	e018      	b.n	8003eb4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e82:	4b5d      	ldr	r3, [pc, #372]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a5c      	ldr	r2, [pc, #368]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003e88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8e:	f7fe fd13 	bl	80028b8 <HAL_GetTick>
 8003e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e94:	e008      	b.n	8003ea8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e96:	f7fe fd0f 	bl	80028b8 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d901      	bls.n	8003ea8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e1f9      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ea8:	4b53      	ldr	r3, [pc, #332]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d1f0      	bne.n	8003e96 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0308 	and.w	r3, r3, #8
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d03c      	beq.n	8003f3a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d01c      	beq.n	8003f02 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ec8:	4b4b      	ldr	r3, [pc, #300]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003eca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ece:	4a4a      	ldr	r2, [pc, #296]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003ed0:	f043 0301 	orr.w	r3, r3, #1
 8003ed4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed8:	f7fe fcee 	bl	80028b8 <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ede:	e008      	b.n	8003ef2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee0:	f7fe fcea 	bl	80028b8 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e1d4      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ef2:	4b41      	ldr	r3, [pc, #260]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d0ef      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x3ec>
 8003f00:	e01b      	b.n	8003f3a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f02:	4b3d      	ldr	r3, [pc, #244]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f08:	4a3b      	ldr	r2, [pc, #236]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003f0a:	f023 0301 	bic.w	r3, r3, #1
 8003f0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f12:	f7fe fcd1 	bl	80028b8 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f1a:	f7fe fccd 	bl	80028b8 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e1b7      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f2c:	4b32      	ldr	r3, [pc, #200]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1ef      	bne.n	8003f1a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 80a6 	beq.w	8004094 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10d      	bne.n	8003f74 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f58:	4b27      	ldr	r3, [pc, #156]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5c:	4a26      	ldr	r2, [pc, #152]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003f5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f62:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f64:	4b24      	ldr	r3, [pc, #144]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f6c:	60bb      	str	r3, [r7, #8]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f70:	2301      	movs	r3, #1
 8003f72:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f74:	4b21      	ldr	r3, [pc, #132]	@ (8003ffc <HAL_RCC_OscConfig+0x508>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d118      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f80:	4b1e      	ldr	r3, [pc, #120]	@ (8003ffc <HAL_RCC_OscConfig+0x508>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a1d      	ldr	r2, [pc, #116]	@ (8003ffc <HAL_RCC_OscConfig+0x508>)
 8003f86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f8a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f8c:	f7fe fc94 	bl	80028b8 <HAL_GetTick>
 8003f90:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f92:	e008      	b.n	8003fa6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f94:	f7fe fc90 	bl	80028b8 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e17a      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fa6:	4b15      	ldr	r3, [pc, #84]	@ (8003ffc <HAL_RCC_OscConfig+0x508>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d0f0      	beq.n	8003f94 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d108      	bne.n	8003fcc <HAL_RCC_OscConfig+0x4d8>
 8003fba:	4b0f      	ldr	r3, [pc, #60]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003fc2:	f043 0301 	orr.w	r3, r3, #1
 8003fc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fca:	e029      	b.n	8004020 <HAL_RCC_OscConfig+0x52c>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	2b05      	cmp	r3, #5
 8003fd2:	d115      	bne.n	8004000 <HAL_RCC_OscConfig+0x50c>
 8003fd4:	4b08      	ldr	r3, [pc, #32]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fda:	4a07      	ldr	r2, [pc, #28]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003fdc:	f043 0304 	orr.w	r3, r3, #4
 8003fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fe4:	4b04      	ldr	r3, [pc, #16]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fea:	4a03      	ldr	r2, [pc, #12]	@ (8003ff8 <HAL_RCC_OscConfig+0x504>)
 8003fec:	f043 0301 	orr.w	r3, r3, #1
 8003ff0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ff4:	e014      	b.n	8004020 <HAL_RCC_OscConfig+0x52c>
 8003ff6:	bf00      	nop
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	40007000 	.word	0x40007000
 8004000:	4b9c      	ldr	r3, [pc, #624]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004006:	4a9b      	ldr	r2, [pc, #620]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004008:	f023 0301 	bic.w	r3, r3, #1
 800400c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004010:	4b98      	ldr	r3, [pc, #608]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004016:	4a97      	ldr	r2, [pc, #604]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004018:	f023 0304 	bic.w	r3, r3, #4
 800401c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d016      	beq.n	8004056 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004028:	f7fe fc46 	bl	80028b8 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800402e:	e00a      	b.n	8004046 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004030:	f7fe fc42 	bl	80028b8 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403e:	4293      	cmp	r3, r2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e12a      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004046:	4b8b      	ldr	r3, [pc, #556]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d0ed      	beq.n	8004030 <HAL_RCC_OscConfig+0x53c>
 8004054:	e015      	b.n	8004082 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004056:	f7fe fc2f 	bl	80028b8 <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800405c:	e00a      	b.n	8004074 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800405e:	f7fe fc2b 	bl	80028b8 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	f241 3288 	movw	r2, #5000	@ 0x1388
 800406c:	4293      	cmp	r3, r2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e113      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004074:	4b7f      	ldr	r3, [pc, #508]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1ed      	bne.n	800405e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004082:	7ffb      	ldrb	r3, [r7, #31]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d105      	bne.n	8004094 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004088:	4b7a      	ldr	r3, [pc, #488]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 800408a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800408c:	4a79      	ldr	r2, [pc, #484]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 800408e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004092:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004098:	2b00      	cmp	r3, #0
 800409a:	f000 80fe 	beq.w	800429a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	f040 80d0 	bne.w	8004248 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80040a8:	4b72      	ldr	r3, [pc, #456]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	f003 0203 	and.w	r2, r3, #3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d130      	bne.n	800411e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c6:	3b01      	subs	r3, #1
 80040c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d127      	bne.n	800411e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040da:	429a      	cmp	r2, r3
 80040dc:	d11f      	bne.n	800411e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80040e8:	2a07      	cmp	r2, #7
 80040ea:	bf14      	ite	ne
 80040ec:	2201      	movne	r2, #1
 80040ee:	2200      	moveq	r2, #0
 80040f0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d113      	bne.n	800411e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004100:	085b      	lsrs	r3, r3, #1
 8004102:	3b01      	subs	r3, #1
 8004104:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004106:	429a      	cmp	r2, r3
 8004108:	d109      	bne.n	800411e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004114:	085b      	lsrs	r3, r3, #1
 8004116:	3b01      	subs	r3, #1
 8004118:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800411a:	429a      	cmp	r2, r3
 800411c:	d06e      	beq.n	80041fc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	2b0c      	cmp	r3, #12
 8004122:	d069      	beq.n	80041f8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004124:	4b53      	ldr	r3, [pc, #332]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d105      	bne.n	800413c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004130:	4b50      	ldr	r3, [pc, #320]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e0ad      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004140:	4b4c      	ldr	r3, [pc, #304]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a4b      	ldr	r2, [pc, #300]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004146:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800414a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800414c:	f7fe fbb4 	bl	80028b8 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004154:	f7fe fbb0 	bl	80028b8 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e09a      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004166:	4b43      	ldr	r3, [pc, #268]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1f0      	bne.n	8004154 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004172:	4b40      	ldr	r3, [pc, #256]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	4b40      	ldr	r3, [pc, #256]	@ (8004278 <HAL_RCC_OscConfig+0x784>)
 8004178:	4013      	ands	r3, r2
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004182:	3a01      	subs	r2, #1
 8004184:	0112      	lsls	r2, r2, #4
 8004186:	4311      	orrs	r1, r2
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800418c:	0212      	lsls	r2, r2, #8
 800418e:	4311      	orrs	r1, r2
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004194:	0852      	lsrs	r2, r2, #1
 8004196:	3a01      	subs	r2, #1
 8004198:	0552      	lsls	r2, r2, #21
 800419a:	4311      	orrs	r1, r2
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80041a0:	0852      	lsrs	r2, r2, #1
 80041a2:	3a01      	subs	r2, #1
 80041a4:	0652      	lsls	r2, r2, #25
 80041a6:	4311      	orrs	r1, r2
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80041ac:	0912      	lsrs	r2, r2, #4
 80041ae:	0452      	lsls	r2, r2, #17
 80041b0:	430a      	orrs	r2, r1
 80041b2:	4930      	ldr	r1, [pc, #192]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80041b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a2d      	ldr	r2, [pc, #180]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 80041be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 80041ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80041d0:	f7fe fb72 	bl	80028b8 <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d8:	f7fe fb6e 	bl	80028b8 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e058      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ea:	4b22      	ldr	r3, [pc, #136]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d0f0      	beq.n	80041d8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041f6:	e050      	b.n	800429a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e04f      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d148      	bne.n	800429a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004208:	4b1a      	ldr	r3, [pc, #104]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a19      	ldr	r2, [pc, #100]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 800420e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004212:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004214:	4b17      	ldr	r3, [pc, #92]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	4a16      	ldr	r2, [pc, #88]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 800421a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800421e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004220:	f7fe fb4a 	bl	80028b8 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004228:	f7fe fb46 	bl	80028b8 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e030      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800423a:	4b0e      	ldr	r3, [pc, #56]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d0f0      	beq.n	8004228 <HAL_RCC_OscConfig+0x734>
 8004246:	e028      	b.n	800429a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	2b0c      	cmp	r3, #12
 800424c:	d023      	beq.n	8004296 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800424e:	4b09      	ldr	r3, [pc, #36]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a08      	ldr	r2, [pc, #32]	@ (8004274 <HAL_RCC_OscConfig+0x780>)
 8004254:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004258:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800425a:	f7fe fb2d 	bl	80028b8 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004260:	e00c      	b.n	800427c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004262:	f7fe fb29 	bl	80028b8 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d905      	bls.n	800427c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e013      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
 8004274:	40021000 	.word	0x40021000
 8004278:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800427c:	4b09      	ldr	r3, [pc, #36]	@ (80042a4 <HAL_RCC_OscConfig+0x7b0>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1ec      	bne.n	8004262 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004288:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <HAL_RCC_OscConfig+0x7b0>)
 800428a:	68da      	ldr	r2, [r3, #12]
 800428c:	4905      	ldr	r1, [pc, #20]	@ (80042a4 <HAL_RCC_OscConfig+0x7b0>)
 800428e:	4b06      	ldr	r3, [pc, #24]	@ (80042a8 <HAL_RCC_OscConfig+0x7b4>)
 8004290:	4013      	ands	r3, r2
 8004292:	60cb      	str	r3, [r1, #12]
 8004294:	e001      	b.n	800429a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e000      	b.n	800429c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3720      	adds	r7, #32
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	40021000 	.word	0x40021000
 80042a8:	feeefffc 	.word	0xfeeefffc

080042ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e0e7      	b.n	8004490 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042c0:	4b75      	ldr	r3, [pc, #468]	@ (8004498 <HAL_RCC_ClockConfig+0x1ec>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d910      	bls.n	80042f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ce:	4b72      	ldr	r3, [pc, #456]	@ (8004498 <HAL_RCC_ClockConfig+0x1ec>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f023 0207 	bic.w	r2, r3, #7
 80042d6:	4970      	ldr	r1, [pc, #448]	@ (8004498 <HAL_RCC_ClockConfig+0x1ec>)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	4313      	orrs	r3, r2
 80042dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042de:	4b6e      	ldr	r3, [pc, #440]	@ (8004498 <HAL_RCC_ClockConfig+0x1ec>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0307 	and.w	r3, r3, #7
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d001      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e0cf      	b.n	8004490 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d010      	beq.n	800431e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	4b66      	ldr	r3, [pc, #408]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004308:	429a      	cmp	r2, r3
 800430a:	d908      	bls.n	800431e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800430c:	4b63      	ldr	r3, [pc, #396]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	4960      	ldr	r1, [pc, #384]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 800431a:	4313      	orrs	r3, r2
 800431c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d04c      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2b03      	cmp	r3, #3
 8004330:	d107      	bne.n	8004342 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004332:	4b5a      	ldr	r3, [pc, #360]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d121      	bne.n	8004382 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e0a6      	b.n	8004490 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2b02      	cmp	r3, #2
 8004348:	d107      	bne.n	800435a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800434a:	4b54      	ldr	r3, [pc, #336]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d115      	bne.n	8004382 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e09a      	b.n	8004490 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d107      	bne.n	8004372 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004362:	4b4e      	ldr	r3, [pc, #312]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d109      	bne.n	8004382 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e08e      	b.n	8004490 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004372:	4b4a      	ldr	r3, [pc, #296]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e086      	b.n	8004490 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004382:	4b46      	ldr	r3, [pc, #280]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f023 0203 	bic.w	r2, r3, #3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	4943      	ldr	r1, [pc, #268]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 8004390:	4313      	orrs	r3, r2
 8004392:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004394:	f7fe fa90 	bl	80028b8 <HAL_GetTick>
 8004398:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800439a:	e00a      	b.n	80043b2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800439c:	f7fe fa8c 	bl	80028b8 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e06e      	b.n	8004490 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043b2:	4b3a      	ldr	r3, [pc, #232]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f003 020c 	and.w	r2, r3, #12
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d1eb      	bne.n	800439c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d010      	beq.n	80043f2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	689a      	ldr	r2, [r3, #8]
 80043d4:	4b31      	ldr	r3, [pc, #196]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043dc:	429a      	cmp	r2, r3
 80043de:	d208      	bcs.n	80043f2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043e0:	4b2e      	ldr	r3, [pc, #184]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	492b      	ldr	r1, [pc, #172]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043f2:	4b29      	ldr	r3, [pc, #164]	@ (8004498 <HAL_RCC_ClockConfig+0x1ec>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d210      	bcs.n	8004422 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004400:	4b25      	ldr	r3, [pc, #148]	@ (8004498 <HAL_RCC_ClockConfig+0x1ec>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f023 0207 	bic.w	r2, r3, #7
 8004408:	4923      	ldr	r1, [pc, #140]	@ (8004498 <HAL_RCC_ClockConfig+0x1ec>)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	4313      	orrs	r3, r2
 800440e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004410:	4b21      	ldr	r3, [pc, #132]	@ (8004498 <HAL_RCC_ClockConfig+0x1ec>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d001      	beq.n	8004422 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e036      	b.n	8004490 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 0304 	and.w	r3, r3, #4
 800442a:	2b00      	cmp	r3, #0
 800442c:	d008      	beq.n	8004440 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800442e:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	4918      	ldr	r1, [pc, #96]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 800443c:	4313      	orrs	r3, r2
 800443e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d009      	beq.n	8004460 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800444c:	4b13      	ldr	r3, [pc, #76]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	691b      	ldr	r3, [r3, #16]
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	4910      	ldr	r1, [pc, #64]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 800445c:	4313      	orrs	r3, r2
 800445e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004460:	f000 f824 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 8004464:	4602      	mov	r2, r0
 8004466:	4b0d      	ldr	r3, [pc, #52]	@ (800449c <HAL_RCC_ClockConfig+0x1f0>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	091b      	lsrs	r3, r3, #4
 800446c:	f003 030f 	and.w	r3, r3, #15
 8004470:	490b      	ldr	r1, [pc, #44]	@ (80044a0 <HAL_RCC_ClockConfig+0x1f4>)
 8004472:	5ccb      	ldrb	r3, [r1, r3]
 8004474:	f003 031f 	and.w	r3, r3, #31
 8004478:	fa22 f303 	lsr.w	r3, r2, r3
 800447c:	4a09      	ldr	r2, [pc, #36]	@ (80044a4 <HAL_RCC_ClockConfig+0x1f8>)
 800447e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004480:	4b09      	ldr	r3, [pc, #36]	@ (80044a8 <HAL_RCC_ClockConfig+0x1fc>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4618      	mov	r0, r3
 8004486:	f7fd f819 	bl	80014bc <HAL_InitTick>
 800448a:	4603      	mov	r3, r0
 800448c:	72fb      	strb	r3, [r7, #11]

  return status;
 800448e:	7afb      	ldrb	r3, [r7, #11]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	40022000 	.word	0x40022000
 800449c:	40021000 	.word	0x40021000
 80044a0:	0800c450 	.word	0x0800c450
 80044a4:	20000000 	.word	0x20000000
 80044a8:	20000004 	.word	0x20000004

080044ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b089      	sub	sp, #36	@ 0x24
 80044b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	61fb      	str	r3, [r7, #28]
 80044b6:	2300      	movs	r3, #0
 80044b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044ba:	4b3e      	ldr	r3, [pc, #248]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 030c 	and.w	r3, r3, #12
 80044c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044c4:	4b3b      	ldr	r3, [pc, #236]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	f003 0303 	and.w	r3, r3, #3
 80044cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <HAL_RCC_GetSysClockFreq+0x34>
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	2b0c      	cmp	r3, #12
 80044d8:	d121      	bne.n	800451e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d11e      	bne.n	800451e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044e0:	4b34      	ldr	r3, [pc, #208]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0308 	and.w	r3, r3, #8
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d107      	bne.n	80044fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044ec:	4b31      	ldr	r3, [pc, #196]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044f2:	0a1b      	lsrs	r3, r3, #8
 80044f4:	f003 030f 	and.w	r3, r3, #15
 80044f8:	61fb      	str	r3, [r7, #28]
 80044fa:	e005      	b.n	8004508 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044fc:	4b2d      	ldr	r3, [pc, #180]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	f003 030f 	and.w	r3, r3, #15
 8004506:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004508:	4a2b      	ldr	r2, [pc, #172]	@ (80045b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004510:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10d      	bne.n	8004534 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800451c:	e00a      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	2b04      	cmp	r3, #4
 8004522:	d102      	bne.n	800452a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004524:	4b25      	ldr	r3, [pc, #148]	@ (80045bc <HAL_RCC_GetSysClockFreq+0x110>)
 8004526:	61bb      	str	r3, [r7, #24]
 8004528:	e004      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	2b08      	cmp	r3, #8
 800452e:	d101      	bne.n	8004534 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004530:	4b23      	ldr	r3, [pc, #140]	@ (80045c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004532:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	2b0c      	cmp	r3, #12
 8004538:	d134      	bne.n	80045a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800453a:	4b1e      	ldr	r3, [pc, #120]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d003      	beq.n	8004552 <HAL_RCC_GetSysClockFreq+0xa6>
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	2b03      	cmp	r3, #3
 800454e:	d003      	beq.n	8004558 <HAL_RCC_GetSysClockFreq+0xac>
 8004550:	e005      	b.n	800455e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004552:	4b1a      	ldr	r3, [pc, #104]	@ (80045bc <HAL_RCC_GetSysClockFreq+0x110>)
 8004554:	617b      	str	r3, [r7, #20]
      break;
 8004556:	e005      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004558:	4b19      	ldr	r3, [pc, #100]	@ (80045c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800455a:	617b      	str	r3, [r7, #20]
      break;
 800455c:	e002      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	617b      	str	r3, [r7, #20]
      break;
 8004562:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004564:	4b13      	ldr	r3, [pc, #76]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	091b      	lsrs	r3, r3, #4
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	3301      	adds	r3, #1
 8004570:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004572:	4b10      	ldr	r3, [pc, #64]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	0a1b      	lsrs	r3, r3, #8
 8004578:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	fb03 f202 	mul.w	r2, r3, r2
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	fbb2 f3f3 	udiv	r3, r2, r3
 8004588:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800458a:	4b0a      	ldr	r3, [pc, #40]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	0e5b      	lsrs	r3, r3, #25
 8004590:	f003 0303 	and.w	r3, r3, #3
 8004594:	3301      	adds	r3, #1
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80045a4:	69bb      	ldr	r3, [r7, #24]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3724      	adds	r7, #36	@ 0x24
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	40021000 	.word	0x40021000
 80045b8:	0800c468 	.word	0x0800c468
 80045bc:	00f42400 	.word	0x00f42400
 80045c0:	007a1200 	.word	0x007a1200

080045c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045c8:	4b03      	ldr	r3, [pc, #12]	@ (80045d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045ca:	681b      	ldr	r3, [r3, #0]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	20000000 	.word	0x20000000

080045dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80045e0:	f7ff fff0 	bl	80045c4 <HAL_RCC_GetHCLKFreq>
 80045e4:	4602      	mov	r2, r0
 80045e6:	4b06      	ldr	r3, [pc, #24]	@ (8004600 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	0a1b      	lsrs	r3, r3, #8
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	4904      	ldr	r1, [pc, #16]	@ (8004604 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045f2:	5ccb      	ldrb	r3, [r1, r3]
 80045f4:	f003 031f 	and.w	r3, r3, #31
 80045f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40021000 	.word	0x40021000
 8004604:	0800c460 	.word	0x0800c460

08004608 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800460c:	f7ff ffda 	bl	80045c4 <HAL_RCC_GetHCLKFreq>
 8004610:	4602      	mov	r2, r0
 8004612:	4b06      	ldr	r3, [pc, #24]	@ (800462c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	0adb      	lsrs	r3, r3, #11
 8004618:	f003 0307 	and.w	r3, r3, #7
 800461c:	4904      	ldr	r1, [pc, #16]	@ (8004630 <HAL_RCC_GetPCLK2Freq+0x28>)
 800461e:	5ccb      	ldrb	r3, [r1, r3]
 8004620:	f003 031f 	and.w	r3, r3, #31
 8004624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004628:	4618      	mov	r0, r3
 800462a:	bd80      	pop	{r7, pc}
 800462c:	40021000 	.word	0x40021000
 8004630:	0800c460 	.word	0x0800c460

08004634 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	220f      	movs	r2, #15
 8004642:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004644:	4b12      	ldr	r3, [pc, #72]	@ (8004690 <HAL_RCC_GetClockConfig+0x5c>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 0203 	and.w	r2, r3, #3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004650:	4b0f      	ldr	r3, [pc, #60]	@ (8004690 <HAL_RCC_GetClockConfig+0x5c>)
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800465c:	4b0c      	ldr	r3, [pc, #48]	@ (8004690 <HAL_RCC_GetClockConfig+0x5c>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004668:	4b09      	ldr	r3, [pc, #36]	@ (8004690 <HAL_RCC_GetClockConfig+0x5c>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	08db      	lsrs	r3, r3, #3
 800466e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004676:	4b07      	ldr	r3, [pc, #28]	@ (8004694 <HAL_RCC_GetClockConfig+0x60>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0207 	and.w	r2, r3, #7
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	601a      	str	r2, [r3, #0]
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	40021000 	.word	0x40021000
 8004694:	40022000 	.word	0x40022000

08004698 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80046a0:	2300      	movs	r3, #0
 80046a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80046a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80046b0:	f7ff f8f0 	bl	8003894 <HAL_PWREx_GetVoltageRange>
 80046b4:	6178      	str	r0, [r7, #20]
 80046b6:	e014      	b.n	80046e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046b8:	4b25      	ldr	r3, [pc, #148]	@ (8004750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046bc:	4a24      	ldr	r2, [pc, #144]	@ (8004750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80046c4:	4b22      	ldr	r3, [pc, #136]	@ (8004750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80046d0:	f7ff f8e0 	bl	8003894 <HAL_PWREx_GetVoltageRange>
 80046d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80046d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046da:	4a1d      	ldr	r2, [pc, #116]	@ (8004750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046e8:	d10b      	bne.n	8004702 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b80      	cmp	r3, #128	@ 0x80
 80046ee:	d919      	bls.n	8004724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80046f4:	d902      	bls.n	80046fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046f6:	2302      	movs	r3, #2
 80046f8:	613b      	str	r3, [r7, #16]
 80046fa:	e013      	b.n	8004724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046fc:	2301      	movs	r3, #1
 80046fe:	613b      	str	r3, [r7, #16]
 8004700:	e010      	b.n	8004724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b80      	cmp	r3, #128	@ 0x80
 8004706:	d902      	bls.n	800470e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004708:	2303      	movs	r3, #3
 800470a:	613b      	str	r3, [r7, #16]
 800470c:	e00a      	b.n	8004724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b80      	cmp	r3, #128	@ 0x80
 8004712:	d102      	bne.n	800471a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004714:	2302      	movs	r3, #2
 8004716:	613b      	str	r3, [r7, #16]
 8004718:	e004      	b.n	8004724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b70      	cmp	r3, #112	@ 0x70
 800471e:	d101      	bne.n	8004724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004720:	2301      	movs	r3, #1
 8004722:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004724:	4b0b      	ldr	r3, [pc, #44]	@ (8004754 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f023 0207 	bic.w	r2, r3, #7
 800472c:	4909      	ldr	r1, [pc, #36]	@ (8004754 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	4313      	orrs	r3, r2
 8004732:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004734:	4b07      	ldr	r3, [pc, #28]	@ (8004754 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0307 	and.w	r3, r3, #7
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	429a      	cmp	r2, r3
 8004740:	d001      	beq.n	8004746 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e000      	b.n	8004748 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	40021000 	.word	0x40021000
 8004754:	40022000 	.word	0x40022000

08004758 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004760:	2300      	movs	r3, #0
 8004762:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004764:	2300      	movs	r3, #0
 8004766:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004770:	2b00      	cmp	r3, #0
 8004772:	d041      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004778:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800477c:	d02a      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800477e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004782:	d824      	bhi.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004784:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004788:	d008      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800478a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800478e:	d81e      	bhi.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00a      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004794:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004798:	d010      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800479a:	e018      	b.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800479c:	4b86      	ldr	r3, [pc, #536]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	4a85      	ldr	r2, [pc, #532]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047a6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047a8:	e015      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3304      	adds	r3, #4
 80047ae:	2100      	movs	r1, #0
 80047b0:	4618      	mov	r0, r3
 80047b2:	f000 facb 	bl	8004d4c <RCCEx_PLLSAI1_Config>
 80047b6:	4603      	mov	r3, r0
 80047b8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047ba:	e00c      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3320      	adds	r3, #32
 80047c0:	2100      	movs	r1, #0
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 fbb6 	bl	8004f34 <RCCEx_PLLSAI2_Config>
 80047c8:	4603      	mov	r3, r0
 80047ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047cc:	e003      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	74fb      	strb	r3, [r7, #19]
      break;
 80047d2:	e000      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80047d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047d6:	7cfb      	ldrb	r3, [r7, #19]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10b      	bne.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047dc:	4b76      	ldr	r3, [pc, #472]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047ea:	4973      	ldr	r1, [pc, #460]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ec:	4313      	orrs	r3, r2
 80047ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80047f2:	e001      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047f4:	7cfb      	ldrb	r3, [r7, #19]
 80047f6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d041      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004808:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800480c:	d02a      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800480e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004812:	d824      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004814:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004818:	d008      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800481a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800481e:	d81e      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00a      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004824:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004828:	d010      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800482a:	e018      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800482c:	4b62      	ldr	r3, [pc, #392]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	4a61      	ldr	r2, [pc, #388]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004832:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004836:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004838:	e015      	b.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3304      	adds	r3, #4
 800483e:	2100      	movs	r1, #0
 8004840:	4618      	mov	r0, r3
 8004842:	f000 fa83 	bl	8004d4c <RCCEx_PLLSAI1_Config>
 8004846:	4603      	mov	r3, r0
 8004848:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800484a:	e00c      	b.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	3320      	adds	r3, #32
 8004850:	2100      	movs	r1, #0
 8004852:	4618      	mov	r0, r3
 8004854:	f000 fb6e 	bl	8004f34 <RCCEx_PLLSAI2_Config>
 8004858:	4603      	mov	r3, r0
 800485a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800485c:	e003      	b.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	74fb      	strb	r3, [r7, #19]
      break;
 8004862:	e000      	b.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004864:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004866:	7cfb      	ldrb	r3, [r7, #19]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d10b      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800486c:	4b52      	ldr	r3, [pc, #328]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800486e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004872:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800487a:	494f      	ldr	r1, [pc, #316]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800487c:	4313      	orrs	r3, r2
 800487e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004882:	e001      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004884:	7cfb      	ldrb	r3, [r7, #19]
 8004886:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004890:	2b00      	cmp	r3, #0
 8004892:	f000 80a0 	beq.w	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004896:	2300      	movs	r3, #0
 8004898:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800489a:	4b47      	ldr	r3, [pc, #284]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800489c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d101      	bne.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80048a6:	2301      	movs	r3, #1
 80048a8:	e000      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x154>
 80048aa:	2300      	movs	r3, #0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00d      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048b0:	4b41      	ldr	r3, [pc, #260]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b4:	4a40      	ldr	r2, [pc, #256]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80048bc:	4b3e      	ldr	r3, [pc, #248]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048c4:	60bb      	str	r3, [r7, #8]
 80048c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048c8:	2301      	movs	r3, #1
 80048ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048cc:	4b3b      	ldr	r3, [pc, #236]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a3a      	ldr	r2, [pc, #232]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048d8:	f7fd ffee 	bl	80028b8 <HAL_GetTick>
 80048dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048de:	e009      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048e0:	f7fd ffea 	bl	80028b8 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d902      	bls.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	74fb      	strb	r3, [r7, #19]
        break;
 80048f2:	e005      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048f4:	4b31      	ldr	r3, [pc, #196]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0ef      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004900:	7cfb      	ldrb	r3, [r7, #19]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d15c      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004906:	4b2c      	ldr	r3, [pc, #176]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800490c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004910:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d01f      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	429a      	cmp	r2, r3
 8004922:	d019      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004924:	4b24      	ldr	r3, [pc, #144]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800492e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004930:	4b21      	ldr	r3, [pc, #132]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004936:	4a20      	ldr	r2, [pc, #128]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800493c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004940:	4b1d      	ldr	r3, [pc, #116]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004946:	4a1c      	ldr	r2, [pc, #112]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800494c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004950:	4a19      	ldr	r2, [pc, #100]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d016      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004962:	f7fd ffa9 	bl	80028b8 <HAL_GetTick>
 8004966:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004968:	e00b      	b.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800496a:	f7fd ffa5 	bl	80028b8 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004978:	4293      	cmp	r3, r2
 800497a:	d902      	bls.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	74fb      	strb	r3, [r7, #19]
            break;
 8004980:	e006      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004982:	4b0d      	ldr	r3, [pc, #52]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0ec      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004990:	7cfb      	ldrb	r3, [r7, #19]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10c      	bne.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004996:	4b08      	ldr	r3, [pc, #32]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800499c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049a6:	4904      	ldr	r1, [pc, #16]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80049ae:	e009      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049b0:	7cfb      	ldrb	r3, [r7, #19]
 80049b2:	74bb      	strb	r3, [r7, #18]
 80049b4:	e006      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80049b6:	bf00      	nop
 80049b8:	40021000 	.word	0x40021000
 80049bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049c0:	7cfb      	ldrb	r3, [r7, #19]
 80049c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049c4:	7c7b      	ldrb	r3, [r7, #17]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d105      	bne.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049ca:	4b9e      	ldr	r3, [pc, #632]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ce:	4a9d      	ldr	r2, [pc, #628]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00a      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049e2:	4b98      	ldr	r3, [pc, #608]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e8:	f023 0203 	bic.w	r2, r3, #3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f0:	4994      	ldr	r1, [pc, #592]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0302 	and.w	r3, r3, #2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00a      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a04:	4b8f      	ldr	r3, [pc, #572]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0a:	f023 020c 	bic.w	r2, r3, #12
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a12:	498c      	ldr	r1, [pc, #560]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0304 	and.w	r3, r3, #4
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a26:	4b87      	ldr	r3, [pc, #540]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a34:	4983      	ldr	r1, [pc, #524]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0308 	and.w	r3, r3, #8
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00a      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a48:	4b7e      	ldr	r3, [pc, #504]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a56:	497b      	ldr	r1, [pc, #492]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00a      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a6a:	4b76      	ldr	r3, [pc, #472]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a78:	4972      	ldr	r1, [pc, #456]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0320 	and.w	r3, r3, #32
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00a      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a8c:	4b6d      	ldr	r3, [pc, #436]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a92:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a9a:	496a      	ldr	r1, [pc, #424]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00a      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004aae:	4b65      	ldr	r3, [pc, #404]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004abc:	4961      	ldr	r1, [pc, #388]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00a      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ad0:	4b5c      	ldr	r3, [pc, #368]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ade:	4959      	ldr	r1, [pc, #356]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00a      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004af2:	4b54      	ldr	r3, [pc, #336]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b00:	4950      	ldr	r1, [pc, #320]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00a      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b14:	4b4b      	ldr	r3, [pc, #300]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b1a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b22:	4948      	ldr	r1, [pc, #288]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00a      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b36:	4b43      	ldr	r3, [pc, #268]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b44:	493f      	ldr	r1, [pc, #252]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d028      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b58:	4b3a      	ldr	r3, [pc, #232]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b66:	4937      	ldr	r1, [pc, #220]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b76:	d106      	bne.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b78:	4b32      	ldr	r3, [pc, #200]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	4a31      	ldr	r2, [pc, #196]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b82:	60d3      	str	r3, [r2, #12]
 8004b84:	e011      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b8e:	d10c      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	3304      	adds	r3, #4
 8004b94:	2101      	movs	r1, #1
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 f8d8 	bl	8004d4c <RCCEx_PLLSAI1_Config>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004ba0:	7cfb      	ldrb	r3, [r7, #19]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004ba6:	7cfb      	ldrb	r3, [r7, #19]
 8004ba8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d028      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004bb6:	4b23      	ldr	r3, [pc, #140]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bbc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc4:	491f      	ldr	r1, [pc, #124]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bd4:	d106      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	4a1a      	ldr	r2, [pc, #104]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bdc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004be0:	60d3      	str	r3, [r2, #12]
 8004be2:	e011      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bec:	d10c      	bne.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3304      	adds	r3, #4
 8004bf2:	2101      	movs	r1, #1
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f000 f8a9 	bl	8004d4c <RCCEx_PLLSAI1_Config>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bfe:	7cfb      	ldrb	r3, [r7, #19]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004c04:	7cfb      	ldrb	r3, [r7, #19]
 8004c06:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d02b      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c14:	4b0b      	ldr	r3, [pc, #44]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c22:	4908      	ldr	r1, [pc, #32]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c32:	d109      	bne.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c34:	4b03      	ldr	r3, [pc, #12]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	4a02      	ldr	r2, [pc, #8]	@ (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c3e:	60d3      	str	r3, [r2, #12]
 8004c40:	e014      	b.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004c42:	bf00      	nop
 8004c44:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c50:	d10c      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	3304      	adds	r3, #4
 8004c56:	2101      	movs	r1, #1
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f000 f877 	bl	8004d4c <RCCEx_PLLSAI1_Config>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c62:	7cfb      	ldrb	r3, [r7, #19]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d001      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004c68:	7cfb      	ldrb	r3, [r7, #19]
 8004c6a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d02f      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c78:	4b2b      	ldr	r3, [pc, #172]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c7e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c86:	4928      	ldr	r1, [pc, #160]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c96:	d10d      	bne.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	2102      	movs	r1, #2
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f000 f854 	bl	8004d4c <RCCEx_PLLSAI1_Config>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ca8:	7cfb      	ldrb	r3, [r7, #19]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d014      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004cae:	7cfb      	ldrb	r3, [r7, #19]
 8004cb0:	74bb      	strb	r3, [r7, #18]
 8004cb2:	e011      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cbc:	d10c      	bne.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	3320      	adds	r3, #32
 8004cc2:	2102      	movs	r1, #2
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f000 f935 	bl	8004f34 <RCCEx_PLLSAI2_Config>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cce:	7cfb      	ldrb	r3, [r7, #19]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d001      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004cd4:	7cfb      	ldrb	r3, [r7, #19]
 8004cd6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00a      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ce4:	4b10      	ldr	r3, [pc, #64]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cea:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cf2:	490d      	ldr	r1, [pc, #52]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00b      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d06:	4b08      	ldr	r3, [pc, #32]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d0c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d16:	4904      	ldr	r1, [pc, #16]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004d1e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3718      	adds	r7, #24
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	40021000 	.word	0x40021000

08004d2c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004d30:	4b05      	ldr	r3, [pc, #20]	@ (8004d48 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a04      	ldr	r2, [pc, #16]	@ (8004d48 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004d36:	f043 0304 	orr.w	r3, r3, #4
 8004d3a:	6013      	str	r3, [r2, #0]
}
 8004d3c:	bf00      	nop
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	40021000 	.word	0x40021000

08004d4c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d56:	2300      	movs	r3, #0
 8004d58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d5a:	4b75      	ldr	r3, [pc, #468]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	f003 0303 	and.w	r3, r3, #3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d018      	beq.n	8004d98 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d66:	4b72      	ldr	r3, [pc, #456]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	f003 0203 	and.w	r2, r3, #3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d10d      	bne.n	8004d92 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
       ||
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d009      	beq.n	8004d92 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d7e:	4b6c      	ldr	r3, [pc, #432]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	091b      	lsrs	r3, r3, #4
 8004d84:	f003 0307 	and.w	r3, r3, #7
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
       ||
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d047      	beq.n	8004e22 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	73fb      	strb	r3, [r7, #15]
 8004d96:	e044      	b.n	8004e22 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b03      	cmp	r3, #3
 8004d9e:	d018      	beq.n	8004dd2 <RCCEx_PLLSAI1_Config+0x86>
 8004da0:	2b03      	cmp	r3, #3
 8004da2:	d825      	bhi.n	8004df0 <RCCEx_PLLSAI1_Config+0xa4>
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d002      	beq.n	8004dae <RCCEx_PLLSAI1_Config+0x62>
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d009      	beq.n	8004dc0 <RCCEx_PLLSAI1_Config+0x74>
 8004dac:	e020      	b.n	8004df0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004dae:	4b60      	ldr	r3, [pc, #384]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d11d      	bne.n	8004df6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dbe:	e01a      	b.n	8004df6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004dc0:	4b5b      	ldr	r3, [pc, #364]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d116      	bne.n	8004dfa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dd0:	e013      	b.n	8004dfa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004dd2:	4b57      	ldr	r3, [pc, #348]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10f      	bne.n	8004dfe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004dde:	4b54      	ldr	r3, [pc, #336]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d109      	bne.n	8004dfe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004dee:	e006      	b.n	8004dfe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	73fb      	strb	r3, [r7, #15]
      break;
 8004df4:	e004      	b.n	8004e00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004df6:	bf00      	nop
 8004df8:	e002      	b.n	8004e00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dfa:	bf00      	nop
 8004dfc:	e000      	b.n	8004e00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dfe:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e00:	7bfb      	ldrb	r3, [r7, #15]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10d      	bne.n	8004e22 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e06:	4b4a      	ldr	r3, [pc, #296]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6819      	ldr	r1, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	011b      	lsls	r3, r3, #4
 8004e1a:	430b      	orrs	r3, r1
 8004e1c:	4944      	ldr	r1, [pc, #272]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e22:	7bfb      	ldrb	r3, [r7, #15]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d17d      	bne.n	8004f24 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004e28:	4b41      	ldr	r3, [pc, #260]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a40      	ldr	r2, [pc, #256]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e34:	f7fd fd40 	bl	80028b8 <HAL_GetTick>
 8004e38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e3a:	e009      	b.n	8004e50 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e3c:	f7fd fd3c 	bl	80028b8 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d902      	bls.n	8004e50 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	73fb      	strb	r3, [r7, #15]
        break;
 8004e4e:	e005      	b.n	8004e5c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e50:	4b37      	ldr	r3, [pc, #220]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d1ef      	bne.n	8004e3c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d160      	bne.n	8004f24 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d111      	bne.n	8004e8c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e68:	4b31      	ldr	r3, [pc, #196]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004e70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6892      	ldr	r2, [r2, #8]
 8004e78:	0211      	lsls	r1, r2, #8
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	68d2      	ldr	r2, [r2, #12]
 8004e7e:	0912      	lsrs	r2, r2, #4
 8004e80:	0452      	lsls	r2, r2, #17
 8004e82:	430a      	orrs	r2, r1
 8004e84:	492a      	ldr	r1, [pc, #168]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e86:	4313      	orrs	r3, r2
 8004e88:	610b      	str	r3, [r1, #16]
 8004e8a:	e027      	b.n	8004edc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d112      	bne.n	8004eb8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e92:	4b27      	ldr	r3, [pc, #156]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004e9a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	6892      	ldr	r2, [r2, #8]
 8004ea2:	0211      	lsls	r1, r2, #8
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	6912      	ldr	r2, [r2, #16]
 8004ea8:	0852      	lsrs	r2, r2, #1
 8004eaa:	3a01      	subs	r2, #1
 8004eac:	0552      	lsls	r2, r2, #21
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	491f      	ldr	r1, [pc, #124]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	610b      	str	r3, [r1, #16]
 8004eb6:	e011      	b.n	8004edc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004ec0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6892      	ldr	r2, [r2, #8]
 8004ec8:	0211      	lsls	r1, r2, #8
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6952      	ldr	r2, [r2, #20]
 8004ece:	0852      	lsrs	r2, r2, #1
 8004ed0:	3a01      	subs	r2, #1
 8004ed2:	0652      	lsls	r2, r2, #25
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	4916      	ldr	r1, [pc, #88]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004edc:	4b14      	ldr	r3, [pc, #80]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a13      	ldr	r2, [pc, #76]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ee2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ee6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee8:	f7fd fce6 	bl	80028b8 <HAL_GetTick>
 8004eec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004eee:	e009      	b.n	8004f04 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ef0:	f7fd fce2 	bl	80028b8 <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d902      	bls.n	8004f04 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	73fb      	strb	r3, [r7, #15]
          break;
 8004f02:	e005      	b.n	8004f10 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f04:	4b0a      	ldr	r3, [pc, #40]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d0ef      	beq.n	8004ef0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004f10:	7bfb      	ldrb	r3, [r7, #15]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d106      	bne.n	8004f24 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004f16:	4b06      	ldr	r3, [pc, #24]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f18:	691a      	ldr	r2, [r3, #16]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	4904      	ldr	r1, [pc, #16]	@ (8004f30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	40021000 	.word	0x40021000

08004f34 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f42:	4b6a      	ldr	r3, [pc, #424]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f003 0303 	and.w	r3, r3, #3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d018      	beq.n	8004f80 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f4e:	4b67      	ldr	r3, [pc, #412]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	f003 0203 	and.w	r2, r3, #3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d10d      	bne.n	8004f7a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
       ||
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d009      	beq.n	8004f7a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004f66:	4b61      	ldr	r3, [pc, #388]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	091b      	lsrs	r3, r3, #4
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	1c5a      	adds	r2, r3, #1
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
       ||
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d047      	beq.n	800500a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	73fb      	strb	r3, [r7, #15]
 8004f7e:	e044      	b.n	800500a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2b03      	cmp	r3, #3
 8004f86:	d018      	beq.n	8004fba <RCCEx_PLLSAI2_Config+0x86>
 8004f88:	2b03      	cmp	r3, #3
 8004f8a:	d825      	bhi.n	8004fd8 <RCCEx_PLLSAI2_Config+0xa4>
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d002      	beq.n	8004f96 <RCCEx_PLLSAI2_Config+0x62>
 8004f90:	2b02      	cmp	r3, #2
 8004f92:	d009      	beq.n	8004fa8 <RCCEx_PLLSAI2_Config+0x74>
 8004f94:	e020      	b.n	8004fd8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f96:	4b55      	ldr	r3, [pc, #340]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0302 	and.w	r3, r3, #2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d11d      	bne.n	8004fde <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fa6:	e01a      	b.n	8004fde <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004fa8:	4b50      	ldr	r3, [pc, #320]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d116      	bne.n	8004fe2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fb8:	e013      	b.n	8004fe2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004fba:	4b4c      	ldr	r3, [pc, #304]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10f      	bne.n	8004fe6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004fc6:	4b49      	ldr	r3, [pc, #292]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d109      	bne.n	8004fe6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004fd6:	e006      	b.n	8004fe6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	73fb      	strb	r3, [r7, #15]
      break;
 8004fdc:	e004      	b.n	8004fe8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fde:	bf00      	nop
 8004fe0:	e002      	b.n	8004fe8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fe2:	bf00      	nop
 8004fe4:	e000      	b.n	8004fe8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fe6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10d      	bne.n	800500a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004fee:	4b3f      	ldr	r3, [pc, #252]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6819      	ldr	r1, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	3b01      	subs	r3, #1
 8005000:	011b      	lsls	r3, r3, #4
 8005002:	430b      	orrs	r3, r1
 8005004:	4939      	ldr	r1, [pc, #228]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8005006:	4313      	orrs	r3, r2
 8005008:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800500a:	7bfb      	ldrb	r3, [r7, #15]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d167      	bne.n	80050e0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005010:	4b36      	ldr	r3, [pc, #216]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a35      	ldr	r2, [pc, #212]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8005016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800501a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800501c:	f7fd fc4c 	bl	80028b8 <HAL_GetTick>
 8005020:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005022:	e009      	b.n	8005038 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005024:	f7fd fc48 	bl	80028b8 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b02      	cmp	r3, #2
 8005030:	d902      	bls.n	8005038 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	73fb      	strb	r3, [r7, #15]
        break;
 8005036:	e005      	b.n	8005044 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005038:	4b2c      	ldr	r3, [pc, #176]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1ef      	bne.n	8005024 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005044:	7bfb      	ldrb	r3, [r7, #15]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d14a      	bne.n	80050e0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d111      	bne.n	8005074 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005050:	4b26      	ldr	r3, [pc, #152]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8005052:	695b      	ldr	r3, [r3, #20]
 8005054:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6892      	ldr	r2, [r2, #8]
 8005060:	0211      	lsls	r1, r2, #8
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	68d2      	ldr	r2, [r2, #12]
 8005066:	0912      	lsrs	r2, r2, #4
 8005068:	0452      	lsls	r2, r2, #17
 800506a:	430a      	orrs	r2, r1
 800506c:	491f      	ldr	r1, [pc, #124]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800506e:	4313      	orrs	r3, r2
 8005070:	614b      	str	r3, [r1, #20]
 8005072:	e011      	b.n	8005098 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005074:	4b1d      	ldr	r3, [pc, #116]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800507c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6892      	ldr	r2, [r2, #8]
 8005084:	0211      	lsls	r1, r2, #8
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6912      	ldr	r2, [r2, #16]
 800508a:	0852      	lsrs	r2, r2, #1
 800508c:	3a01      	subs	r2, #1
 800508e:	0652      	lsls	r2, r2, #25
 8005090:	430a      	orrs	r2, r1
 8005092:	4916      	ldr	r1, [pc, #88]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8005094:	4313      	orrs	r3, r2
 8005096:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005098:	4b14      	ldr	r3, [pc, #80]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a13      	ldr	r2, [pc, #76]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800509e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a4:	f7fd fc08 	bl	80028b8 <HAL_GetTick>
 80050a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050aa:	e009      	b.n	80050c0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80050ac:	f7fd fc04 	bl	80028b8 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d902      	bls.n	80050c0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	73fb      	strb	r3, [r7, #15]
          break;
 80050be:	e005      	b.n	80050cc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050c0:	4b0a      	ldr	r3, [pc, #40]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0ef      	beq.n	80050ac <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80050cc:	7bfb      	ldrb	r3, [r7, #15]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d106      	bne.n	80050e0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80050d2:	4b06      	ldr	r3, [pc, #24]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80050d4:	695a      	ldr	r2, [r3, #20]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	4904      	ldr	r1, [pc, #16]	@ (80050ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80050e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	40021000 	.word	0x40021000

080050f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e095      	b.n	800522e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005106:	2b00      	cmp	r3, #0
 8005108:	d108      	bne.n	800511c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005112:	d009      	beq.n	8005128 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	61da      	str	r2, [r3, #28]
 800511a:	e005      	b.n	8005128 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b00      	cmp	r3, #0
 8005138:	d106      	bne.n	8005148 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f7fc f80c 	bl	8001160 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800515e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005168:	d902      	bls.n	8005170 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800516a:	2300      	movs	r3, #0
 800516c:	60fb      	str	r3, [r7, #12]
 800516e:	e002      	b.n	8005176 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005170:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005174:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800517e:	d007      	beq.n	8005190 <HAL_SPI_Init+0xa0>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005188:	d002      	beq.n	8005190 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051a0:	431a      	orrs	r2, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	f003 0302 	and.w	r3, r3, #2
 80051aa:	431a      	orrs	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	431a      	orrs	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051be:	431a      	orrs	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051c8:	431a      	orrs	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a1b      	ldr	r3, [r3, #32]
 80051ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051d2:	ea42 0103 	orr.w	r1, r2, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	0c1b      	lsrs	r3, r3, #16
 80051ec:	f003 0204 	and.w	r2, r3, #4
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f4:	f003 0310 	and.w	r3, r3, #16
 80051f8:	431a      	orrs	r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051fe:	f003 0308 	and.w	r3, r3, #8
 8005202:	431a      	orrs	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800520c:	ea42 0103 	orr.w	r1, r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b082      	sub	sp, #8
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e01a      	b.n	800527e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2202      	movs	r2, #2
 800524c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800525e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f7fb ffc9 	bl	80011f8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3708      	adds	r7, #8
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b088      	sub	sp, #32
 800528a:	af02      	add	r7, sp, #8
 800528c:	60f8      	str	r0, [r7, #12]
 800528e:	60b9      	str	r1, [r7, #8]
 8005290:	603b      	str	r3, [r7, #0]
 8005292:	4613      	mov	r3, r2
 8005294:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d001      	beq.n	80052a6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80052a2:	2302      	movs	r3, #2
 80052a4:	e123      	b.n	80054ee <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d002      	beq.n	80052b2 <HAL_SPI_Receive+0x2c>
 80052ac:	88fb      	ldrh	r3, [r7, #6]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e11b      	b.n	80054ee <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052be:	d112      	bne.n	80052e6 <HAL_SPI_Receive+0x60>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10e      	bne.n	80052e6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2204      	movs	r2, #4
 80052cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80052d0:	88fa      	ldrh	r2, [r7, #6]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	4613      	mov	r3, r2
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	68b9      	ldr	r1, [r7, #8]
 80052dc:	68f8      	ldr	r0, [r7, #12]
 80052de:	f000 f90a 	bl	80054f6 <HAL_SPI_TransmitReceive>
 80052e2:	4603      	mov	r3, r0
 80052e4:	e103      	b.n	80054ee <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052e6:	f7fd fae7 	bl	80028b8 <HAL_GetTick>
 80052ea:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d101      	bne.n	80052fa <HAL_SPI_Receive+0x74>
 80052f6:	2302      	movs	r3, #2
 80052f8:	e0f9      	b.n	80054ee <HAL_SPI_Receive+0x268>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2204      	movs	r2, #4
 8005306:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	88fa      	ldrh	r2, [r7, #6]
 800531a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	88fa      	ldrh	r2, [r7, #6]
 8005322:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800534c:	d908      	bls.n	8005360 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800535c:	605a      	str	r2, [r3, #4]
 800535e:	e007      	b.n	8005370 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800536e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005378:	d10f      	bne.n	800539a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005388:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005398:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a4:	2b40      	cmp	r3, #64	@ 0x40
 80053a6:	d007      	beq.n	80053b8 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053b6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053c0:	d875      	bhi.n	80054ae <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80053c2:	e037      	b.n	8005434 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d117      	bne.n	8005402 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f103 020c 	add.w	r2, r3, #12
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053de:	7812      	ldrb	r2, [r2, #0]
 80053e0:	b2d2      	uxtb	r2, r2
 80053e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e8:	1c5a      	adds	r2, r3, #1
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	3b01      	subs	r3, #1
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005400:	e018      	b.n	8005434 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005402:	f7fd fa59 	bl	80028b8 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	429a      	cmp	r2, r3
 8005410:	d803      	bhi.n	800541a <HAL_SPI_Receive+0x194>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005418:	d102      	bne.n	8005420 <HAL_SPI_Receive+0x19a>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d109      	bne.n	8005434 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e05c      	b.n	80054ee <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800543a:	b29b      	uxth	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1c1      	bne.n	80053c4 <HAL_SPI_Receive+0x13e>
 8005440:	e03b      	b.n	80054ba <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b01      	cmp	r3, #1
 800544e:	d115      	bne.n	800547c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68da      	ldr	r2, [r3, #12]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545a:	b292      	uxth	r2, r2
 800545c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005462:	1c9a      	adds	r2, r3, #2
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800546e:	b29b      	uxth	r3, r3
 8005470:	3b01      	subs	r3, #1
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800547a:	e018      	b.n	80054ae <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800547c:	f7fd fa1c 	bl	80028b8 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	683a      	ldr	r2, [r7, #0]
 8005488:	429a      	cmp	r2, r3
 800548a:	d803      	bhi.n	8005494 <HAL_SPI_Receive+0x20e>
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005492:	d102      	bne.n	800549a <HAL_SPI_Receive+0x214>
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d109      	bne.n	80054ae <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e01f      	b.n	80054ee <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1c3      	bne.n	8005442 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	6839      	ldr	r1, [r7, #0]
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 fffa 	bl	80064b8 <SPI_EndRxTransaction>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d002      	beq.n	80054d0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2220      	movs	r2, #32
 80054ce:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e000      	b.n	80054ee <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80054ec:	2300      	movs	r3, #0
  }
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80054f6:	b580      	push	{r7, lr}
 80054f8:	b08a      	sub	sp, #40	@ 0x28
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	60f8      	str	r0, [r7, #12]
 80054fe:	60b9      	str	r1, [r7, #8]
 8005500:	607a      	str	r2, [r7, #4]
 8005502:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005504:	2301      	movs	r3, #1
 8005506:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005508:	f7fd f9d6 	bl	80028b8 <HAL_GetTick>
 800550c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005514:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800551c:	887b      	ldrh	r3, [r7, #2]
 800551e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005520:	887b      	ldrh	r3, [r7, #2]
 8005522:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005524:	7ffb      	ldrb	r3, [r7, #31]
 8005526:	2b01      	cmp	r3, #1
 8005528:	d00c      	beq.n	8005544 <HAL_SPI_TransmitReceive+0x4e>
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005530:	d106      	bne.n	8005540 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d102      	bne.n	8005540 <HAL_SPI_TransmitReceive+0x4a>
 800553a:	7ffb      	ldrb	r3, [r7, #31]
 800553c:	2b04      	cmp	r3, #4
 800553e:	d001      	beq.n	8005544 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005540:	2302      	movs	r3, #2
 8005542:	e1f3      	b.n	800592c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d005      	beq.n	8005556 <HAL_SPI_TransmitReceive+0x60>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d002      	beq.n	8005556 <HAL_SPI_TransmitReceive+0x60>
 8005550:	887b      	ldrh	r3, [r7, #2]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e1e8      	b.n	800592c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005560:	2b01      	cmp	r3, #1
 8005562:	d101      	bne.n	8005568 <HAL_SPI_TransmitReceive+0x72>
 8005564:	2302      	movs	r3, #2
 8005566:	e1e1      	b.n	800592c <HAL_SPI_TransmitReceive+0x436>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b04      	cmp	r3, #4
 800557a:	d003      	beq.n	8005584 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2205      	movs	r2, #5
 8005580:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2200      	movs	r2, #0
 8005588:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	887a      	ldrh	r2, [r7, #2]
 8005594:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	887a      	ldrh	r2, [r7, #2]
 800559c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	68ba      	ldr	r2, [r7, #8]
 80055a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	887a      	ldrh	r2, [r7, #2]
 80055aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	887a      	ldrh	r2, [r7, #2]
 80055b0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80055c6:	d802      	bhi.n	80055ce <HAL_SPI_TransmitReceive+0xd8>
 80055c8:	8abb      	ldrh	r3, [r7, #20]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d908      	bls.n	80055e0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80055dc:	605a      	str	r2, [r3, #4]
 80055de:	e007      	b.n	80055f0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055ee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055fa:	2b40      	cmp	r3, #64	@ 0x40
 80055fc:	d007      	beq.n	800560e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800560c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005616:	f240 8083 	bls.w	8005720 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d002      	beq.n	8005628 <HAL_SPI_TransmitReceive+0x132>
 8005622:	8afb      	ldrh	r3, [r7, #22]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d16f      	bne.n	8005708 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800562c:	881a      	ldrh	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005638:	1c9a      	adds	r2, r3, #2
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005642:	b29b      	uxth	r3, r3
 8005644:	3b01      	subs	r3, #1
 8005646:	b29a      	uxth	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800564c:	e05c      	b.n	8005708 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b02      	cmp	r3, #2
 800565a:	d11b      	bne.n	8005694 <HAL_SPI_TransmitReceive+0x19e>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005660:	b29b      	uxth	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d016      	beq.n	8005694 <HAL_SPI_TransmitReceive+0x19e>
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	2b01      	cmp	r3, #1
 800566a:	d113      	bne.n	8005694 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005670:	881a      	ldrh	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567c:	1c9a      	adds	r2, r3, #2
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005690:	2300      	movs	r3, #0
 8005692:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d11c      	bne.n	80056dc <HAL_SPI_TransmitReceive+0x1e6>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d016      	beq.n	80056dc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68da      	ldr	r2, [r3, #12]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b8:	b292      	uxth	r2, r2
 80056ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c0:	1c9a      	adds	r2, r3, #2
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	3b01      	subs	r3, #1
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056d8:	2301      	movs	r3, #1
 80056da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80056dc:	f7fd f8ec 	bl	80028b8 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d80d      	bhi.n	8005708 <HAL_SPI_TransmitReceive+0x212>
 80056ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f2:	d009      	beq.n	8005708 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e111      	b.n	800592c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800570c:	b29b      	uxth	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d19d      	bne.n	800564e <HAL_SPI_TransmitReceive+0x158>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005718:	b29b      	uxth	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d197      	bne.n	800564e <HAL_SPI_TransmitReceive+0x158>
 800571e:	e0e5      	b.n	80058ec <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d003      	beq.n	8005730 <HAL_SPI_TransmitReceive+0x23a>
 8005728:	8afb      	ldrh	r3, [r7, #22]
 800572a:	2b01      	cmp	r3, #1
 800572c:	f040 80d1 	bne.w	80058d2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b01      	cmp	r3, #1
 8005738:	d912      	bls.n	8005760 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800573e:	881a      	ldrh	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800574a:	1c9a      	adds	r2, r3, #2
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005754:	b29b      	uxth	r3, r3
 8005756:	3b02      	subs	r3, #2
 8005758:	b29a      	uxth	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800575e:	e0b8      	b.n	80058d2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	330c      	adds	r3, #12
 800576a:	7812      	ldrb	r2, [r2, #0]
 800576c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005772:	1c5a      	adds	r2, r3, #1
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800577c:	b29b      	uxth	r3, r3
 800577e:	3b01      	subs	r3, #1
 8005780:	b29a      	uxth	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005786:	e0a4      	b.n	80058d2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b02      	cmp	r3, #2
 8005794:	d134      	bne.n	8005800 <HAL_SPI_TransmitReceive+0x30a>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800579a:	b29b      	uxth	r3, r3
 800579c:	2b00      	cmp	r3, #0
 800579e:	d02f      	beq.n	8005800 <HAL_SPI_TransmitReceive+0x30a>
 80057a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d12c      	bne.n	8005800 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d912      	bls.n	80057d6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b4:	881a      	ldrh	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c0:	1c9a      	adds	r2, r3, #2
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	3b02      	subs	r3, #2
 80057ce:	b29a      	uxth	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057d4:	e012      	b.n	80057fc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	330c      	adds	r3, #12
 80057e0:	7812      	ldrb	r2, [r2, #0]
 80057e2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e8:	1c5a      	adds	r2, r3, #1
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	3b01      	subs	r3, #1
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057fc:	2300      	movs	r3, #0
 80057fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b01      	cmp	r3, #1
 800580c:	d148      	bne.n	80058a0 <HAL_SPI_TransmitReceive+0x3aa>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d042      	beq.n	80058a0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005820:	b29b      	uxth	r3, r3
 8005822:	2b01      	cmp	r3, #1
 8005824:	d923      	bls.n	800586e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68da      	ldr	r2, [r3, #12]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005830:	b292      	uxth	r2, r2
 8005832:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005838:	1c9a      	adds	r2, r3, #2
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005844:	b29b      	uxth	r3, r3
 8005846:	3b02      	subs	r3, #2
 8005848:	b29a      	uxth	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005856:	b29b      	uxth	r3, r3
 8005858:	2b01      	cmp	r3, #1
 800585a:	d81f      	bhi.n	800589c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800586a:	605a      	str	r2, [r3, #4]
 800586c:	e016      	b.n	800589c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f103 020c 	add.w	r2, r3, #12
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800587a:	7812      	ldrb	r2, [r2, #0]
 800587c:	b2d2      	uxtb	r2, r2
 800587e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005884:	1c5a      	adds	r2, r3, #1
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005890:	b29b      	uxth	r3, r3
 8005892:	3b01      	subs	r3, #1
 8005894:	b29a      	uxth	r2, r3
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800589c:	2301      	movs	r3, #1
 800589e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80058a0:	f7fd f80a 	bl	80028b8 <HAL_GetTick>
 80058a4:	4602      	mov	r2, r0
 80058a6:	6a3b      	ldr	r3, [r7, #32]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d803      	bhi.n	80058b8 <HAL_SPI_TransmitReceive+0x3c2>
 80058b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b6:	d102      	bne.n	80058be <HAL_SPI_TransmitReceive+0x3c8>
 80058b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d109      	bne.n	80058d2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2201      	movs	r2, #1
 80058c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e02c      	b.n	800592c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f47f af55 	bne.w	8005788 <HAL_SPI_TransmitReceive+0x292>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	f47f af4e 	bne.w	8005788 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058ec:	6a3a      	ldr	r2, [r7, #32]
 80058ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f000 fe39 	bl	8006568 <SPI_EndRxTxTransaction>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d008      	beq.n	800590e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2220      	movs	r2, #32
 8005900:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e00e      	b.n	800592c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e000      	b.n	800592c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800592a:	2300      	movs	r3, #0
  }
}
 800592c:	4618      	mov	r0, r3
 800592e:	3728      	adds	r7, #40	@ 0x28
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	4613      	mov	r3, r2
 8005940:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d002      	beq.n	800594e <HAL_SPI_Transmit_IT+0x1a>
 8005948:	88fb      	ldrh	r3, [r7, #6]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e06d      	b.n	8005a2e <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b01      	cmp	r3, #1
 800595c:	d001      	beq.n	8005962 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 800595e:	2302      	movs	r3, #2
 8005960:	e065      	b.n	8005a2e <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005968:	2b01      	cmp	r3, #1
 800596a:	d101      	bne.n	8005970 <HAL_SPI_Transmit_IT+0x3c>
 800596c:	2302      	movs	r3, #2
 800596e:	e05e      	b.n	8005a2e <HAL_SPI_Transmit_IT+0xfa>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2203      	movs	r2, #3
 800597c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	88fa      	ldrh	r2, [r7, #6]
 8005990:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	88fa      	ldrh	r2, [r7, #6]
 8005996:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059bc:	d903      	bls.n	80059c6 <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	4a1e      	ldr	r2, [pc, #120]	@ (8005a3c <HAL_SPI_Transmit_IT+0x108>)
 80059c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80059c4:	e002      	b.n	80059cc <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005a40 <HAL_SPI_Transmit_IT+0x10c>)
 80059ca:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059d4:	d10f      	bne.n	80059f6 <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a00:	2b40      	cmp	r3, #64	@ 0x40
 8005a02:	d007      	beq.n	8005a14 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a12:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	685a      	ldr	r2, [r3, #4]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8005a2a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	08006237 	.word	0x08006237
 8005a40:	080061f1 	.word	0x080061f1

08005a44 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d001      	beq.n	8005a62 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8005a5e:	2302      	movs	r3, #2
 8005a60:	e092      	b.n	8005b88 <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d002      	beq.n	8005a6e <HAL_SPI_Receive_IT+0x2a>
 8005a68:	88fb      	ldrh	r3, [r7, #6]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e08a      	b.n	8005b88 <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d110      	bne.n	8005a9c <HAL_SPI_Receive_IT+0x58>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a82:	d10b      	bne.n	8005a9c <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2204      	movs	r2, #4
 8005a88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8005a8c:	88fb      	ldrh	r3, [r7, #6]
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	68b9      	ldr	r1, [r7, #8]
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 f880 	bl	8005b98 <HAL_SPI_TransmitReceive_IT>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	e075      	b.n	8005b88 <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d101      	bne.n	8005aaa <HAL_SPI_Receive_IT+0x66>
 8005aa6:	2302      	movs	r3, #2
 8005aa8:	e06e      	b.n	8005b88 <HAL_SPI_Receive_IT+0x144>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2204      	movs	r2, #4
 8005ab6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	68ba      	ldr	r2, [r7, #8]
 8005ac4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	88fa      	ldrh	r2, [r7, #6]
 8005aca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	88fa      	ldrh	r2, [r7, #6]
 8005ad2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005af6:	d90b      	bls.n	8005b10 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	685a      	ldr	r2, [r3, #4]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b06:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	4a21      	ldr	r2, [pc, #132]	@ (8005b90 <HAL_SPI_Receive_IT+0x14c>)
 8005b0c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005b0e:	e00a      	b.n	8005b26 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685a      	ldr	r2, [r3, #4]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b1e:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	4a1c      	ldr	r2, [pc, #112]	@ (8005b94 <HAL_SPI_Receive_IT+0x150>)
 8005b24:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b2e:	d10f      	bne.n	8005b50 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005b4e:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5a:	2b40      	cmp	r3, #64	@ 0x40
 8005b5c:	d007      	beq.n	8005b6e <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b6c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8005b84:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	080061a5 	.word	0x080061a5
 8005b94:	08006155 	.word	0x08006155

08005b98 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005bac:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005bb4:	7dfb      	ldrb	r3, [r7, #23]
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d00c      	beq.n	8005bd4 <HAL_SPI_TransmitReceive_IT+0x3c>
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bc0:	d106      	bne.n	8005bd0 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d102      	bne.n	8005bd0 <HAL_SPI_TransmitReceive_IT+0x38>
 8005bca:	7dfb      	ldrb	r3, [r7, #23]
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	d001      	beq.n	8005bd4 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e07d      	b.n	8005cd0 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d005      	beq.n	8005be6 <HAL_SPI_TransmitReceive_IT+0x4e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d002      	beq.n	8005be6 <HAL_SPI_TransmitReceive_IT+0x4e>
 8005be0:	887b      	ldrh	r3, [r7, #2]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d101      	bne.n	8005bea <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e072      	b.n	8005cd0 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d101      	bne.n	8005bf8 <HAL_SPI_TransmitReceive_IT+0x60>
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	e06b      	b.n	8005cd0 <HAL_SPI_TransmitReceive_IT+0x138>
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d003      	beq.n	8005c14 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2205      	movs	r2, #5
 8005c10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	887a      	ldrh	r2, [r7, #2]
 8005c24:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	887a      	ldrh	r2, [r7, #2]
 8005c2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	887a      	ldrh	r2, [r7, #2]
 8005c36:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	887a      	ldrh	r2, [r7, #2]
 8005c3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c4a:	d906      	bls.n	8005c5a <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	4a23      	ldr	r2, [pc, #140]	@ (8005cdc <HAL_SPI_TransmitReceive_IT+0x144>)
 8005c50:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	4a22      	ldr	r2, [pc, #136]	@ (8005ce0 <HAL_SPI_TransmitReceive_IT+0x148>)
 8005c56:	651a      	str	r2, [r3, #80]	@ 0x50
 8005c58:	e005      	b.n	8005c66 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	4a21      	ldr	r2, [pc, #132]	@ (8005ce4 <HAL_SPI_TransmitReceive_IT+0x14c>)
 8005c5e:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	4a21      	ldr	r2, [pc, #132]	@ (8005ce8 <HAL_SPI_TransmitReceive_IT+0x150>)
 8005c64:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c6e:	d802      	bhi.n	8005c76 <HAL_SPI_TransmitReceive_IT+0xde>
 8005c70:	887b      	ldrh	r3, [r7, #2]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d908      	bls.n	8005c88 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c84:	605a      	str	r2, [r3, #4]
 8005c86:	e007      	b.n	8005c98 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685a      	ldr	r2, [r3, #4]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005c96:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ca2:	2b40      	cmp	r3, #64	@ 0x40
 8005ca4:	d007      	beq.n	8005cb6 <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cb4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8005ccc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005cce:	2300      	movs	r3, #0
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	371c      	adds	r7, #28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr
 8005cdc:	0800608f 	.word	0x0800608f
 8005ce0:	080060f5 	.word	0x080060f5
 8005ce4:	08005f3f 	.word	0x08005f3f
 8005ce8:	08005ffd 	.word	0x08005ffd

08005cec <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b088      	sub	sp, #32
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	099b      	lsrs	r3, r3, #6
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10f      	bne.n	8005d30 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00a      	beq.n	8005d30 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	099b      	lsrs	r3, r3, #6
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d004      	beq.n	8005d30 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	4798      	blx	r3
    return;
 8005d2e:	e0d7      	b.n	8005ee0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	085b      	lsrs	r3, r3, #1
 8005d34:	f003 0301 	and.w	r3, r3, #1
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d00a      	beq.n	8005d52 <HAL_SPI_IRQHandler+0x66>
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	09db      	lsrs	r3, r3, #7
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d004      	beq.n	8005d52 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	4798      	blx	r3
    return;
 8005d50:	e0c6      	b.n	8005ee0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	095b      	lsrs	r3, r3, #5
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10c      	bne.n	8005d78 <HAL_SPI_IRQHandler+0x8c>
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	099b      	lsrs	r3, r3, #6
 8005d62:	f003 0301 	and.w	r3, r3, #1
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d106      	bne.n	8005d78 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	0a1b      	lsrs	r3, r3, #8
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 80b4 	beq.w	8005ee0 <HAL_SPI_IRQHandler+0x1f4>
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	095b      	lsrs	r3, r3, #5
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 80ad 	beq.w	8005ee0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	099b      	lsrs	r3, r3, #6
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d023      	beq.n	8005dda <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	2b03      	cmp	r3, #3
 8005d9c:	d011      	beq.n	8005dc2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005da2:	f043 0204 	orr.w	r2, r3, #4
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005daa:	2300      	movs	r3, #0
 8005dac:	617b      	str	r3, [r7, #20]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	617b      	str	r3, [r7, #20]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	617b      	str	r3, [r7, #20]
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	e00b      	b.n	8005dda <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	613b      	str	r3, [r7, #16]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	613b      	str	r3, [r7, #16]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	613b      	str	r3, [r7, #16]
 8005dd6:	693b      	ldr	r3, [r7, #16]
        return;
 8005dd8:	e082      	b.n	8005ee0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	095b      	lsrs	r3, r3, #5
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d014      	beq.n	8005e10 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dea:	f043 0201 	orr.w	r2, r3, #1
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005df2:	2300      	movs	r3, #0
 8005df4:	60fb      	str	r3, [r7, #12]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	60fb      	str	r3, [r7, #12]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e0c:	601a      	str	r2, [r3, #0]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	0a1b      	lsrs	r3, r3, #8
 8005e14:	f003 0301 	and.w	r3, r3, #1
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00c      	beq.n	8005e36 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e20:	f043 0208 	orr.w	r2, r3, #8
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005e28:	2300      	movs	r3, #0
 8005e2a:	60bb      	str	r3, [r7, #8]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	60bb      	str	r3, [r7, #8]
 8005e34:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d04f      	beq.n	8005ede <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e4c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d104      	bne.n	8005e6a <HAL_SPI_IRQHandler+0x17e>
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d034      	beq.n	8005ed4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685a      	ldr	r2, [r3, #4]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f022 0203 	bic.w	r2, r2, #3
 8005e78:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d011      	beq.n	8005ea6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e86:	4a18      	ldr	r2, [pc, #96]	@ (8005ee8 <HAL_SPI_IRQHandler+0x1fc>)
 8005e88:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7fc ff62 	bl	8002d58 <HAL_DMA_Abort_IT>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d005      	beq.n	8005ea6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d016      	beq.n	8005edc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eb2:	4a0d      	ldr	r2, [pc, #52]	@ (8005ee8 <HAL_SPI_IRQHandler+0x1fc>)
 8005eb4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f7fc ff4c 	bl	8002d58 <HAL_DMA_Abort_IT>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00a      	beq.n	8005edc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8005ed2:	e003      	b.n	8005edc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f000 f813 	bl	8005f00 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005eda:	e000      	b.n	8005ede <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005edc:	bf00      	nop
    return;
 8005ede:	bf00      	nop
  }
}
 8005ee0:	3720      	adds	r7, #32
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	08005f15 	.word	0x08005f15

08005eec <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005ef4:	bf00      	nop
 8005ef6:	370c      	adds	r7, #12
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f20:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f7ff ffe5 	bl	8005f00 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f36:	bf00      	nop
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005f3e:	b580      	push	{r7, lr}
 8005f40:	b082      	sub	sp, #8
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d923      	bls.n	8005f9a <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5c:	b292      	uxth	r2, r2
 8005f5e:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f64:	1c9a      	adds	r2, r3, #2
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	3b02      	subs	r3, #2
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d11f      	bne.n	8005fc8 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f96:	605a      	str	r2, [r3, #4]
 8005f98:	e016      	b.n	8005fc8 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f103 020c 	add.w	r2, r3, #12
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa6:	7812      	ldrb	r2, [r2, #0]
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10f      	bne.n	8005ff4 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005fe2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d102      	bne.n	8005ff4 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 fb00 	bl	80065f4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005ff4:	bf00      	nop
 8005ff6:	3708      	adds	r7, #8
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006008:	b29b      	uxth	r3, r3
 800600a:	2b01      	cmp	r3, #1
 800600c:	d912      	bls.n	8006034 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006012:	881a      	ldrh	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800601e:	1c9a      	adds	r2, r3, #2
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006028:	b29b      	uxth	r3, r3
 800602a:	3b02      	subs	r3, #2
 800602c:	b29a      	uxth	r2, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006032:	e012      	b.n	800605a <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	330c      	adds	r3, #12
 800603e:	7812      	ldrb	r2, [r2, #0]
 8006040:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006046:	1c5a      	adds	r2, r3, #1
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006050:	b29b      	uxth	r3, r3
 8006052:	3b01      	subs	r3, #1
 8006054:	b29a      	uxth	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800605e:	b29b      	uxth	r3, r3
 8006060:	2b00      	cmp	r3, #0
 8006062:	d110      	bne.n	8006086 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685a      	ldr	r2, [r3, #4]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006072:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800607a:	b29b      	uxth	r3, r3
 800607c:	2b00      	cmp	r3, #0
 800607e:	d102      	bne.n	8006086 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 fab7 	bl	80065f4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006086:	bf00      	nop
 8006088:	3708      	adds	r7, #8
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800608e:	b580      	push	{r7, lr}
 8006090:	b082      	sub	sp, #8
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68da      	ldr	r2, [r3, #12]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a0:	b292      	uxth	r2, r2
 80060a2:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a8:	1c9a      	adds	r2, r3, #2
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	3b01      	subs	r3, #1
 80060b8:	b29a      	uxth	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d10f      	bne.n	80060ec <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060da:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d102      	bne.n	80060ec <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 fa84 	bl	80065f4 <SPI_CloseRxTx_ISR>
    }
  }
}
 80060ec:	bf00      	nop
 80060ee:	3708      	adds	r7, #8
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b082      	sub	sp, #8
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006100:	881a      	ldrh	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610c:	1c9a      	adds	r2, r3, #2
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006116:	b29b      	uxth	r3, r3
 8006118:	3b01      	subs	r3, #1
 800611a:	b29a      	uxth	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006124:	b29b      	uxth	r3, r3
 8006126:	2b00      	cmp	r3, #0
 8006128:	d110      	bne.n	800614c <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	685a      	ldr	r2, [r3, #4]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006138:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006140:	b29b      	uxth	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d102      	bne.n	800614c <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 fa54 	bl	80065f4 <SPI_CloseRxTx_ISR>
    }
  }
}
 800614c:	bf00      	nop
 800614e:	3708      	adds	r7, #8
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f103 020c 	add.w	r2, r3, #12
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006168:	7812      	ldrb	r2, [r2, #0]
 800616a:	b2d2      	uxtb	r2, r2
 800616c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006172:	1c5a      	adds	r2, r3, #1
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d102      	bne.n	800619c <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 fa6e 	bl	8006678 <SPI_CloseRx_ISR>
  }
}
 800619c:	bf00      	nop
 800619e:	3708      	adds	r7, #8
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68da      	ldr	r2, [r3, #12]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b6:	b292      	uxth	r2, r2
 80061b8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061be:	1c9a      	adds	r2, r3, #2
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	3b01      	subs	r3, #1
 80061ce:	b29a      	uxth	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061dc:	b29b      	uxth	r3, r3
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d102      	bne.n	80061e8 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 fa48 	bl	8006678 <SPI_CloseRx_ISR>
  }
}
 80061e8:	bf00      	nop
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	330c      	adds	r3, #12
 8006202:	7812      	ldrb	r2, [r2, #0]
 8006204:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006214:	b29b      	uxth	r3, r3
 8006216:	3b01      	subs	r3, #1
 8006218:	b29a      	uxth	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006222:	b29b      	uxth	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	d102      	bne.n	800622e <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 fa55 	bl	80066d8 <SPI_CloseTx_ISR>
  }
}
 800622e:	bf00      	nop
 8006230:	3708      	adds	r7, #8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006236:	b580      	push	{r7, lr}
 8006238:	b082      	sub	sp, #8
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006242:	881a      	ldrh	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800624e:	1c9a      	adds	r2, r3, #2
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006258:	b29b      	uxth	r3, r3
 800625a:	3b01      	subs	r3, #1
 800625c:	b29a      	uxth	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006266:	b29b      	uxth	r3, r3
 8006268:	2b00      	cmp	r3, #0
 800626a:	d102      	bne.n	8006272 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 fa33 	bl	80066d8 <SPI_CloseTx_ISR>
  }
}
 8006272:	bf00      	nop
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
	...

0800627c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b088      	sub	sp, #32
 8006280:	af00      	add	r7, sp, #0
 8006282:	60f8      	str	r0, [r7, #12]
 8006284:	60b9      	str	r1, [r7, #8]
 8006286:	603b      	str	r3, [r7, #0]
 8006288:	4613      	mov	r3, r2
 800628a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800628c:	f7fc fb14 	bl	80028b8 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006294:	1a9b      	subs	r3, r3, r2
 8006296:	683a      	ldr	r2, [r7, #0]
 8006298:	4413      	add	r3, r2
 800629a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800629c:	f7fc fb0c 	bl	80028b8 <HAL_GetTick>
 80062a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80062a2:	4b39      	ldr	r3, [pc, #228]	@ (8006388 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	015b      	lsls	r3, r3, #5
 80062a8:	0d1b      	lsrs	r3, r3, #20
 80062aa:	69fa      	ldr	r2, [r7, #28]
 80062ac:	fb02 f303 	mul.w	r3, r2, r3
 80062b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062b2:	e055      	b.n	8006360 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ba:	d051      	beq.n	8006360 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80062bc:	f7fc fafc 	bl	80028b8 <HAL_GetTick>
 80062c0:	4602      	mov	r2, r0
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	69fa      	ldr	r2, [r7, #28]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d902      	bls.n	80062d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d13d      	bne.n	800634e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80062e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062ea:	d111      	bne.n	8006310 <SPI_WaitFlagStateUntilTimeout+0x94>
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062f4:	d004      	beq.n	8006300 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062fe:	d107      	bne.n	8006310 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800630e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006314:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006318:	d10f      	bne.n	800633a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006338:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e018      	b.n	8006380 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d102      	bne.n	800635a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006354:	2300      	movs	r3, #0
 8006356:	61fb      	str	r3, [r7, #28]
 8006358:	e002      	b.n	8006360 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	3b01      	subs	r3, #1
 800635e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689a      	ldr	r2, [r3, #8]
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	4013      	ands	r3, r2
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	429a      	cmp	r2, r3
 800636e:	bf0c      	ite	eq
 8006370:	2301      	moveq	r3, #1
 8006372:	2300      	movne	r3, #0
 8006374:	b2db      	uxtb	r3, r3
 8006376:	461a      	mov	r2, r3
 8006378:	79fb      	ldrb	r3, [r7, #7]
 800637a:	429a      	cmp	r2, r3
 800637c:	d19a      	bne.n	80062b4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	4618      	mov	r0, r3
 8006382:	3720      	adds	r7, #32
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	20000000 	.word	0x20000000

0800638c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b08a      	sub	sp, #40	@ 0x28
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]
 8006398:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800639a:	2300      	movs	r3, #0
 800639c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800639e:	f7fc fa8b 	bl	80028b8 <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a6:	1a9b      	subs	r3, r3, r2
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	4413      	add	r3, r2
 80063ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80063ae:	f7fc fa83 	bl	80028b8 <HAL_GetTick>
 80063b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	330c      	adds	r3, #12
 80063ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80063bc:	4b3d      	ldr	r3, [pc, #244]	@ (80064b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	4613      	mov	r3, r2
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4413      	add	r3, r2
 80063c6:	00da      	lsls	r2, r3, #3
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	0d1b      	lsrs	r3, r3, #20
 80063cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063ce:	fb02 f303 	mul.w	r3, r2, r3
 80063d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80063d4:	e061      	b.n	800649a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80063dc:	d107      	bne.n	80063ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d104      	bne.n	80063ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80063ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f4:	d051      	beq.n	800649a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063f6:	f7fc fa5f 	bl	80028b8 <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006402:	429a      	cmp	r2, r3
 8006404:	d902      	bls.n	800640c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006408:	2b00      	cmp	r3, #0
 800640a:	d13d      	bne.n	8006488 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	685a      	ldr	r2, [r3, #4]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800641a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006424:	d111      	bne.n	800644a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800642e:	d004      	beq.n	800643a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006438:	d107      	bne.n	800644a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006448:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006452:	d10f      	bne.n	8006474 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006462:	601a      	str	r2, [r3, #0]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006472:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e011      	b.n	80064ac <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d102      	bne.n	8006494 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800648e:	2300      	movs	r3, #0
 8006490:	627b      	str	r3, [r7, #36]	@ 0x24
 8006492:	e002      	b.n	800649a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	3b01      	subs	r3, #1
 8006498:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	689a      	ldr	r2, [r3, #8]
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4013      	ands	r3, r2
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d195      	bne.n	80063d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80064aa:	2300      	movs	r3, #0
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3728      	adds	r7, #40	@ 0x28
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	20000000 	.word	0x20000000

080064b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b086      	sub	sp, #24
 80064bc:	af02      	add	r7, sp, #8
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064cc:	d111      	bne.n	80064f2 <SPI_EndRxTransaction+0x3a>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064d6:	d004      	beq.n	80064e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064e0:	d107      	bne.n	80064f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064f0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	9300      	str	r3, [sp, #0]
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	2200      	movs	r2, #0
 80064fa:	2180      	movs	r1, #128	@ 0x80
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f7ff febd 	bl	800627c <SPI_WaitFlagStateUntilTimeout>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d007      	beq.n	8006518 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800650c:	f043 0220 	orr.w	r2, r3, #32
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006514:	2303      	movs	r3, #3
 8006516:	e023      	b.n	8006560 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006520:	d11d      	bne.n	800655e <SPI_EndRxTransaction+0xa6>
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800652a:	d004      	beq.n	8006536 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006534:	d113      	bne.n	800655e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2200      	movs	r2, #0
 800653e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	f7ff ff22 	bl	800638c <SPI_WaitFifoStateUntilTimeout>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d007      	beq.n	800655e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006552:	f043 0220 	orr.w	r2, r3, #32
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e000      	b.n	8006560 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af02      	add	r7, sp, #8
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	9300      	str	r3, [sp, #0]
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	2200      	movs	r2, #0
 800657c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006580:	68f8      	ldr	r0, [r7, #12]
 8006582:	f7ff ff03 	bl	800638c <SPI_WaitFifoStateUntilTimeout>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d007      	beq.n	800659c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006590:	f043 0220 	orr.w	r2, r3, #32
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e027      	b.n	80065ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	9300      	str	r3, [sp, #0]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	2200      	movs	r2, #0
 80065a4:	2180      	movs	r1, #128	@ 0x80
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f7ff fe68 	bl	800627c <SPI_WaitFlagStateUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d007      	beq.n	80065c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065b6:	f043 0220 	orr.w	r2, r3, #32
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e014      	b.n	80065ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80065ce:	68f8      	ldr	r0, [r7, #12]
 80065d0:	f7ff fedc 	bl	800638c <SPI_WaitFifoStateUntilTimeout>
 80065d4:	4603      	mov	r3, r0
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d007      	beq.n	80065ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065de:	f043 0220 	orr.w	r2, r3, #32
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e000      	b.n	80065ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065fc:	f7fc f95c 	bl	80028b8 <HAL_GetTick>
 8006600:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	685a      	ldr	r2, [r3, #4]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f022 0220 	bic.w	r2, r2, #32
 8006610:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	2164      	movs	r1, #100	@ 0x64
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7ff ffa6 	bl	8006568 <SPI_EndRxTxTransaction>
 800661c:	4603      	mov	r3, r0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d005      	beq.n	800662e <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006626:	f043 0220 	orr.w	r2, r3, #32
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006632:	2b00      	cmp	r3, #0
 8006634:	d115      	bne.n	8006662 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800663c:	b2db      	uxtb	r3, r3
 800663e:	2b04      	cmp	r3, #4
 8006640:	d107      	bne.n	8006652 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f7fc f850 	bl	80026f0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006650:	e00e      	b.n	8006670 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f7ff fc46 	bl	8005eec <HAL_SPI_TxRxCpltCallback>
}
 8006660:	e006      	b.n	8006670 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7ff fc48 	bl	8005f00 <HAL_SPI_ErrorCallback>
}
 8006670:	bf00      	nop
 8006672:	3710      	adds	r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800668e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006690:	f7fc f912 	bl	80028b8 <HAL_GetTick>
 8006694:	4603      	mov	r3, r0
 8006696:	461a      	mov	r2, r3
 8006698:	2164      	movs	r1, #100	@ 0x64
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f7ff ff0c 	bl	80064b8 <SPI_EndRxTransaction>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d005      	beq.n	80066b2 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066aa:	f043 0220 	orr.w	r2, r3, #32
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d103      	bne.n	80066ca <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f7fc f814 	bl	80026f0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80066c8:	e002      	b.n	80066d0 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f7ff fc18 	bl	8005f00 <HAL_SPI_ErrorCallback>
}
 80066d0:	bf00      	nop
 80066d2:	3708      	adds	r7, #8
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066e0:	f7fc f8ea 	bl	80028b8 <HAL_GetTick>
 80066e4:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	685a      	ldr	r2, [r3, #4]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80066f4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	2164      	movs	r1, #100	@ 0x64
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7ff ff34 	bl	8006568 <SPI_EndRxTxTransaction>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d005      	beq.n	8006712 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800670a:	f043 0220 	orr.w	r2, r3, #32
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10a      	bne.n	8006730 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800671a:	2300      	movs	r3, #0
 800671c:	60bb      	str	r3, [r7, #8]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	60bb      	str	r3, [r7, #8]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	60bb      	str	r3, [r7, #8]
 800672e:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800673c:	2b00      	cmp	r3, #0
 800673e:	d003      	beq.n	8006748 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f7ff fbdd 	bl	8005f00 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8006746:	e002      	b.n	800674e <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f7fb ffe5 	bl	8002718 <HAL_SPI_TxCpltCallback>
}
 800674e:	bf00      	nop
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b082      	sub	sp, #8
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d101      	bne.n	8006768 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e049      	b.n	80067fc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b00      	cmp	r3, #0
 8006772:	d106      	bne.n	8006782 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 f841 	bl	8006804 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2202      	movs	r2, #2
 8006786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	3304      	adds	r3, #4
 8006792:	4619      	mov	r1, r3
 8006794:	4610      	mov	r0, r2
 8006796:	f000 f9df 	bl	8006b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2201      	movs	r2, #1
 80067a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2201      	movs	r2, #1
 80067be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2201      	movs	r2, #1
 80067c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2201      	movs	r2, #1
 80067ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2201      	movs	r2, #1
 80067e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2201      	movs	r2, #1
 80067f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3708      	adds	r7, #8
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800680c:	bf00      	nop
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b01      	cmp	r3, #1
 800682a:	d001      	beq.n	8006830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800682c:	2301      	movs	r3, #1
 800682e:	e04f      	b.n	80068d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68da      	ldr	r2, [r3, #12]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f042 0201 	orr.w	r2, r2, #1
 8006846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a23      	ldr	r2, [pc, #140]	@ (80068dc <HAL_TIM_Base_Start_IT+0xc4>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d01d      	beq.n	800688e <HAL_TIM_Base_Start_IT+0x76>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800685a:	d018      	beq.n	800688e <HAL_TIM_Base_Start_IT+0x76>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a1f      	ldr	r2, [pc, #124]	@ (80068e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d013      	beq.n	800688e <HAL_TIM_Base_Start_IT+0x76>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a1e      	ldr	r2, [pc, #120]	@ (80068e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d00e      	beq.n	800688e <HAL_TIM_Base_Start_IT+0x76>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a1c      	ldr	r2, [pc, #112]	@ (80068e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d009      	beq.n	800688e <HAL_TIM_Base_Start_IT+0x76>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a1b      	ldr	r2, [pc, #108]	@ (80068ec <HAL_TIM_Base_Start_IT+0xd4>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d004      	beq.n	800688e <HAL_TIM_Base_Start_IT+0x76>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a19      	ldr	r2, [pc, #100]	@ (80068f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d115      	bne.n	80068ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	689a      	ldr	r2, [r3, #8]
 8006894:	4b17      	ldr	r3, [pc, #92]	@ (80068f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006896:	4013      	ands	r3, r2
 8006898:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2b06      	cmp	r3, #6
 800689e:	d015      	beq.n	80068cc <HAL_TIM_Base_Start_IT+0xb4>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068a6:	d011      	beq.n	80068cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f042 0201 	orr.w	r2, r2, #1
 80068b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b8:	e008      	b.n	80068cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f042 0201 	orr.w	r2, r2, #1
 80068c8:	601a      	str	r2, [r3, #0]
 80068ca:	e000      	b.n	80068ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80068ce:	2300      	movs	r3, #0
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3714      	adds	r7, #20
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr
 80068dc:	40012c00 	.word	0x40012c00
 80068e0:	40000400 	.word	0x40000400
 80068e4:	40000800 	.word	0x40000800
 80068e8:	40000c00 	.word	0x40000c00
 80068ec:	40013400 	.word	0x40013400
 80068f0:	40014000 	.word	0x40014000
 80068f4:	00010007 	.word	0x00010007

080068f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	f003 0302 	and.w	r3, r3, #2
 8006916:	2b00      	cmp	r3, #0
 8006918:	d020      	beq.n	800695c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d01b      	beq.n	800695c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f06f 0202 	mvn.w	r2, #2
 800692c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2201      	movs	r2, #1
 8006932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	f003 0303 	and.w	r3, r3, #3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f8e9 	bl	8006b1a <HAL_TIM_IC_CaptureCallback>
 8006948:	e005      	b.n	8006956 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f8db 	bl	8006b06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f8ec 	bl	8006b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	f003 0304 	and.w	r3, r3, #4
 8006962:	2b00      	cmp	r3, #0
 8006964:	d020      	beq.n	80069a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f003 0304 	and.w	r3, r3, #4
 800696c:	2b00      	cmp	r3, #0
 800696e:	d01b      	beq.n	80069a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f06f 0204 	mvn.w	r2, #4
 8006978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2202      	movs	r2, #2
 800697e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800698a:	2b00      	cmp	r3, #0
 800698c:	d003      	beq.n	8006996 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f000 f8c3 	bl	8006b1a <HAL_TIM_IC_CaptureCallback>
 8006994:	e005      	b.n	80069a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f8b5 	bl	8006b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 f8c6 	bl	8006b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f003 0308 	and.w	r3, r3, #8
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d020      	beq.n	80069f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f003 0308 	and.w	r3, r3, #8
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d01b      	beq.n	80069f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f06f 0208 	mvn.w	r2, #8
 80069c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2204      	movs	r2, #4
 80069ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	69db      	ldr	r3, [r3, #28]
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d003      	beq.n	80069e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f89d 	bl	8006b1a <HAL_TIM_IC_CaptureCallback>
 80069e0:	e005      	b.n	80069ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f88f 	bl	8006b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 f8a0 	bl	8006b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	f003 0310 	and.w	r3, r3, #16
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d020      	beq.n	8006a40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f003 0310 	and.w	r3, r3, #16
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d01b      	beq.n	8006a40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f06f 0210 	mvn.w	r2, #16
 8006a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2208      	movs	r2, #8
 8006a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	69db      	ldr	r3, [r3, #28]
 8006a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d003      	beq.n	8006a2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 f877 	bl	8006b1a <HAL_TIM_IC_CaptureCallback>
 8006a2c:	e005      	b.n	8006a3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 f869 	bl	8006b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 f87a 	bl	8006b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d00c      	beq.n	8006a64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f003 0301 	and.w	r3, r3, #1
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d007      	beq.n	8006a64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f06f 0201 	mvn.w	r2, #1
 8006a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7fa fa38 	bl	8000ed4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d104      	bne.n	8006a78 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00c      	beq.n	8006a92 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d007      	beq.n	8006a92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 f90d 	bl	8006cac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d00c      	beq.n	8006ab6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d007      	beq.n	8006ab6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 f905 	bl	8006cc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d00c      	beq.n	8006ada <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d007      	beq.n	8006ada <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 f834 	bl	8006b42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	f003 0320 	and.w	r3, r3, #32
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00c      	beq.n	8006afe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f003 0320 	and.w	r3, r3, #32
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d007      	beq.n	8006afe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f06f 0220 	mvn.w	r2, #32
 8006af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 f8cd 	bl	8006c98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006afe:	bf00      	nop
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}

08006b06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b06:	b480      	push	{r7}
 8006b08:	b083      	sub	sp, #12
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b0e:	bf00      	nop
 8006b10:	370c      	adds	r7, #12
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr

08006b1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b083      	sub	sp, #12
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b22:	bf00      	nop
 8006b24:	370c      	adds	r7, #12
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b2e:	b480      	push	{r7}
 8006b30:	b083      	sub	sp, #12
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b36:	bf00      	nop
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b083      	sub	sp, #12
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b4a:	bf00      	nop
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
	...

08006b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b085      	sub	sp, #20
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a43      	ldr	r2, [pc, #268]	@ (8006c78 <TIM_Base_SetConfig+0x120>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d013      	beq.n	8006b98 <TIM_Base_SetConfig+0x40>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b76:	d00f      	beq.n	8006b98 <TIM_Base_SetConfig+0x40>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a40      	ldr	r2, [pc, #256]	@ (8006c7c <TIM_Base_SetConfig+0x124>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d00b      	beq.n	8006b98 <TIM_Base_SetConfig+0x40>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a3f      	ldr	r2, [pc, #252]	@ (8006c80 <TIM_Base_SetConfig+0x128>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d007      	beq.n	8006b98 <TIM_Base_SetConfig+0x40>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a3e      	ldr	r2, [pc, #248]	@ (8006c84 <TIM_Base_SetConfig+0x12c>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d003      	beq.n	8006b98 <TIM_Base_SetConfig+0x40>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a3d      	ldr	r2, [pc, #244]	@ (8006c88 <TIM_Base_SetConfig+0x130>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d108      	bne.n	8006baa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a32      	ldr	r2, [pc, #200]	@ (8006c78 <TIM_Base_SetConfig+0x120>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d01f      	beq.n	8006bf2 <TIM_Base_SetConfig+0x9a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bb8:	d01b      	beq.n	8006bf2 <TIM_Base_SetConfig+0x9a>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a2f      	ldr	r2, [pc, #188]	@ (8006c7c <TIM_Base_SetConfig+0x124>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d017      	beq.n	8006bf2 <TIM_Base_SetConfig+0x9a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8006c80 <TIM_Base_SetConfig+0x128>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d013      	beq.n	8006bf2 <TIM_Base_SetConfig+0x9a>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a2d      	ldr	r2, [pc, #180]	@ (8006c84 <TIM_Base_SetConfig+0x12c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d00f      	beq.n	8006bf2 <TIM_Base_SetConfig+0x9a>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a2c      	ldr	r2, [pc, #176]	@ (8006c88 <TIM_Base_SetConfig+0x130>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d00b      	beq.n	8006bf2 <TIM_Base_SetConfig+0x9a>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a2b      	ldr	r2, [pc, #172]	@ (8006c8c <TIM_Base_SetConfig+0x134>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d007      	beq.n	8006bf2 <TIM_Base_SetConfig+0x9a>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a2a      	ldr	r2, [pc, #168]	@ (8006c90 <TIM_Base_SetConfig+0x138>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d003      	beq.n	8006bf2 <TIM_Base_SetConfig+0x9a>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a29      	ldr	r2, [pc, #164]	@ (8006c94 <TIM_Base_SetConfig+0x13c>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d108      	bne.n	8006c04 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	689a      	ldr	r2, [r3, #8]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a14      	ldr	r2, [pc, #80]	@ (8006c78 <TIM_Base_SetConfig+0x120>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d00f      	beq.n	8006c4a <TIM_Base_SetConfig+0xf2>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a16      	ldr	r2, [pc, #88]	@ (8006c88 <TIM_Base_SetConfig+0x130>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d00b      	beq.n	8006c4a <TIM_Base_SetConfig+0xf2>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a15      	ldr	r2, [pc, #84]	@ (8006c8c <TIM_Base_SetConfig+0x134>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d007      	beq.n	8006c4a <TIM_Base_SetConfig+0xf2>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a14      	ldr	r2, [pc, #80]	@ (8006c90 <TIM_Base_SetConfig+0x138>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d003      	beq.n	8006c4a <TIM_Base_SetConfig+0xf2>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a13      	ldr	r2, [pc, #76]	@ (8006c94 <TIM_Base_SetConfig+0x13c>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d103      	bne.n	8006c52 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f043 0204 	orr.w	r2, r3, #4
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2201      	movs	r2, #1
 8006c62:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	601a      	str	r2, [r3, #0]
}
 8006c6a:	bf00      	nop
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	40012c00 	.word	0x40012c00
 8006c7c:	40000400 	.word	0x40000400
 8006c80:	40000800 	.word	0x40000800
 8006c84:	40000c00 	.word	0x40000c00
 8006c88:	40013400 	.word	0x40013400
 8006c8c:	40014000 	.word	0x40014000
 8006c90:	40014400 	.word	0x40014400
 8006c94:	40014800 	.word	0x40014800

08006c98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006cb4:	bf00      	nop
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b082      	sub	sp, #8
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d101      	bne.n	8006ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e040      	b.n	8006d68 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d106      	bne.n	8006cfc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f7fa faa0 	bl	800123c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2224      	movs	r2, #36	@ 0x24
 8006d00:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f022 0201 	bic.w	r2, r2, #1
 8006d10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d002      	beq.n	8006d20 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 fae0 	bl	80072e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 f825 	bl	8006d70 <UART_SetConfig>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d101      	bne.n	8006d30 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e01b      	b.n	8006d68 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	689a      	ldr	r2, [r3, #8]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f042 0201 	orr.w	r2, r2, #1
 8006d5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f000 fb5f 	bl	8007424 <UART_CheckIdleState>
 8006d66:	4603      	mov	r3, r0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3708      	adds	r7, #8
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d74:	b08a      	sub	sp, #40	@ 0x28
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	689a      	ldr	r2, [r3, #8]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	691b      	ldr	r3, [r3, #16]
 8006d88:	431a      	orrs	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	431a      	orrs	r2, r3
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	69db      	ldr	r3, [r3, #28]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	4ba4      	ldr	r3, [pc, #656]	@ (8007030 <UART_SetConfig+0x2c0>)
 8006da0:	4013      	ands	r3, r2
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	6812      	ldr	r2, [r2, #0]
 8006da6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006da8:	430b      	orrs	r3, r1
 8006daa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	68da      	ldr	r2, [r3, #12]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a99      	ldr	r2, [pc, #612]	@ (8007034 <UART_SetConfig+0x2c4>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d004      	beq.n	8006ddc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dec:	430a      	orrs	r2, r1
 8006dee:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a90      	ldr	r2, [pc, #576]	@ (8007038 <UART_SetConfig+0x2c8>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d126      	bne.n	8006e48 <UART_SetConfig+0xd8>
 8006dfa:	4b90      	ldr	r3, [pc, #576]	@ (800703c <UART_SetConfig+0x2cc>)
 8006dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e00:	f003 0303 	and.w	r3, r3, #3
 8006e04:	2b03      	cmp	r3, #3
 8006e06:	d81b      	bhi.n	8006e40 <UART_SetConfig+0xd0>
 8006e08:	a201      	add	r2, pc, #4	@ (adr r2, 8006e10 <UART_SetConfig+0xa0>)
 8006e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e0e:	bf00      	nop
 8006e10:	08006e21 	.word	0x08006e21
 8006e14:	08006e31 	.word	0x08006e31
 8006e18:	08006e29 	.word	0x08006e29
 8006e1c:	08006e39 	.word	0x08006e39
 8006e20:	2301      	movs	r3, #1
 8006e22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e26:	e116      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006e28:	2302      	movs	r3, #2
 8006e2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e2e:	e112      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006e30:	2304      	movs	r3, #4
 8006e32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e36:	e10e      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006e38:	2308      	movs	r3, #8
 8006e3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e3e:	e10a      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006e40:	2310      	movs	r3, #16
 8006e42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e46:	e106      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a7c      	ldr	r2, [pc, #496]	@ (8007040 <UART_SetConfig+0x2d0>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d138      	bne.n	8006ec4 <UART_SetConfig+0x154>
 8006e52:	4b7a      	ldr	r3, [pc, #488]	@ (800703c <UART_SetConfig+0x2cc>)
 8006e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e58:	f003 030c 	and.w	r3, r3, #12
 8006e5c:	2b0c      	cmp	r3, #12
 8006e5e:	d82d      	bhi.n	8006ebc <UART_SetConfig+0x14c>
 8006e60:	a201      	add	r2, pc, #4	@ (adr r2, 8006e68 <UART_SetConfig+0xf8>)
 8006e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e66:	bf00      	nop
 8006e68:	08006e9d 	.word	0x08006e9d
 8006e6c:	08006ebd 	.word	0x08006ebd
 8006e70:	08006ebd 	.word	0x08006ebd
 8006e74:	08006ebd 	.word	0x08006ebd
 8006e78:	08006ead 	.word	0x08006ead
 8006e7c:	08006ebd 	.word	0x08006ebd
 8006e80:	08006ebd 	.word	0x08006ebd
 8006e84:	08006ebd 	.word	0x08006ebd
 8006e88:	08006ea5 	.word	0x08006ea5
 8006e8c:	08006ebd 	.word	0x08006ebd
 8006e90:	08006ebd 	.word	0x08006ebd
 8006e94:	08006ebd 	.word	0x08006ebd
 8006e98:	08006eb5 	.word	0x08006eb5
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ea2:	e0d8      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eaa:	e0d4      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006eac:	2304      	movs	r3, #4
 8006eae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eb2:	e0d0      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006eb4:	2308      	movs	r3, #8
 8006eb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eba:	e0cc      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006ebc:	2310      	movs	r3, #16
 8006ebe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ec2:	e0c8      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a5e      	ldr	r2, [pc, #376]	@ (8007044 <UART_SetConfig+0x2d4>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d125      	bne.n	8006f1a <UART_SetConfig+0x1aa>
 8006ece:	4b5b      	ldr	r3, [pc, #364]	@ (800703c <UART_SetConfig+0x2cc>)
 8006ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ed4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006ed8:	2b30      	cmp	r3, #48	@ 0x30
 8006eda:	d016      	beq.n	8006f0a <UART_SetConfig+0x19a>
 8006edc:	2b30      	cmp	r3, #48	@ 0x30
 8006ede:	d818      	bhi.n	8006f12 <UART_SetConfig+0x1a2>
 8006ee0:	2b20      	cmp	r3, #32
 8006ee2:	d00a      	beq.n	8006efa <UART_SetConfig+0x18a>
 8006ee4:	2b20      	cmp	r3, #32
 8006ee6:	d814      	bhi.n	8006f12 <UART_SetConfig+0x1a2>
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d002      	beq.n	8006ef2 <UART_SetConfig+0x182>
 8006eec:	2b10      	cmp	r3, #16
 8006eee:	d008      	beq.n	8006f02 <UART_SetConfig+0x192>
 8006ef0:	e00f      	b.n	8006f12 <UART_SetConfig+0x1a2>
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ef8:	e0ad      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006efa:	2302      	movs	r3, #2
 8006efc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f00:	e0a9      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f02:	2304      	movs	r3, #4
 8006f04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f08:	e0a5      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f0a:	2308      	movs	r3, #8
 8006f0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f10:	e0a1      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f12:	2310      	movs	r3, #16
 8006f14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f18:	e09d      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a4a      	ldr	r2, [pc, #296]	@ (8007048 <UART_SetConfig+0x2d8>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d125      	bne.n	8006f70 <UART_SetConfig+0x200>
 8006f24:	4b45      	ldr	r3, [pc, #276]	@ (800703c <UART_SetConfig+0x2cc>)
 8006f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f30:	d016      	beq.n	8006f60 <UART_SetConfig+0x1f0>
 8006f32:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f34:	d818      	bhi.n	8006f68 <UART_SetConfig+0x1f8>
 8006f36:	2b80      	cmp	r3, #128	@ 0x80
 8006f38:	d00a      	beq.n	8006f50 <UART_SetConfig+0x1e0>
 8006f3a:	2b80      	cmp	r3, #128	@ 0x80
 8006f3c:	d814      	bhi.n	8006f68 <UART_SetConfig+0x1f8>
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d002      	beq.n	8006f48 <UART_SetConfig+0x1d8>
 8006f42:	2b40      	cmp	r3, #64	@ 0x40
 8006f44:	d008      	beq.n	8006f58 <UART_SetConfig+0x1e8>
 8006f46:	e00f      	b.n	8006f68 <UART_SetConfig+0x1f8>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f4e:	e082      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f50:	2302      	movs	r3, #2
 8006f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f56:	e07e      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f58:	2304      	movs	r3, #4
 8006f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f5e:	e07a      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f60:	2308      	movs	r3, #8
 8006f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f66:	e076      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f68:	2310      	movs	r3, #16
 8006f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f6e:	e072      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a35      	ldr	r2, [pc, #212]	@ (800704c <UART_SetConfig+0x2dc>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d12a      	bne.n	8006fd0 <UART_SetConfig+0x260>
 8006f7a:	4b30      	ldr	r3, [pc, #192]	@ (800703c <UART_SetConfig+0x2cc>)
 8006f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f88:	d01a      	beq.n	8006fc0 <UART_SetConfig+0x250>
 8006f8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f8e:	d81b      	bhi.n	8006fc8 <UART_SetConfig+0x258>
 8006f90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f94:	d00c      	beq.n	8006fb0 <UART_SetConfig+0x240>
 8006f96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f9a:	d815      	bhi.n	8006fc8 <UART_SetConfig+0x258>
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d003      	beq.n	8006fa8 <UART_SetConfig+0x238>
 8006fa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fa4:	d008      	beq.n	8006fb8 <UART_SetConfig+0x248>
 8006fa6:	e00f      	b.n	8006fc8 <UART_SetConfig+0x258>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fae:	e052      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006fb0:	2302      	movs	r3, #2
 8006fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fb6:	e04e      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006fb8:	2304      	movs	r3, #4
 8006fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fbe:	e04a      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006fc0:	2308      	movs	r3, #8
 8006fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fc6:	e046      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006fc8:	2310      	movs	r3, #16
 8006fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fce:	e042      	b.n	8007056 <UART_SetConfig+0x2e6>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a17      	ldr	r2, [pc, #92]	@ (8007034 <UART_SetConfig+0x2c4>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d13a      	bne.n	8007050 <UART_SetConfig+0x2e0>
 8006fda:	4b18      	ldr	r3, [pc, #96]	@ (800703c <UART_SetConfig+0x2cc>)
 8006fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006fe4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006fe8:	d01a      	beq.n	8007020 <UART_SetConfig+0x2b0>
 8006fea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006fee:	d81b      	bhi.n	8007028 <UART_SetConfig+0x2b8>
 8006ff0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ff4:	d00c      	beq.n	8007010 <UART_SetConfig+0x2a0>
 8006ff6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ffa:	d815      	bhi.n	8007028 <UART_SetConfig+0x2b8>
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d003      	beq.n	8007008 <UART_SetConfig+0x298>
 8007000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007004:	d008      	beq.n	8007018 <UART_SetConfig+0x2a8>
 8007006:	e00f      	b.n	8007028 <UART_SetConfig+0x2b8>
 8007008:	2300      	movs	r3, #0
 800700a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800700e:	e022      	b.n	8007056 <UART_SetConfig+0x2e6>
 8007010:	2302      	movs	r3, #2
 8007012:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007016:	e01e      	b.n	8007056 <UART_SetConfig+0x2e6>
 8007018:	2304      	movs	r3, #4
 800701a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800701e:	e01a      	b.n	8007056 <UART_SetConfig+0x2e6>
 8007020:	2308      	movs	r3, #8
 8007022:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007026:	e016      	b.n	8007056 <UART_SetConfig+0x2e6>
 8007028:	2310      	movs	r3, #16
 800702a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800702e:	e012      	b.n	8007056 <UART_SetConfig+0x2e6>
 8007030:	efff69f3 	.word	0xefff69f3
 8007034:	40008000 	.word	0x40008000
 8007038:	40013800 	.word	0x40013800
 800703c:	40021000 	.word	0x40021000
 8007040:	40004400 	.word	0x40004400
 8007044:	40004800 	.word	0x40004800
 8007048:	40004c00 	.word	0x40004c00
 800704c:	40005000 	.word	0x40005000
 8007050:	2310      	movs	r3, #16
 8007052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a9f      	ldr	r2, [pc, #636]	@ (80072d8 <UART_SetConfig+0x568>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d17a      	bne.n	8007156 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007060:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007064:	2b08      	cmp	r3, #8
 8007066:	d824      	bhi.n	80070b2 <UART_SetConfig+0x342>
 8007068:	a201      	add	r2, pc, #4	@ (adr r2, 8007070 <UART_SetConfig+0x300>)
 800706a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800706e:	bf00      	nop
 8007070:	08007095 	.word	0x08007095
 8007074:	080070b3 	.word	0x080070b3
 8007078:	0800709d 	.word	0x0800709d
 800707c:	080070b3 	.word	0x080070b3
 8007080:	080070a3 	.word	0x080070a3
 8007084:	080070b3 	.word	0x080070b3
 8007088:	080070b3 	.word	0x080070b3
 800708c:	080070b3 	.word	0x080070b3
 8007090:	080070ab 	.word	0x080070ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007094:	f7fd faa2 	bl	80045dc <HAL_RCC_GetPCLK1Freq>
 8007098:	61f8      	str	r0, [r7, #28]
        break;
 800709a:	e010      	b.n	80070be <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800709c:	4b8f      	ldr	r3, [pc, #572]	@ (80072dc <UART_SetConfig+0x56c>)
 800709e:	61fb      	str	r3, [r7, #28]
        break;
 80070a0:	e00d      	b.n	80070be <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070a2:	f7fd fa03 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 80070a6:	61f8      	str	r0, [r7, #28]
        break;
 80070a8:	e009      	b.n	80070be <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070ae:	61fb      	str	r3, [r7, #28]
        break;
 80070b0:	e005      	b.n	80070be <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80070b2:	2300      	movs	r3, #0
 80070b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80070bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 80fb 	beq.w	80072bc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	4613      	mov	r3, r2
 80070cc:	005b      	lsls	r3, r3, #1
 80070ce:	4413      	add	r3, r2
 80070d0:	69fa      	ldr	r2, [r7, #28]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d305      	bcc.n	80070e2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80070dc:	69fa      	ldr	r2, [r7, #28]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d903      	bls.n	80070ea <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80070e8:	e0e8      	b.n	80072bc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	2200      	movs	r2, #0
 80070ee:	461c      	mov	r4, r3
 80070f0:	4615      	mov	r5, r2
 80070f2:	f04f 0200 	mov.w	r2, #0
 80070f6:	f04f 0300 	mov.w	r3, #0
 80070fa:	022b      	lsls	r3, r5, #8
 80070fc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007100:	0222      	lsls	r2, r4, #8
 8007102:	68f9      	ldr	r1, [r7, #12]
 8007104:	6849      	ldr	r1, [r1, #4]
 8007106:	0849      	lsrs	r1, r1, #1
 8007108:	2000      	movs	r0, #0
 800710a:	4688      	mov	r8, r1
 800710c:	4681      	mov	r9, r0
 800710e:	eb12 0a08 	adds.w	sl, r2, r8
 8007112:	eb43 0b09 	adc.w	fp, r3, r9
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	603b      	str	r3, [r7, #0]
 800711e:	607a      	str	r2, [r7, #4]
 8007120:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007124:	4650      	mov	r0, sl
 8007126:	4659      	mov	r1, fp
 8007128:	f7f9 f8aa 	bl	8000280 <__aeabi_uldivmod>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4613      	mov	r3, r2
 8007132:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800713a:	d308      	bcc.n	800714e <UART_SetConfig+0x3de>
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007142:	d204      	bcs.n	800714e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	60da      	str	r2, [r3, #12]
 800714c:	e0b6      	b.n	80072bc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007154:	e0b2      	b.n	80072bc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	69db      	ldr	r3, [r3, #28]
 800715a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800715e:	d15e      	bne.n	800721e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007160:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007164:	2b08      	cmp	r3, #8
 8007166:	d828      	bhi.n	80071ba <UART_SetConfig+0x44a>
 8007168:	a201      	add	r2, pc, #4	@ (adr r2, 8007170 <UART_SetConfig+0x400>)
 800716a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800716e:	bf00      	nop
 8007170:	08007195 	.word	0x08007195
 8007174:	0800719d 	.word	0x0800719d
 8007178:	080071a5 	.word	0x080071a5
 800717c:	080071bb 	.word	0x080071bb
 8007180:	080071ab 	.word	0x080071ab
 8007184:	080071bb 	.word	0x080071bb
 8007188:	080071bb 	.word	0x080071bb
 800718c:	080071bb 	.word	0x080071bb
 8007190:	080071b3 	.word	0x080071b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007194:	f7fd fa22 	bl	80045dc <HAL_RCC_GetPCLK1Freq>
 8007198:	61f8      	str	r0, [r7, #28]
        break;
 800719a:	e014      	b.n	80071c6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800719c:	f7fd fa34 	bl	8004608 <HAL_RCC_GetPCLK2Freq>
 80071a0:	61f8      	str	r0, [r7, #28]
        break;
 80071a2:	e010      	b.n	80071c6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071a4:	4b4d      	ldr	r3, [pc, #308]	@ (80072dc <UART_SetConfig+0x56c>)
 80071a6:	61fb      	str	r3, [r7, #28]
        break;
 80071a8:	e00d      	b.n	80071c6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071aa:	f7fd f97f 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 80071ae:	61f8      	str	r0, [r7, #28]
        break;
 80071b0:	e009      	b.n	80071c6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071b6:	61fb      	str	r3, [r7, #28]
        break;
 80071b8:	e005      	b.n	80071c6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80071ba:	2300      	movs	r3, #0
 80071bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80071c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071c6:	69fb      	ldr	r3, [r7, #28]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d077      	beq.n	80072bc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	005a      	lsls	r2, r3, #1
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	085b      	lsrs	r3, r3, #1
 80071d6:	441a      	add	r2, r3
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	2b0f      	cmp	r3, #15
 80071e6:	d916      	bls.n	8007216 <UART_SetConfig+0x4a6>
 80071e8:	69bb      	ldr	r3, [r7, #24]
 80071ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071ee:	d212      	bcs.n	8007216 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071f0:	69bb      	ldr	r3, [r7, #24]
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	f023 030f 	bic.w	r3, r3, #15
 80071f8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071fa:	69bb      	ldr	r3, [r7, #24]
 80071fc:	085b      	lsrs	r3, r3, #1
 80071fe:	b29b      	uxth	r3, r3
 8007200:	f003 0307 	and.w	r3, r3, #7
 8007204:	b29a      	uxth	r2, r3
 8007206:	8afb      	ldrh	r3, [r7, #22]
 8007208:	4313      	orrs	r3, r2
 800720a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	8afa      	ldrh	r2, [r7, #22]
 8007212:	60da      	str	r2, [r3, #12]
 8007214:	e052      	b.n	80072bc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800721c:	e04e      	b.n	80072bc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800721e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007222:	2b08      	cmp	r3, #8
 8007224:	d827      	bhi.n	8007276 <UART_SetConfig+0x506>
 8007226:	a201      	add	r2, pc, #4	@ (adr r2, 800722c <UART_SetConfig+0x4bc>)
 8007228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800722c:	08007251 	.word	0x08007251
 8007230:	08007259 	.word	0x08007259
 8007234:	08007261 	.word	0x08007261
 8007238:	08007277 	.word	0x08007277
 800723c:	08007267 	.word	0x08007267
 8007240:	08007277 	.word	0x08007277
 8007244:	08007277 	.word	0x08007277
 8007248:	08007277 	.word	0x08007277
 800724c:	0800726f 	.word	0x0800726f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007250:	f7fd f9c4 	bl	80045dc <HAL_RCC_GetPCLK1Freq>
 8007254:	61f8      	str	r0, [r7, #28]
        break;
 8007256:	e014      	b.n	8007282 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007258:	f7fd f9d6 	bl	8004608 <HAL_RCC_GetPCLK2Freq>
 800725c:	61f8      	str	r0, [r7, #28]
        break;
 800725e:	e010      	b.n	8007282 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007260:	4b1e      	ldr	r3, [pc, #120]	@ (80072dc <UART_SetConfig+0x56c>)
 8007262:	61fb      	str	r3, [r7, #28]
        break;
 8007264:	e00d      	b.n	8007282 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007266:	f7fd f921 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 800726a:	61f8      	str	r0, [r7, #28]
        break;
 800726c:	e009      	b.n	8007282 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800726e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007272:	61fb      	str	r3, [r7, #28]
        break;
 8007274:	e005      	b.n	8007282 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007276:	2300      	movs	r3, #0
 8007278:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007280:	bf00      	nop
    }

    if (pclk != 0U)
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d019      	beq.n	80072bc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	085a      	lsrs	r2, r3, #1
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	441a      	add	r2, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	fbb2 f3f3 	udiv	r3, r2, r3
 800729a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	2b0f      	cmp	r3, #15
 80072a0:	d909      	bls.n	80072b6 <UART_SetConfig+0x546>
 80072a2:	69bb      	ldr	r3, [r7, #24]
 80072a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072a8:	d205      	bcs.n	80072b6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	60da      	str	r2, [r3, #12]
 80072b4:	e002      	b.n	80072bc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80072c8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3728      	adds	r7, #40	@ 0x28
 80072d0:	46bd      	mov	sp, r7
 80072d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072d6:	bf00      	nop
 80072d8:	40008000 	.word	0x40008000
 80072dc:	00f42400 	.word	0x00f42400

080072e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b083      	sub	sp, #12
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ec:	f003 0308 	and.w	r3, r3, #8
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d00a      	beq.n	800730a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	430a      	orrs	r2, r1
 8007308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00a      	beq.n	800732c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	430a      	orrs	r2, r1
 800732a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007330:	f003 0302 	and.w	r3, r3, #2
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00a      	beq.n	800734e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	430a      	orrs	r2, r1
 800734c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007352:	f003 0304 	and.w	r3, r3, #4
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00a      	beq.n	8007370 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	430a      	orrs	r2, r1
 800736e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007374:	f003 0310 	and.w	r3, r3, #16
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00a      	beq.n	8007392 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	430a      	orrs	r2, r1
 8007390:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007396:	f003 0320 	and.w	r3, r3, #32
 800739a:	2b00      	cmp	r3, #0
 800739c:	d00a      	beq.n	80073b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	430a      	orrs	r2, r1
 80073b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d01a      	beq.n	80073f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	430a      	orrs	r2, r1
 80073d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073de:	d10a      	bne.n	80073f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	430a      	orrs	r2, r1
 80073f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d00a      	beq.n	8007418 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	430a      	orrs	r2, r1
 8007416:	605a      	str	r2, [r3, #4]
  }
}
 8007418:	bf00      	nop
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b098      	sub	sp, #96	@ 0x60
 8007428:	af02      	add	r7, sp, #8
 800742a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007434:	f7fb fa40 	bl	80028b8 <HAL_GetTick>
 8007438:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0308 	and.w	r3, r3, #8
 8007444:	2b08      	cmp	r3, #8
 8007446:	d12e      	bne.n	80074a6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007448:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800744c:	9300      	str	r3, [sp, #0]
 800744e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007450:	2200      	movs	r2, #0
 8007452:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f88c 	bl	8007574 <UART_WaitOnFlagUntilTimeout>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d021      	beq.n	80074a6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800746a:	e853 3f00 	ldrex	r3, [r3]
 800746e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007472:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007476:	653b      	str	r3, [r7, #80]	@ 0x50
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	461a      	mov	r2, r3
 800747e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007480:	647b      	str	r3, [r7, #68]	@ 0x44
 8007482:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007484:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007486:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007488:	e841 2300 	strex	r3, r2, [r1]
 800748c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800748e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1e6      	bne.n	8007462 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2220      	movs	r2, #32
 8007498:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e062      	b.n	800756c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 0304 	and.w	r3, r3, #4
 80074b0:	2b04      	cmp	r3, #4
 80074b2:	d149      	bne.n	8007548 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074bc:	2200      	movs	r2, #0
 80074be:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 f856 	bl	8007574 <UART_WaitOnFlagUntilTimeout>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d03c      	beq.n	8007548 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d6:	e853 3f00 	ldrex	r3, [r3]
 80074da:	623b      	str	r3, [r7, #32]
   return(result);
 80074dc:	6a3b      	ldr	r3, [r7, #32]
 80074de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	461a      	mov	r2, r3
 80074ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80074ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074f4:	e841 2300 	strex	r3, r2, [r1]
 80074f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1e6      	bne.n	80074ce <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3308      	adds	r3, #8
 8007506:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	e853 3f00 	ldrex	r3, [r3]
 800750e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f023 0301 	bic.w	r3, r3, #1
 8007516:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	3308      	adds	r3, #8
 800751e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007520:	61fa      	str	r2, [r7, #28]
 8007522:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007524:	69b9      	ldr	r1, [r7, #24]
 8007526:	69fa      	ldr	r2, [r7, #28]
 8007528:	e841 2300 	strex	r3, r2, [r1]
 800752c:	617b      	str	r3, [r7, #20]
   return(result);
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1e5      	bne.n	8007500 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2220      	movs	r2, #32
 8007538:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e011      	b.n	800756c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2220      	movs	r2, #32
 800754c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2220      	movs	r2, #32
 8007552:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2200      	movs	r2, #0
 800755a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3758      	adds	r7, #88	@ 0x58
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	603b      	str	r3, [r7, #0]
 8007580:	4613      	mov	r3, r2
 8007582:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007584:	e04f      	b.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800758c:	d04b      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800758e:	f7fb f993 	bl	80028b8 <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	69ba      	ldr	r2, [r7, #24]
 800759a:	429a      	cmp	r2, r3
 800759c:	d302      	bcc.n	80075a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800759e:	69bb      	ldr	r3, [r7, #24]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d101      	bne.n	80075a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075a4:	2303      	movs	r3, #3
 80075a6:	e04e      	b.n	8007646 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 0304 	and.w	r3, r3, #4
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d037      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	2b80      	cmp	r3, #128	@ 0x80
 80075ba:	d034      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2b40      	cmp	r3, #64	@ 0x40
 80075c0:	d031      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	f003 0308 	and.w	r3, r3, #8
 80075cc:	2b08      	cmp	r3, #8
 80075ce:	d110      	bne.n	80075f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2208      	movs	r2, #8
 80075d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f000 f838 	bl	800764e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2208      	movs	r2, #8
 80075e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e029      	b.n	8007646 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	69db      	ldr	r3, [r3, #28]
 80075f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007600:	d111      	bne.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800760a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800760c:	68f8      	ldr	r0, [r7, #12]
 800760e:	f000 f81e 	bl	800764e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2220      	movs	r2, #32
 8007616:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e00f      	b.n	8007646 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69da      	ldr	r2, [r3, #28]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4013      	ands	r3, r2
 8007630:	68ba      	ldr	r2, [r7, #8]
 8007632:	429a      	cmp	r2, r3
 8007634:	bf0c      	ite	eq
 8007636:	2301      	moveq	r3, #1
 8007638:	2300      	movne	r3, #0
 800763a:	b2db      	uxtb	r3, r3
 800763c:	461a      	mov	r2, r3
 800763e:	79fb      	ldrb	r3, [r7, #7]
 8007640:	429a      	cmp	r2, r3
 8007642:	d0a0      	beq.n	8007586 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800764e:	b480      	push	{r7}
 8007650:	b095      	sub	sp, #84	@ 0x54
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800765e:	e853 3f00 	ldrex	r3, [r3]
 8007662:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007666:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800766a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	461a      	mov	r2, r3
 8007672:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007674:	643b      	str	r3, [r7, #64]	@ 0x40
 8007676:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007678:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800767a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800767c:	e841 2300 	strex	r3, r2, [r1]
 8007680:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1e6      	bne.n	8007656 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	3308      	adds	r3, #8
 800768e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	e853 3f00 	ldrex	r3, [r3]
 8007696:	61fb      	str	r3, [r7, #28]
   return(result);
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	f023 0301 	bic.w	r3, r3, #1
 800769e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	3308      	adds	r3, #8
 80076a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076b0:	e841 2300 	strex	r3, r2, [r1]
 80076b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1e5      	bne.n	8007688 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d118      	bne.n	80076f6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	e853 3f00 	ldrex	r3, [r3]
 80076d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	f023 0310 	bic.w	r3, r3, #16
 80076d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	461a      	mov	r2, r3
 80076e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076e2:	61bb      	str	r3, [r7, #24]
 80076e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e6:	6979      	ldr	r1, [r7, #20]
 80076e8:	69ba      	ldr	r2, [r7, #24]
 80076ea:	e841 2300 	strex	r3, r2, [r1]
 80076ee:	613b      	str	r3, [r7, #16]
   return(result);
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1e6      	bne.n	80076c4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2220      	movs	r2, #32
 80076fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800770a:	bf00      	nop
 800770c:	3754      	adds	r7, #84	@ 0x54
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007716:	b084      	sub	sp, #16
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	f107 001c 	add.w	r0, r7, #28
 8007724:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 fa69 	bl	8007c0c <USB_CoreReset>
 800773a:	4603      	mov	r3, r0
 800773c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800773e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007742:	2b00      	cmp	r3, #0
 8007744:	d106      	bne.n	8007754 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	639a      	str	r2, [r3, #56]	@ 0x38
 8007752:	e005      	b.n	8007760 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007758:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8007760:	7bfb      	ldrb	r3, [r7, #15]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800776c:	b004      	add	sp, #16
 800776e:	4770      	bx	lr

08007770 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f023 0201 	bic.w	r2, r3, #1
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr

08007792 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b084      	sub	sp, #16
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
 800779a:	460b      	mov	r3, r1
 800779c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800779e:	2300      	movs	r3, #0
 80077a0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80077ae:	78fb      	ldrb	r3, [r7, #3]
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d115      	bne.n	80077e0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077c0:	200a      	movs	r0, #10
 80077c2:	f7fb f885 	bl	80028d0 <HAL_Delay>
      ms += 10U;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	330a      	adds	r3, #10
 80077ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fa0f 	bl	8007bf0 <USB_GetMode>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d01e      	beq.n	8007816 <USB_SetCurrentMode+0x84>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2bc7      	cmp	r3, #199	@ 0xc7
 80077dc:	d9f0      	bls.n	80077c0 <USB_SetCurrentMode+0x2e>
 80077de:	e01a      	b.n	8007816 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077e0:	78fb      	ldrb	r3, [r7, #3]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d115      	bne.n	8007812 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	68db      	ldr	r3, [r3, #12]
 80077ea:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077f2:	200a      	movs	r0, #10
 80077f4:	f7fb f86c 	bl	80028d0 <HAL_Delay>
      ms += 10U;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	330a      	adds	r3, #10
 80077fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f000 f9f6 	bl	8007bf0 <USB_GetMode>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d005      	beq.n	8007816 <USB_SetCurrentMode+0x84>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2bc7      	cmp	r3, #199	@ 0xc7
 800780e:	d9f0      	bls.n	80077f2 <USB_SetCurrentMode+0x60>
 8007810:	e001      	b.n	8007816 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e005      	b.n	8007822 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2bc8      	cmp	r3, #200	@ 0xc8
 800781a:	d101      	bne.n	8007820 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e000      	b.n	8007822 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007820:	2300      	movs	r3, #0
}
 8007822:	4618      	mov	r0, r3
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
	...

0800782c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800782c:	b084      	sub	sp, #16
 800782e:	b580      	push	{r7, lr}
 8007830:	b086      	sub	sp, #24
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
 8007836:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800783a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800783e:	2300      	movs	r3, #0
 8007840:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007846:	2300      	movs	r3, #0
 8007848:	613b      	str	r3, [r7, #16]
 800784a:	e009      	b.n	8007860 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	3340      	adds	r3, #64	@ 0x40
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	4413      	add	r3, r2
 8007856:	2200      	movs	r2, #0
 8007858:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	3301      	adds	r3, #1
 800785e:	613b      	str	r3, [r7, #16]
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	2b0e      	cmp	r3, #14
 8007864:	d9f2      	bls.n	800784c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007866:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800786a:	2b00      	cmp	r3, #0
 800786c:	d11c      	bne.n	80078a8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800787c:	f043 0302 	orr.w	r3, r3, #2
 8007880:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007886:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	601a      	str	r2, [r3, #0]
 80078a6:	e005      	b.n	80078b4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078ba:	461a      	mov	r2, r3
 80078bc:	2300      	movs	r3, #0
 80078be:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078c0:	2103      	movs	r1, #3
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 f95a 	bl	8007b7c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078c8:	2110      	movs	r1, #16
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f8f6 	bl	8007abc <USB_FlushTxFifo>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d001      	beq.n	80078da <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80078d6:	2301      	movs	r3, #1
 80078d8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 f920 	bl	8007b20 <USB_FlushRxFifo>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078f0:	461a      	mov	r2, r3
 80078f2:	2300      	movs	r3, #0
 80078f4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078fc:	461a      	mov	r2, r3
 80078fe:	2300      	movs	r3, #0
 8007900:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007908:	461a      	mov	r2, r3
 800790a:	2300      	movs	r3, #0
 800790c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800790e:	2300      	movs	r3, #0
 8007910:	613b      	str	r3, [r7, #16]
 8007912:	e043      	b.n	800799c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	015a      	lsls	r2, r3, #5
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	4413      	add	r3, r2
 800791c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007926:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800792a:	d118      	bne.n	800795e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10a      	bne.n	8007948 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	015a      	lsls	r2, r3, #5
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	4413      	add	r3, r2
 800793a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800793e:	461a      	mov	r2, r3
 8007940:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007944:	6013      	str	r3, [r2, #0]
 8007946:	e013      	b.n	8007970 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	015a      	lsls	r2, r3, #5
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	4413      	add	r3, r2
 8007950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007954:	461a      	mov	r2, r3
 8007956:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800795a:	6013      	str	r3, [r2, #0]
 800795c:	e008      	b.n	8007970 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	015a      	lsls	r2, r3, #5
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	4413      	add	r3, r2
 8007966:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800796a:	461a      	mov	r2, r3
 800796c:	2300      	movs	r3, #0
 800796e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	015a      	lsls	r2, r3, #5
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800797c:	461a      	mov	r2, r3
 800797e:	2300      	movs	r3, #0
 8007980:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	015a      	lsls	r2, r3, #5
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	4413      	add	r3, r2
 800798a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800798e:	461a      	mov	r2, r3
 8007990:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007994:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	3301      	adds	r3, #1
 800799a:	613b      	str	r3, [r7, #16]
 800799c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079a0:	461a      	mov	r2, r3
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d3b5      	bcc.n	8007914 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079a8:	2300      	movs	r3, #0
 80079aa:	613b      	str	r3, [r7, #16]
 80079ac:	e043      	b.n	8007a36 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	015a      	lsls	r2, r3, #5
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	4413      	add	r3, r2
 80079b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079c4:	d118      	bne.n	80079f8 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d10a      	bne.n	80079e2 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	015a      	lsls	r2, r3, #5
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d8:	461a      	mov	r2, r3
 80079da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80079de:	6013      	str	r3, [r2, #0]
 80079e0:	e013      	b.n	8007a0a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	015a      	lsls	r2, r3, #5
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	4413      	add	r3, r2
 80079ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ee:	461a      	mov	r2, r3
 80079f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80079f4:	6013      	str	r3, [r2, #0]
 80079f6:	e008      	b.n	8007a0a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	015a      	lsls	r2, r3, #5
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	4413      	add	r3, r2
 8007a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a04:	461a      	mov	r2, r3
 8007a06:	2300      	movs	r3, #0
 8007a08:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	015a      	lsls	r2, r3, #5
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	4413      	add	r3, r2
 8007a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a16:	461a      	mov	r2, r3
 8007a18:	2300      	movs	r3, #0
 8007a1a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	015a      	lsls	r2, r3, #5
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	4413      	add	r3, r2
 8007a24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a28:	461a      	mov	r2, r3
 8007a2a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007a2e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	3301      	adds	r3, #1
 8007a34:	613b      	str	r3, [r7, #16]
 8007a36:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d3b5      	bcc.n	80079ae <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a54:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007a62:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	699b      	ldr	r3, [r3, #24]
 8007a68:	f043 0210 	orr.w	r2, r3, #16
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	699a      	ldr	r2, [r3, #24]
 8007a74:	4b10      	ldr	r3, [pc, #64]	@ (8007ab8 <USB_DevInit+0x28c>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007a7c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d005      	beq.n	8007a90 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	699b      	ldr	r3, [r3, #24]
 8007a88:	f043 0208 	orr.w	r2, r3, #8
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007a90:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d107      	bne.n	8007aa8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007aa0:	f043 0304 	orr.w	r3, r3, #4
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007aa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3718      	adds	r7, #24
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ab4:	b004      	add	sp, #16
 8007ab6:	4770      	bx	lr
 8007ab8:	803c3800 	.word	0x803c3800

08007abc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b085      	sub	sp, #20
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	3301      	adds	r3, #1
 8007ace:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ad6:	d901      	bls.n	8007adc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007ad8:	2303      	movs	r3, #3
 8007ada:	e01b      	b.n	8007b14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	daf2      	bge.n	8007aca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	019b      	lsls	r3, r3, #6
 8007aec:	f043 0220 	orr.w	r2, r3, #32
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	3301      	adds	r3, #1
 8007af8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b00:	d901      	bls.n	8007b06 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e006      	b.n	8007b14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	691b      	ldr	r3, [r3, #16]
 8007b0a:	f003 0320 	and.w	r3, r3, #32
 8007b0e:	2b20      	cmp	r3, #32
 8007b10:	d0f0      	beq.n	8007af4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3714      	adds	r7, #20
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b38:	d901      	bls.n	8007b3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e018      	b.n	8007b70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	daf2      	bge.n	8007b2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2210      	movs	r2, #16
 8007b4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	3301      	adds	r3, #1
 8007b54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b5c:	d901      	bls.n	8007b62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e006      	b.n	8007b70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	f003 0310 	and.w	r3, r3, #16
 8007b6a:	2b10      	cmp	r3, #16
 8007b6c:	d0f0      	beq.n	8007b50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007b6e:	2300      	movs	r3, #0
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3714      	adds	r7, #20
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b085      	sub	sp, #20
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	460b      	mov	r3, r1
 8007b86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	78fb      	ldrb	r3, [r7, #3]
 8007b96:	68f9      	ldr	r1, [r7, #12]
 8007b98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3714      	adds	r7, #20
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr

08007bae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bae:	b480      	push	{r7}
 8007bb0:	b085      	sub	sp, #20
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007bc8:	f023 0303 	bic.w	r3, r3, #3
 8007bcc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bdc:	f043 0302 	orr.w	r3, r3, #2
 8007be0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3714      	adds	r7, #20
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	695b      	ldr	r3, [r3, #20]
 8007bfc:	f003 0301 	and.w	r3, r3, #1
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c14:	2300      	movs	r3, #0
 8007c16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c24:	d901      	bls.n	8007c2a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007c26:	2303      	movs	r3, #3
 8007c28:	e022      	b.n	8007c70 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	daf2      	bge.n	8007c18 <USB_CoreReset+0xc>

  count = 10U;
 8007c32:	230a      	movs	r3, #10
 8007c34:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007c36:	e002      	b.n	8007c3e <USB_CoreReset+0x32>
  {
    count--;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d1f9      	bne.n	8007c38 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	691b      	ldr	r3, [r3, #16]
 8007c48:	f043 0201 	orr.w	r2, r3, #1
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	3301      	adds	r3, #1
 8007c54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c5c:	d901      	bls.n	8007c62 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007c5e:	2303      	movs	r3, #3
 8007c60:	e006      	b.n	8007c70 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	f003 0301 	and.w	r3, r3, #1
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d0f0      	beq.n	8007c50 <USB_CoreReset+0x44>

  return HAL_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3714      	adds	r7, #20
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr

08007c7c <__NVIC_SetPriority>:
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	4603      	mov	r3, r0
 8007c84:	6039      	str	r1, [r7, #0]
 8007c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	db0a      	blt.n	8007ca6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	b2da      	uxtb	r2, r3
 8007c94:	490c      	ldr	r1, [pc, #48]	@ (8007cc8 <__NVIC_SetPriority+0x4c>)
 8007c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c9a:	0112      	lsls	r2, r2, #4
 8007c9c:	b2d2      	uxtb	r2, r2
 8007c9e:	440b      	add	r3, r1
 8007ca0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007ca4:	e00a      	b.n	8007cbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	b2da      	uxtb	r2, r3
 8007caa:	4908      	ldr	r1, [pc, #32]	@ (8007ccc <__NVIC_SetPriority+0x50>)
 8007cac:	79fb      	ldrb	r3, [r7, #7]
 8007cae:	f003 030f 	and.w	r3, r3, #15
 8007cb2:	3b04      	subs	r3, #4
 8007cb4:	0112      	lsls	r2, r2, #4
 8007cb6:	b2d2      	uxtb	r2, r2
 8007cb8:	440b      	add	r3, r1
 8007cba:	761a      	strb	r2, [r3, #24]
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr
 8007cc8:	e000e100 	.word	0xe000e100
 8007ccc:	e000ed00 	.word	0xe000ed00

08007cd0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007cd4:	4b05      	ldr	r3, [pc, #20]	@ (8007cec <SysTick_Handler+0x1c>)
 8007cd6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007cd8:	f001 fd46 	bl	8009768 <xTaskGetSchedulerState>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d001      	beq.n	8007ce6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007ce2:	f002 fb41 	bl	800a368 <xPortSysTickHandler>
  }
}
 8007ce6:	bf00      	nop
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	e000e010 	.word	0xe000e010

08007cf0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007cf4:	2100      	movs	r1, #0
 8007cf6:	f06f 0004 	mvn.w	r0, #4
 8007cfa:	f7ff ffbf 	bl	8007c7c <__NVIC_SetPriority>
#endif
}
 8007cfe:	bf00      	nop
 8007d00:	bd80      	pop	{r7, pc}
	...

08007d04 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d0a:	f3ef 8305 	mrs	r3, IPSR
 8007d0e:	603b      	str	r3, [r7, #0]
  return(result);
 8007d10:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d003      	beq.n	8007d1e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007d16:	f06f 0305 	mvn.w	r3, #5
 8007d1a:	607b      	str	r3, [r7, #4]
 8007d1c:	e00c      	b.n	8007d38 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8007d48 <osKernelInitialize+0x44>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d105      	bne.n	8007d32 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007d26:	4b08      	ldr	r3, [pc, #32]	@ (8007d48 <osKernelInitialize+0x44>)
 8007d28:	2201      	movs	r2, #1
 8007d2a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	607b      	str	r3, [r7, #4]
 8007d30:	e002      	b.n	8007d38 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007d32:	f04f 33ff 	mov.w	r3, #4294967295
 8007d36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007d38:	687b      	ldr	r3, [r7, #4]
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	370c      	adds	r7, #12
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	20000f50 	.word	0x20000f50

08007d4c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d52:	f3ef 8305 	mrs	r3, IPSR
 8007d56:	603b      	str	r3, [r7, #0]
  return(result);
 8007d58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d003      	beq.n	8007d66 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007d5e:	f06f 0305 	mvn.w	r3, #5
 8007d62:	607b      	str	r3, [r7, #4]
 8007d64:	e010      	b.n	8007d88 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007d66:	4b0b      	ldr	r3, [pc, #44]	@ (8007d94 <osKernelStart+0x48>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d109      	bne.n	8007d82 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007d6e:	f7ff ffbf 	bl	8007cf0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007d72:	4b08      	ldr	r3, [pc, #32]	@ (8007d94 <osKernelStart+0x48>)
 8007d74:	2202      	movs	r2, #2
 8007d76:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007d78:	f001 f892 	bl	8008ea0 <vTaskStartScheduler>
      stat = osOK;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	607b      	str	r3, [r7, #4]
 8007d80:	e002      	b.n	8007d88 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007d82:	f04f 33ff 	mov.w	r3, #4294967295
 8007d86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007d88:	687b      	ldr	r3, [r7, #4]
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3708      	adds	r7, #8
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}
 8007d92:	bf00      	nop
 8007d94:	20000f50 	.word	0x20000f50

08007d98 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b08e      	sub	sp, #56	@ 0x38
 8007d9c:	af04      	add	r7, sp, #16
 8007d9e:	60f8      	str	r0, [r7, #12]
 8007da0:	60b9      	str	r1, [r7, #8]
 8007da2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007da4:	2300      	movs	r3, #0
 8007da6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007da8:	f3ef 8305 	mrs	r3, IPSR
 8007dac:	617b      	str	r3, [r7, #20]
  return(result);
 8007dae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d17e      	bne.n	8007eb2 <osThreadNew+0x11a>
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d07b      	beq.n	8007eb2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007dba:	2380      	movs	r3, #128	@ 0x80
 8007dbc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007dbe:	2318      	movs	r3, #24
 8007dc0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8007dca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d045      	beq.n	8007e5e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d002      	beq.n	8007de0 <osThreadNew+0x48>
        name = attr->name;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	699b      	ldr	r3, [r3, #24]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d002      	beq.n	8007dee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d008      	beq.n	8007e06 <osThreadNew+0x6e>
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	2b38      	cmp	r3, #56	@ 0x38
 8007df8:	d805      	bhi.n	8007e06 <osThreadNew+0x6e>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d001      	beq.n	8007e0a <osThreadNew+0x72>
        return (NULL);
 8007e06:	2300      	movs	r3, #0
 8007e08:	e054      	b.n	8007eb4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d003      	beq.n	8007e1a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	695b      	ldr	r3, [r3, #20]
 8007e16:	089b      	lsrs	r3, r3, #2
 8007e18:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00e      	beq.n	8007e40 <osThreadNew+0xa8>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	2ba7      	cmp	r3, #167	@ 0xa7
 8007e28:	d90a      	bls.n	8007e40 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d006      	beq.n	8007e40 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	695b      	ldr	r3, [r3, #20]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d002      	beq.n	8007e40 <osThreadNew+0xa8>
        mem = 1;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	61bb      	str	r3, [r7, #24]
 8007e3e:	e010      	b.n	8007e62 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d10c      	bne.n	8007e62 <osThreadNew+0xca>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	68db      	ldr	r3, [r3, #12]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d108      	bne.n	8007e62 <osThreadNew+0xca>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d104      	bne.n	8007e62 <osThreadNew+0xca>
          mem = 0;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	61bb      	str	r3, [r7, #24]
 8007e5c:	e001      	b.n	8007e62 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d110      	bne.n	8007e8a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007e70:	9202      	str	r2, [sp, #8]
 8007e72:	9301      	str	r3, [sp, #4]
 8007e74:	69fb      	ldr	r3, [r7, #28]
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	6a3a      	ldr	r2, [r7, #32]
 8007e7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f000 fe1a 	bl	8008ab8 <xTaskCreateStatic>
 8007e84:	4603      	mov	r3, r0
 8007e86:	613b      	str	r3, [r7, #16]
 8007e88:	e013      	b.n	8007eb2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d110      	bne.n	8007eb2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007e90:	6a3b      	ldr	r3, [r7, #32]
 8007e92:	b29a      	uxth	r2, r3
 8007e94:	f107 0310 	add.w	r3, r7, #16
 8007e98:	9301      	str	r3, [sp, #4]
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	9300      	str	r3, [sp, #0]
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007ea2:	68f8      	ldr	r0, [r7, #12]
 8007ea4:	f000 fe68 	bl	8008b78 <xTaskCreate>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d001      	beq.n	8007eb2 <osThreadNew+0x11a>
            hTask = NULL;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007eb2:	693b      	ldr	r3, [r7, #16]
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3728      	adds	r7, #40	@ 0x28
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ec4:	f3ef 8305 	mrs	r3, IPSR
 8007ec8:	60bb      	str	r3, [r7, #8]
  return(result);
 8007eca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d003      	beq.n	8007ed8 <osDelay+0x1c>
    stat = osErrorISR;
 8007ed0:	f06f 0305 	mvn.w	r3, #5
 8007ed4:	60fb      	str	r3, [r7, #12]
 8007ed6:	e007      	b.n	8007ee8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d002      	beq.n	8007ee8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 ffa6 	bl	8008e34 <vTaskDelay>
    }
  }

  return (stat);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
	...

08007ef4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	4a07      	ldr	r2, [pc, #28]	@ (8007f20 <vApplicationGetIdleTaskMemory+0x2c>)
 8007f04:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	4a06      	ldr	r2, [pc, #24]	@ (8007f24 <vApplicationGetIdleTaskMemory+0x30>)
 8007f0a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2280      	movs	r2, #128	@ 0x80
 8007f10:	601a      	str	r2, [r3, #0]
}
 8007f12:	bf00      	nop
 8007f14:	3714      	adds	r7, #20
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	20000f54 	.word	0x20000f54
 8007f24:	20000ffc 	.word	0x20000ffc

08007f28 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	60f8      	str	r0, [r7, #12]
 8007f30:	60b9      	str	r1, [r7, #8]
 8007f32:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	4a07      	ldr	r2, [pc, #28]	@ (8007f54 <vApplicationGetTimerTaskMemory+0x2c>)
 8007f38:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	4a06      	ldr	r2, [pc, #24]	@ (8007f58 <vApplicationGetTimerTaskMemory+0x30>)
 8007f3e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007f46:	601a      	str	r2, [r3, #0]
}
 8007f48:	bf00      	nop
 8007f4a:	3714      	adds	r7, #20
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr
 8007f54:	200011fc 	.word	0x200011fc
 8007f58:	200012a4 	.word	0x200012a4

08007f5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f103 0208 	add.w	r2, r3, #8
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f04f 32ff 	mov.w	r2, #4294967295
 8007f74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f103 0208 	add.w	r2, r3, #8
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f103 0208 	add.w	r2, r3, #8
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007faa:	bf00      	nop
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b085      	sub	sp, #20
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	689a      	ldr	r2, [r3, #8]
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	683a      	ldr	r2, [r7, #0]
 8007fda:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	683a      	ldr	r2, [r7, #0]
 8007fe0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	1c5a      	adds	r2, r3, #1
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	601a      	str	r2, [r3, #0]
}
 8007ff2:	bf00      	nop
 8007ff4:	3714      	adds	r7, #20
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ffe:	b480      	push	{r7}
 8008000:	b085      	sub	sp, #20
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
 8008006:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008014:	d103      	bne.n	800801e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	60fb      	str	r3, [r7, #12]
 800801c:	e00c      	b.n	8008038 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	3308      	adds	r3, #8
 8008022:	60fb      	str	r3, [r7, #12]
 8008024:	e002      	b.n	800802c <vListInsert+0x2e>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	60fb      	str	r3, [r7, #12]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	429a      	cmp	r2, r3
 8008036:	d2f6      	bcs.n	8008026 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	685a      	ldr	r2, [r3, #4]
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	683a      	ldr	r2, [r7, #0]
 8008046:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	683a      	ldr	r2, [r7, #0]
 8008052:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	1c5a      	adds	r2, r3, #1
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	601a      	str	r2, [r3, #0]
}
 8008064:	bf00      	nop
 8008066:	3714      	adds	r7, #20
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008070:	b480      	push	{r7}
 8008072:	b085      	sub	sp, #20
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	6892      	ldr	r2, [r2, #8]
 8008086:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	6852      	ldr	r2, [r2, #4]
 8008090:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	429a      	cmp	r2, r3
 800809a:	d103      	bne.n	80080a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	689a      	ldr	r2, [r3, #8]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	1e5a      	subs	r2, r3, #1
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3714      	adds	r7, #20
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d10b      	bne.n	80080f0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80080d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080dc:	f383 8811 	msr	BASEPRI, r3
 80080e0:	f3bf 8f6f 	isb	sy
 80080e4:	f3bf 8f4f 	dsb	sy
 80080e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080ea:	bf00      	nop
 80080ec:	bf00      	nop
 80080ee:	e7fd      	b.n	80080ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80080f0:	f002 f8aa 	bl	800a248 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080fc:	68f9      	ldr	r1, [r7, #12]
 80080fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008100:	fb01 f303 	mul.w	r3, r1, r3
 8008104:	441a      	add	r2, r3
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2200      	movs	r2, #0
 800810e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008120:	3b01      	subs	r3, #1
 8008122:	68f9      	ldr	r1, [r7, #12]
 8008124:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008126:	fb01 f303 	mul.w	r3, r1, r3
 800812a:	441a      	add	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	22ff      	movs	r2, #255	@ 0xff
 8008134:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	22ff      	movs	r2, #255	@ 0xff
 800813c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d114      	bne.n	8008170 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	691b      	ldr	r3, [r3, #16]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d01a      	beq.n	8008184 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	3310      	adds	r3, #16
 8008152:	4618      	mov	r0, r3
 8008154:	f001 f942 	bl	80093dc <xTaskRemoveFromEventList>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d012      	beq.n	8008184 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800815e:	4b0d      	ldr	r3, [pc, #52]	@ (8008194 <xQueueGenericReset+0xd0>)
 8008160:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008164:	601a      	str	r2, [r3, #0]
 8008166:	f3bf 8f4f 	dsb	sy
 800816a:	f3bf 8f6f 	isb	sy
 800816e:	e009      	b.n	8008184 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	3310      	adds	r3, #16
 8008174:	4618      	mov	r0, r3
 8008176:	f7ff fef1 	bl	8007f5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	3324      	adds	r3, #36	@ 0x24
 800817e:	4618      	mov	r0, r3
 8008180:	f7ff feec 	bl	8007f5c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008184:	f002 f892 	bl	800a2ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008188:	2301      	movs	r3, #1
}
 800818a:	4618      	mov	r0, r3
 800818c:	3710      	adds	r7, #16
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	e000ed04 	.word	0xe000ed04

08008198 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008198:	b580      	push	{r7, lr}
 800819a:	b08e      	sub	sp, #56	@ 0x38
 800819c:	af02      	add	r7, sp, #8
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	607a      	str	r2, [r7, #4]
 80081a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d10b      	bne.n	80081c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80081ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b0:	f383 8811 	msr	BASEPRI, r3
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	f3bf 8f4f 	dsb	sy
 80081bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80081be:	bf00      	nop
 80081c0:	bf00      	nop
 80081c2:	e7fd      	b.n	80081c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10b      	bne.n	80081e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	e7fd      	b.n	80081de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d002      	beq.n	80081ee <xQueueGenericCreateStatic+0x56>
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <xQueueGenericCreateStatic+0x5a>
 80081ee:	2301      	movs	r3, #1
 80081f0:	e000      	b.n	80081f4 <xQueueGenericCreateStatic+0x5c>
 80081f2:	2300      	movs	r3, #0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d10b      	bne.n	8008210 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80081f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081fc:	f383 8811 	msr	BASEPRI, r3
 8008200:	f3bf 8f6f 	isb	sy
 8008204:	f3bf 8f4f 	dsb	sy
 8008208:	623b      	str	r3, [r7, #32]
}
 800820a:	bf00      	nop
 800820c:	bf00      	nop
 800820e:	e7fd      	b.n	800820c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d102      	bne.n	800821c <xQueueGenericCreateStatic+0x84>
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d101      	bne.n	8008220 <xQueueGenericCreateStatic+0x88>
 800821c:	2301      	movs	r3, #1
 800821e:	e000      	b.n	8008222 <xQueueGenericCreateStatic+0x8a>
 8008220:	2300      	movs	r3, #0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10b      	bne.n	800823e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800822a:	f383 8811 	msr	BASEPRI, r3
 800822e:	f3bf 8f6f 	isb	sy
 8008232:	f3bf 8f4f 	dsb	sy
 8008236:	61fb      	str	r3, [r7, #28]
}
 8008238:	bf00      	nop
 800823a:	bf00      	nop
 800823c:	e7fd      	b.n	800823a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800823e:	2350      	movs	r3, #80	@ 0x50
 8008240:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	2b50      	cmp	r3, #80	@ 0x50
 8008246:	d00b      	beq.n	8008260 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	61bb      	str	r3, [r7, #24]
}
 800825a:	bf00      	nop
 800825c:	bf00      	nop
 800825e:	e7fd      	b.n	800825c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008260:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00d      	beq.n	8008288 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800826c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800826e:	2201      	movs	r2, #1
 8008270:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008274:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	4613      	mov	r3, r2
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	68b9      	ldr	r1, [r7, #8]
 8008282:	68f8      	ldr	r0, [r7, #12]
 8008284:	f000 f805 	bl	8008292 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800828a:	4618      	mov	r0, r3
 800828c:	3730      	adds	r7, #48	@ 0x30
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b084      	sub	sp, #16
 8008296:	af00      	add	r7, sp, #0
 8008298:	60f8      	str	r0, [r7, #12]
 800829a:	60b9      	str	r1, [r7, #8]
 800829c:	607a      	str	r2, [r7, #4]
 800829e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d103      	bne.n	80082ae <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	69ba      	ldr	r2, [r7, #24]
 80082aa:	601a      	str	r2, [r3, #0]
 80082ac:	e002      	b.n	80082b4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	68ba      	ldr	r2, [r7, #8]
 80082be:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80082c0:	2101      	movs	r1, #1
 80082c2:	69b8      	ldr	r0, [r7, #24]
 80082c4:	f7ff fefe 	bl	80080c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	78fa      	ldrb	r2, [r7, #3]
 80082cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80082d0:	bf00      	nop
 80082d2:	3710      	adds	r7, #16
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}

080082d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b08e      	sub	sp, #56	@ 0x38
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	607a      	str	r2, [r7, #4]
 80082e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80082e6:	2300      	movs	r3, #0
 80082e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80082ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d10b      	bne.n	800830c <xQueueGenericSend+0x34>
	__asm volatile
 80082f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f8:	f383 8811 	msr	BASEPRI, r3
 80082fc:	f3bf 8f6f 	isb	sy
 8008300:	f3bf 8f4f 	dsb	sy
 8008304:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008306:	bf00      	nop
 8008308:	bf00      	nop
 800830a:	e7fd      	b.n	8008308 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d103      	bne.n	800831a <xQueueGenericSend+0x42>
 8008312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008316:	2b00      	cmp	r3, #0
 8008318:	d101      	bne.n	800831e <xQueueGenericSend+0x46>
 800831a:	2301      	movs	r3, #1
 800831c:	e000      	b.n	8008320 <xQueueGenericSend+0x48>
 800831e:	2300      	movs	r3, #0
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10b      	bne.n	800833c <xQueueGenericSend+0x64>
	__asm volatile
 8008324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008328:	f383 8811 	msr	BASEPRI, r3
 800832c:	f3bf 8f6f 	isb	sy
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008336:	bf00      	nop
 8008338:	bf00      	nop
 800833a:	e7fd      	b.n	8008338 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	2b02      	cmp	r3, #2
 8008340:	d103      	bne.n	800834a <xQueueGenericSend+0x72>
 8008342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008346:	2b01      	cmp	r3, #1
 8008348:	d101      	bne.n	800834e <xQueueGenericSend+0x76>
 800834a:	2301      	movs	r3, #1
 800834c:	e000      	b.n	8008350 <xQueueGenericSend+0x78>
 800834e:	2300      	movs	r3, #0
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10b      	bne.n	800836c <xQueueGenericSend+0x94>
	__asm volatile
 8008354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008358:	f383 8811 	msr	BASEPRI, r3
 800835c:	f3bf 8f6f 	isb	sy
 8008360:	f3bf 8f4f 	dsb	sy
 8008364:	623b      	str	r3, [r7, #32]
}
 8008366:	bf00      	nop
 8008368:	bf00      	nop
 800836a:	e7fd      	b.n	8008368 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800836c:	f001 f9fc 	bl	8009768 <xTaskGetSchedulerState>
 8008370:	4603      	mov	r3, r0
 8008372:	2b00      	cmp	r3, #0
 8008374:	d102      	bne.n	800837c <xQueueGenericSend+0xa4>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d101      	bne.n	8008380 <xQueueGenericSend+0xa8>
 800837c:	2301      	movs	r3, #1
 800837e:	e000      	b.n	8008382 <xQueueGenericSend+0xaa>
 8008380:	2300      	movs	r3, #0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d10b      	bne.n	800839e <xQueueGenericSend+0xc6>
	__asm volatile
 8008386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838a:	f383 8811 	msr	BASEPRI, r3
 800838e:	f3bf 8f6f 	isb	sy
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	61fb      	str	r3, [r7, #28]
}
 8008398:	bf00      	nop
 800839a:	bf00      	nop
 800839c:	e7fd      	b.n	800839a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800839e:	f001 ff53 	bl	800a248 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80083a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d302      	bcc.n	80083b4 <xQueueGenericSend+0xdc>
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d129      	bne.n	8008408 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80083b4:	683a      	ldr	r2, [r7, #0]
 80083b6:	68b9      	ldr	r1, [r7, #8]
 80083b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80083ba:	f000 fa0f 	bl	80087dc <prvCopyDataToQueue>
 80083be:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d010      	beq.n	80083ea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ca:	3324      	adds	r3, #36	@ 0x24
 80083cc:	4618      	mov	r0, r3
 80083ce:	f001 f805 	bl	80093dc <xTaskRemoveFromEventList>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d013      	beq.n	8008400 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80083d8:	4b3f      	ldr	r3, [pc, #252]	@ (80084d8 <xQueueGenericSend+0x200>)
 80083da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083de:	601a      	str	r2, [r3, #0]
 80083e0:	f3bf 8f4f 	dsb	sy
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	e00a      	b.n	8008400 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80083ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d007      	beq.n	8008400 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80083f0:	4b39      	ldr	r3, [pc, #228]	@ (80084d8 <xQueueGenericSend+0x200>)
 80083f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083f6:	601a      	str	r2, [r3, #0]
 80083f8:	f3bf 8f4f 	dsb	sy
 80083fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008400:	f001 ff54 	bl	800a2ac <vPortExitCritical>
				return pdPASS;
 8008404:	2301      	movs	r3, #1
 8008406:	e063      	b.n	80084d0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d103      	bne.n	8008416 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800840e:	f001 ff4d 	bl	800a2ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008412:	2300      	movs	r3, #0
 8008414:	e05c      	b.n	80084d0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008418:	2b00      	cmp	r3, #0
 800841a:	d106      	bne.n	800842a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800841c:	f107 0314 	add.w	r3, r7, #20
 8008420:	4618      	mov	r0, r3
 8008422:	f001 f83f 	bl	80094a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008426:	2301      	movs	r3, #1
 8008428:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800842a:	f001 ff3f 	bl	800a2ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800842e:	f000 fda7 	bl	8008f80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008432:	f001 ff09 	bl	800a248 <vPortEnterCritical>
 8008436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008438:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800843c:	b25b      	sxtb	r3, r3
 800843e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008442:	d103      	bne.n	800844c <xQueueGenericSend+0x174>
 8008444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008446:	2200      	movs	r2, #0
 8008448:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800844c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008452:	b25b      	sxtb	r3, r3
 8008454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008458:	d103      	bne.n	8008462 <xQueueGenericSend+0x18a>
 800845a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845c:	2200      	movs	r2, #0
 800845e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008462:	f001 ff23 	bl	800a2ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008466:	1d3a      	adds	r2, r7, #4
 8008468:	f107 0314 	add.w	r3, r7, #20
 800846c:	4611      	mov	r1, r2
 800846e:	4618      	mov	r0, r3
 8008470:	f001 f82e 	bl	80094d0 <xTaskCheckForTimeOut>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d124      	bne.n	80084c4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800847a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800847c:	f000 faa6 	bl	80089cc <prvIsQueueFull>
 8008480:	4603      	mov	r3, r0
 8008482:	2b00      	cmp	r3, #0
 8008484:	d018      	beq.n	80084b8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008488:	3310      	adds	r3, #16
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	4611      	mov	r1, r2
 800848e:	4618      	mov	r0, r3
 8008490:	f000 ff52 	bl	8009338 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008494:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008496:	f000 fa31 	bl	80088fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800849a:	f000 fd7f 	bl	8008f9c <xTaskResumeAll>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f47f af7c 	bne.w	800839e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80084a6:	4b0c      	ldr	r3, [pc, #48]	@ (80084d8 <xQueueGenericSend+0x200>)
 80084a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084ac:	601a      	str	r2, [r3, #0]
 80084ae:	f3bf 8f4f 	dsb	sy
 80084b2:	f3bf 8f6f 	isb	sy
 80084b6:	e772      	b.n	800839e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80084b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80084ba:	f000 fa1f 	bl	80088fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084be:	f000 fd6d 	bl	8008f9c <xTaskResumeAll>
 80084c2:	e76c      	b.n	800839e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80084c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80084c6:	f000 fa19 	bl	80088fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084ca:	f000 fd67 	bl	8008f9c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80084ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3738      	adds	r7, #56	@ 0x38
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}
 80084d8:	e000ed04 	.word	0xe000ed04

080084dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b090      	sub	sp, #64	@ 0x40
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	607a      	str	r2, [r7, #4]
 80084e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80084ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d10b      	bne.n	800850c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80084f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f8:	f383 8811 	msr	BASEPRI, r3
 80084fc:	f3bf 8f6f 	isb	sy
 8008500:	f3bf 8f4f 	dsb	sy
 8008504:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008506:	bf00      	nop
 8008508:	bf00      	nop
 800850a:	e7fd      	b.n	8008508 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d103      	bne.n	800851a <xQueueGenericSendFromISR+0x3e>
 8008512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008516:	2b00      	cmp	r3, #0
 8008518:	d101      	bne.n	800851e <xQueueGenericSendFromISR+0x42>
 800851a:	2301      	movs	r3, #1
 800851c:	e000      	b.n	8008520 <xQueueGenericSendFromISR+0x44>
 800851e:	2300      	movs	r3, #0
 8008520:	2b00      	cmp	r3, #0
 8008522:	d10b      	bne.n	800853c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008528:	f383 8811 	msr	BASEPRI, r3
 800852c:	f3bf 8f6f 	isb	sy
 8008530:	f3bf 8f4f 	dsb	sy
 8008534:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008536:	bf00      	nop
 8008538:	bf00      	nop
 800853a:	e7fd      	b.n	8008538 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	2b02      	cmp	r3, #2
 8008540:	d103      	bne.n	800854a <xQueueGenericSendFromISR+0x6e>
 8008542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008546:	2b01      	cmp	r3, #1
 8008548:	d101      	bne.n	800854e <xQueueGenericSendFromISR+0x72>
 800854a:	2301      	movs	r3, #1
 800854c:	e000      	b.n	8008550 <xQueueGenericSendFromISR+0x74>
 800854e:	2300      	movs	r3, #0
 8008550:	2b00      	cmp	r3, #0
 8008552:	d10b      	bne.n	800856c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008558:	f383 8811 	msr	BASEPRI, r3
 800855c:	f3bf 8f6f 	isb	sy
 8008560:	f3bf 8f4f 	dsb	sy
 8008564:	623b      	str	r3, [r7, #32]
}
 8008566:	bf00      	nop
 8008568:	bf00      	nop
 800856a:	e7fd      	b.n	8008568 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800856c:	f001 ff4c 	bl	800a408 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008570:	f3ef 8211 	mrs	r2, BASEPRI
 8008574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008578:	f383 8811 	msr	BASEPRI, r3
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	61fa      	str	r2, [r7, #28]
 8008586:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008588:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800858a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800858c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008594:	429a      	cmp	r2, r3
 8008596:	d302      	bcc.n	800859e <xQueueGenericSendFromISR+0xc2>
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	2b02      	cmp	r3, #2
 800859c:	d12f      	bne.n	80085fe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800859e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80085a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085ae:	683a      	ldr	r2, [r7, #0]
 80085b0:	68b9      	ldr	r1, [r7, #8]
 80085b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80085b4:	f000 f912 	bl	80087dc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80085b8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80085bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c0:	d112      	bne.n	80085e8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d016      	beq.n	80085f8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085cc:	3324      	adds	r3, #36	@ 0x24
 80085ce:	4618      	mov	r0, r3
 80085d0:	f000 ff04 	bl	80093dc <xTaskRemoveFromEventList>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d00e      	beq.n	80085f8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d00b      	beq.n	80085f8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	601a      	str	r2, [r3, #0]
 80085e6:	e007      	b.n	80085f8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80085e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80085ec:	3301      	adds	r3, #1
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	b25a      	sxtb	r2, r3
 80085f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80085f8:	2301      	movs	r3, #1
 80085fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80085fc:	e001      	b.n	8008602 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80085fe:	2300      	movs	r3, #0
 8008600:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008604:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800860c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800860e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008610:	4618      	mov	r0, r3
 8008612:	3740      	adds	r7, #64	@ 0x40
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b08c      	sub	sp, #48	@ 0x30
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008624:	2300      	movs	r3, #0
 8008626:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800862c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800862e:	2b00      	cmp	r3, #0
 8008630:	d10b      	bne.n	800864a <xQueueReceive+0x32>
	__asm volatile
 8008632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008636:	f383 8811 	msr	BASEPRI, r3
 800863a:	f3bf 8f6f 	isb	sy
 800863e:	f3bf 8f4f 	dsb	sy
 8008642:	623b      	str	r3, [r7, #32]
}
 8008644:	bf00      	nop
 8008646:	bf00      	nop
 8008648:	e7fd      	b.n	8008646 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d103      	bne.n	8008658 <xQueueReceive+0x40>
 8008650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008654:	2b00      	cmp	r3, #0
 8008656:	d101      	bne.n	800865c <xQueueReceive+0x44>
 8008658:	2301      	movs	r3, #1
 800865a:	e000      	b.n	800865e <xQueueReceive+0x46>
 800865c:	2300      	movs	r3, #0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d10b      	bne.n	800867a <xQueueReceive+0x62>
	__asm volatile
 8008662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008666:	f383 8811 	msr	BASEPRI, r3
 800866a:	f3bf 8f6f 	isb	sy
 800866e:	f3bf 8f4f 	dsb	sy
 8008672:	61fb      	str	r3, [r7, #28]
}
 8008674:	bf00      	nop
 8008676:	bf00      	nop
 8008678:	e7fd      	b.n	8008676 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800867a:	f001 f875 	bl	8009768 <xTaskGetSchedulerState>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d102      	bne.n	800868a <xQueueReceive+0x72>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d101      	bne.n	800868e <xQueueReceive+0x76>
 800868a:	2301      	movs	r3, #1
 800868c:	e000      	b.n	8008690 <xQueueReceive+0x78>
 800868e:	2300      	movs	r3, #0
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10b      	bne.n	80086ac <xQueueReceive+0x94>
	__asm volatile
 8008694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008698:	f383 8811 	msr	BASEPRI, r3
 800869c:	f3bf 8f6f 	isb	sy
 80086a0:	f3bf 8f4f 	dsb	sy
 80086a4:	61bb      	str	r3, [r7, #24]
}
 80086a6:	bf00      	nop
 80086a8:	bf00      	nop
 80086aa:	e7fd      	b.n	80086a8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80086ac:	f001 fdcc 	bl	800a248 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086b4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80086b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d01f      	beq.n	80086fc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80086bc:	68b9      	ldr	r1, [r7, #8]
 80086be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086c0:	f000 f8f6 	bl	80088b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80086c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c6:	1e5a      	subs	r2, r3, #1
 80086c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ce:	691b      	ldr	r3, [r3, #16]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00f      	beq.n	80086f4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d6:	3310      	adds	r3, #16
 80086d8:	4618      	mov	r0, r3
 80086da:	f000 fe7f 	bl	80093dc <xTaskRemoveFromEventList>
 80086de:	4603      	mov	r3, r0
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d007      	beq.n	80086f4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80086e4:	4b3c      	ldr	r3, [pc, #240]	@ (80087d8 <xQueueReceive+0x1c0>)
 80086e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086ea:	601a      	str	r2, [r3, #0]
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80086f4:	f001 fdda 	bl	800a2ac <vPortExitCritical>
				return pdPASS;
 80086f8:	2301      	movs	r3, #1
 80086fa:	e069      	b.n	80087d0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d103      	bne.n	800870a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008702:	f001 fdd3 	bl	800a2ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008706:	2300      	movs	r3, #0
 8008708:	e062      	b.n	80087d0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800870a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800870c:	2b00      	cmp	r3, #0
 800870e:	d106      	bne.n	800871e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008710:	f107 0310 	add.w	r3, r7, #16
 8008714:	4618      	mov	r0, r3
 8008716:	f000 fec5 	bl	80094a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800871a:	2301      	movs	r3, #1
 800871c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800871e:	f001 fdc5 	bl	800a2ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008722:	f000 fc2d 	bl	8008f80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008726:	f001 fd8f 	bl	800a248 <vPortEnterCritical>
 800872a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008730:	b25b      	sxtb	r3, r3
 8008732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008736:	d103      	bne.n	8008740 <xQueueReceive+0x128>
 8008738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873a:	2200      	movs	r2, #0
 800873c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008742:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008746:	b25b      	sxtb	r3, r3
 8008748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800874c:	d103      	bne.n	8008756 <xQueueReceive+0x13e>
 800874e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008750:	2200      	movs	r2, #0
 8008752:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008756:	f001 fda9 	bl	800a2ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800875a:	1d3a      	adds	r2, r7, #4
 800875c:	f107 0310 	add.w	r3, r7, #16
 8008760:	4611      	mov	r1, r2
 8008762:	4618      	mov	r0, r3
 8008764:	f000 feb4 	bl	80094d0 <xTaskCheckForTimeOut>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d123      	bne.n	80087b6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800876e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008770:	f000 f916 	bl	80089a0 <prvIsQueueEmpty>
 8008774:	4603      	mov	r3, r0
 8008776:	2b00      	cmp	r3, #0
 8008778:	d017      	beq.n	80087aa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800877a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800877c:	3324      	adds	r3, #36	@ 0x24
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	4611      	mov	r1, r2
 8008782:	4618      	mov	r0, r3
 8008784:	f000 fdd8 	bl	8009338 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008788:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800878a:	f000 f8b7 	bl	80088fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800878e:	f000 fc05 	bl	8008f9c <xTaskResumeAll>
 8008792:	4603      	mov	r3, r0
 8008794:	2b00      	cmp	r3, #0
 8008796:	d189      	bne.n	80086ac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008798:	4b0f      	ldr	r3, [pc, #60]	@ (80087d8 <xQueueReceive+0x1c0>)
 800879a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800879e:	601a      	str	r2, [r3, #0]
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	f3bf 8f6f 	isb	sy
 80087a8:	e780      	b.n	80086ac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80087aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087ac:	f000 f8a6 	bl	80088fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80087b0:	f000 fbf4 	bl	8008f9c <xTaskResumeAll>
 80087b4:	e77a      	b.n	80086ac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80087b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087b8:	f000 f8a0 	bl	80088fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80087bc:	f000 fbee 	bl	8008f9c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087c2:	f000 f8ed 	bl	80089a0 <prvIsQueueEmpty>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	f43f af6f 	beq.w	80086ac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80087ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3730      	adds	r7, #48	@ 0x30
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	e000ed04 	.word	0xe000ed04

080087dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b086      	sub	sp, #24
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	60b9      	str	r1, [r7, #8]
 80087e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80087e8:	2300      	movs	r3, #0
 80087ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d10d      	bne.n	8008816 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d14d      	bne.n	800889e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	4618      	mov	r0, r3
 8008808:	f000 ffcc 	bl	80097a4 <xTaskPriorityDisinherit>
 800880c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	609a      	str	r2, [r3, #8]
 8008814:	e043      	b.n	800889e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d119      	bne.n	8008850 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6858      	ldr	r0, [r3, #4]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008824:	461a      	mov	r2, r3
 8008826:	68b9      	ldr	r1, [r7, #8]
 8008828:	f002 fba9 	bl	800af7e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	685a      	ldr	r2, [r3, #4]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008834:	441a      	add	r2, r3
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	685a      	ldr	r2, [r3, #4]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	689b      	ldr	r3, [r3, #8]
 8008842:	429a      	cmp	r2, r3
 8008844:	d32b      	bcc.n	800889e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	605a      	str	r2, [r3, #4]
 800884e:	e026      	b.n	800889e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	68d8      	ldr	r0, [r3, #12]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008858:	461a      	mov	r2, r3
 800885a:	68b9      	ldr	r1, [r7, #8]
 800885c:	f002 fb8f 	bl	800af7e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	68da      	ldr	r2, [r3, #12]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008868:	425b      	negs	r3, r3
 800886a:	441a      	add	r2, r3
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	68da      	ldr	r2, [r3, #12]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	429a      	cmp	r2, r3
 800887a:	d207      	bcs.n	800888c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	689a      	ldr	r2, [r3, #8]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008884:	425b      	negs	r3, r3
 8008886:	441a      	add	r2, r3
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2b02      	cmp	r3, #2
 8008890:	d105      	bne.n	800889e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d002      	beq.n	800889e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	3b01      	subs	r3, #1
 800889c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	1c5a      	adds	r2, r3, #1
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80088a6:	697b      	ldr	r3, [r7, #20]
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3718      	adds	r7, #24
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b082      	sub	sp, #8
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d018      	beq.n	80088f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	68da      	ldr	r2, [r3, #12]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ca:	441a      	add	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	68da      	ldr	r2, [r3, #12]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d303      	bcc.n	80088e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681a      	ldr	r2, [r3, #0]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	68d9      	ldr	r1, [r3, #12]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ec:	461a      	mov	r2, r3
 80088ee:	6838      	ldr	r0, [r7, #0]
 80088f0:	f002 fb45 	bl	800af7e <memcpy>
	}
}
 80088f4:	bf00      	nop
 80088f6:	3708      	adds	r7, #8
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}

080088fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b084      	sub	sp, #16
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008904:	f001 fca0 	bl	800a248 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800890e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008910:	e011      	b.n	8008936 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008916:	2b00      	cmp	r3, #0
 8008918:	d012      	beq.n	8008940 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	3324      	adds	r3, #36	@ 0x24
 800891e:	4618      	mov	r0, r3
 8008920:	f000 fd5c 	bl	80093dc <xTaskRemoveFromEventList>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d001      	beq.n	800892e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800892a:	f000 fe35 	bl	8009598 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800892e:	7bfb      	ldrb	r3, [r7, #15]
 8008930:	3b01      	subs	r3, #1
 8008932:	b2db      	uxtb	r3, r3
 8008934:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800893a:	2b00      	cmp	r3, #0
 800893c:	dce9      	bgt.n	8008912 <prvUnlockQueue+0x16>
 800893e:	e000      	b.n	8008942 <prvUnlockQueue+0x46>
					break;
 8008940:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	22ff      	movs	r2, #255	@ 0xff
 8008946:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800894a:	f001 fcaf 	bl	800a2ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800894e:	f001 fc7b 	bl	800a248 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008958:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800895a:	e011      	b.n	8008980 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	691b      	ldr	r3, [r3, #16]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d012      	beq.n	800898a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	3310      	adds	r3, #16
 8008968:	4618      	mov	r0, r3
 800896a:	f000 fd37 	bl	80093dc <xTaskRemoveFromEventList>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008974:	f000 fe10 	bl	8009598 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008978:	7bbb      	ldrb	r3, [r7, #14]
 800897a:	3b01      	subs	r3, #1
 800897c:	b2db      	uxtb	r3, r3
 800897e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008980:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008984:	2b00      	cmp	r3, #0
 8008986:	dce9      	bgt.n	800895c <prvUnlockQueue+0x60>
 8008988:	e000      	b.n	800898c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800898a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	22ff      	movs	r2, #255	@ 0xff
 8008990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008994:	f001 fc8a 	bl	800a2ac <vPortExitCritical>
}
 8008998:	bf00      	nop
 800899a:	3710      	adds	r7, #16
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80089a8:	f001 fc4e 	bl	800a248 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d102      	bne.n	80089ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80089b4:	2301      	movs	r3, #1
 80089b6:	60fb      	str	r3, [r7, #12]
 80089b8:	e001      	b.n	80089be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80089ba:	2300      	movs	r3, #0
 80089bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80089be:	f001 fc75 	bl	800a2ac <vPortExitCritical>

	return xReturn;
 80089c2:	68fb      	ldr	r3, [r7, #12]
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3710      	adds	r7, #16
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b084      	sub	sp, #16
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80089d4:	f001 fc38 	bl	800a248 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d102      	bne.n	80089ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80089e4:	2301      	movs	r3, #1
 80089e6:	60fb      	str	r3, [r7, #12]
 80089e8:	e001      	b.n	80089ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80089ea:	2300      	movs	r3, #0
 80089ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80089ee:	f001 fc5d 	bl	800a2ac <vPortExitCritical>

	return xReturn;
 80089f2:	68fb      	ldr	r3, [r7, #12]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3710      	adds	r7, #16
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80089fc:	b480      	push	{r7}
 80089fe:	b085      	sub	sp, #20
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008a06:	2300      	movs	r3, #0
 8008a08:	60fb      	str	r3, [r7, #12]
 8008a0a:	e014      	b.n	8008a36 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008a0c:	4a0f      	ldr	r2, [pc, #60]	@ (8008a4c <vQueueAddToRegistry+0x50>)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d10b      	bne.n	8008a30 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008a18:	490c      	ldr	r1, [pc, #48]	@ (8008a4c <vQueueAddToRegistry+0x50>)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	683a      	ldr	r2, [r7, #0]
 8008a1e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008a22:	4a0a      	ldr	r2, [pc, #40]	@ (8008a4c <vQueueAddToRegistry+0x50>)
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	00db      	lsls	r3, r3, #3
 8008a28:	4413      	add	r3, r2
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008a2e:	e006      	b.n	8008a3e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	3301      	adds	r3, #1
 8008a34:	60fb      	str	r3, [r7, #12]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2b07      	cmp	r3, #7
 8008a3a:	d9e7      	bls.n	8008a0c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008a3c:	bf00      	nop
 8008a3e:	bf00      	nop
 8008a40:	3714      	adds	r7, #20
 8008a42:	46bd      	mov	sp, r7
 8008a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a48:	4770      	bx	lr
 8008a4a:	bf00      	nop
 8008a4c:	200016a4 	.word	0x200016a4

08008a50 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b086      	sub	sp, #24
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	60f8      	str	r0, [r7, #12]
 8008a58:	60b9      	str	r1, [r7, #8]
 8008a5a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008a60:	f001 fbf2 	bl	800a248 <vPortEnterCritical>
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a6a:	b25b      	sxtb	r3, r3
 8008a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a70:	d103      	bne.n	8008a7a <vQueueWaitForMessageRestricted+0x2a>
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a80:	b25b      	sxtb	r3, r3
 8008a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a86:	d103      	bne.n	8008a90 <vQueueWaitForMessageRestricted+0x40>
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a90:	f001 fc0c 	bl	800a2ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d106      	bne.n	8008aaa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	3324      	adds	r3, #36	@ 0x24
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	68b9      	ldr	r1, [r7, #8]
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f000 fc6d 	bl	8009384 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008aaa:	6978      	ldr	r0, [r7, #20]
 8008aac:	f7ff ff26 	bl	80088fc <prvUnlockQueue>
	}
 8008ab0:	bf00      	nop
 8008ab2:	3718      	adds	r7, #24
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b08e      	sub	sp, #56	@ 0x38
 8008abc:	af04      	add	r7, sp, #16
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	60b9      	str	r1, [r7, #8]
 8008ac2:	607a      	str	r2, [r7, #4]
 8008ac4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d10b      	bne.n	8008ae4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad0:	f383 8811 	msr	BASEPRI, r3
 8008ad4:	f3bf 8f6f 	isb	sy
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	623b      	str	r3, [r7, #32]
}
 8008ade:	bf00      	nop
 8008ae0:	bf00      	nop
 8008ae2:	e7fd      	b.n	8008ae0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d10b      	bne.n	8008b02 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aee:	f383 8811 	msr	BASEPRI, r3
 8008af2:	f3bf 8f6f 	isb	sy
 8008af6:	f3bf 8f4f 	dsb	sy
 8008afa:	61fb      	str	r3, [r7, #28]
}
 8008afc:	bf00      	nop
 8008afe:	bf00      	nop
 8008b00:	e7fd      	b.n	8008afe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008b02:	23a8      	movs	r3, #168	@ 0xa8
 8008b04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008b06:	693b      	ldr	r3, [r7, #16]
 8008b08:	2ba8      	cmp	r3, #168	@ 0xa8
 8008b0a:	d00b      	beq.n	8008b24 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b10:	f383 8811 	msr	BASEPRI, r3
 8008b14:	f3bf 8f6f 	isb	sy
 8008b18:	f3bf 8f4f 	dsb	sy
 8008b1c:	61bb      	str	r3, [r7, #24]
}
 8008b1e:	bf00      	nop
 8008b20:	bf00      	nop
 8008b22:	e7fd      	b.n	8008b20 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008b24:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d01e      	beq.n	8008b6a <xTaskCreateStatic+0xb2>
 8008b2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d01b      	beq.n	8008b6a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b34:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b3a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3e:	2202      	movs	r2, #2
 8008b40:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008b44:	2300      	movs	r3, #0
 8008b46:	9303      	str	r3, [sp, #12]
 8008b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4a:	9302      	str	r3, [sp, #8]
 8008b4c:	f107 0314 	add.w	r3, r7, #20
 8008b50:	9301      	str	r3, [sp, #4]
 8008b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b54:	9300      	str	r3, [sp, #0]
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	687a      	ldr	r2, [r7, #4]
 8008b5a:	68b9      	ldr	r1, [r7, #8]
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f000 f851 	bl	8008c04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008b64:	f000 f8f6 	bl	8008d54 <prvAddNewTaskToReadyList>
 8008b68:	e001      	b.n	8008b6e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008b6e:	697b      	ldr	r3, [r7, #20]
	}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3728      	adds	r7, #40	@ 0x28
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b08c      	sub	sp, #48	@ 0x30
 8008b7c:	af04      	add	r7, sp, #16
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	603b      	str	r3, [r7, #0]
 8008b84:	4613      	mov	r3, r2
 8008b86:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008b88:	88fb      	ldrh	r3, [r7, #6]
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	f001 fc7d 	bl	800a48c <pvPortMalloc>
 8008b92:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d00e      	beq.n	8008bb8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008b9a:	20a8      	movs	r0, #168	@ 0xa8
 8008b9c:	f001 fc76 	bl	800a48c <pvPortMalloc>
 8008ba0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d003      	beq.n	8008bb0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	697a      	ldr	r2, [r7, #20]
 8008bac:	631a      	str	r2, [r3, #48]	@ 0x30
 8008bae:	e005      	b.n	8008bbc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008bb0:	6978      	ldr	r0, [r7, #20]
 8008bb2:	f001 fd39 	bl	800a628 <vPortFree>
 8008bb6:	e001      	b.n	8008bbc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d017      	beq.n	8008bf2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008bc2:	69fb      	ldr	r3, [r7, #28]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008bca:	88fa      	ldrh	r2, [r7, #6]
 8008bcc:	2300      	movs	r3, #0
 8008bce:	9303      	str	r3, [sp, #12]
 8008bd0:	69fb      	ldr	r3, [r7, #28]
 8008bd2:	9302      	str	r3, [sp, #8]
 8008bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bd6:	9301      	str	r3, [sp, #4]
 8008bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bda:	9300      	str	r3, [sp, #0]
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	68b9      	ldr	r1, [r7, #8]
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f000 f80f 	bl	8008c04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008be6:	69f8      	ldr	r0, [r7, #28]
 8008be8:	f000 f8b4 	bl	8008d54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008bec:	2301      	movs	r3, #1
 8008bee:	61bb      	str	r3, [r7, #24]
 8008bf0:	e002      	b.n	8008bf8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8008bf6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008bf8:	69bb      	ldr	r3, [r7, #24]
	}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3720      	adds	r7, #32
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
	...

08008c04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b088      	sub	sp, #32
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	60f8      	str	r0, [r7, #12]
 8008c0c:	60b9      	str	r1, [r7, #8]
 8008c0e:	607a      	str	r2, [r7, #4]
 8008c10:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c14:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	21a5      	movs	r1, #165	@ 0xa5
 8008c1e:	f002 f84f 	bl	800acc0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008c2c:	3b01      	subs	r3, #1
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	4413      	add	r3, r2
 8008c32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	f023 0307 	bic.w	r3, r3, #7
 8008c3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	f003 0307 	and.w	r3, r3, #7
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d00b      	beq.n	8008c5e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4a:	f383 8811 	msr	BASEPRI, r3
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f3bf 8f4f 	dsb	sy
 8008c56:	617b      	str	r3, [r7, #20]
}
 8008c58:	bf00      	nop
 8008c5a:	bf00      	nop
 8008c5c:	e7fd      	b.n	8008c5a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d01f      	beq.n	8008ca4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c64:	2300      	movs	r3, #0
 8008c66:	61fb      	str	r3, [r7, #28]
 8008c68:	e012      	b.n	8008c90 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	4413      	add	r3, r2
 8008c70:	7819      	ldrb	r1, [r3, #0]
 8008c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	4413      	add	r3, r2
 8008c78:	3334      	adds	r3, #52	@ 0x34
 8008c7a:	460a      	mov	r2, r1
 8008c7c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008c7e:	68ba      	ldr	r2, [r7, #8]
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	4413      	add	r3, r2
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d006      	beq.n	8008c98 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c8a:	69fb      	ldr	r3, [r7, #28]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	61fb      	str	r3, [r7, #28]
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	2b0f      	cmp	r3, #15
 8008c94:	d9e9      	bls.n	8008c6a <prvInitialiseNewTask+0x66>
 8008c96:	e000      	b.n	8008c9a <prvInitialiseNewTask+0x96>
			{
				break;
 8008c98:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008ca2:	e003      	b.n	8008cac <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cae:	2b37      	cmp	r3, #55	@ 0x37
 8008cb0:	d901      	bls.n	8008cb6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008cb2:	2337      	movs	r3, #55	@ 0x37
 8008cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008cba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008cc0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cca:	3304      	adds	r3, #4
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7ff f965 	bl	8007f9c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd4:	3318      	adds	r3, #24
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7ff f960 	bl	8007f9c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ce0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cf0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d04:	3354      	adds	r3, #84	@ 0x54
 8008d06:	224c      	movs	r2, #76	@ 0x4c
 8008d08:	2100      	movs	r1, #0
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f001 ffd8 	bl	800acc0 <memset>
 8008d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d12:	4a0d      	ldr	r2, [pc, #52]	@ (8008d48 <prvInitialiseNewTask+0x144>)
 8008d14:	659a      	str	r2, [r3, #88]	@ 0x58
 8008d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d18:	4a0c      	ldr	r2, [pc, #48]	@ (8008d4c <prvInitialiseNewTask+0x148>)
 8008d1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8008d50 <prvInitialiseNewTask+0x14c>)
 8008d20:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008d22:	683a      	ldr	r2, [r7, #0]
 8008d24:	68f9      	ldr	r1, [r7, #12]
 8008d26:	69b8      	ldr	r0, [r7, #24]
 8008d28:	f001 f95a 	bl	8009fe0 <pxPortInitialiseStack>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d30:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d002      	beq.n	8008d3e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d3e:	bf00      	nop
 8008d40:	3720      	adds	r7, #32
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}
 8008d46:	bf00      	nop
 8008d48:	200030c0 	.word	0x200030c0
 8008d4c:	20003128 	.word	0x20003128
 8008d50:	20003190 	.word	0x20003190

08008d54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008d5c:	f001 fa74 	bl	800a248 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008d60:	4b2d      	ldr	r3, [pc, #180]	@ (8008e18 <prvAddNewTaskToReadyList+0xc4>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	3301      	adds	r3, #1
 8008d66:	4a2c      	ldr	r2, [pc, #176]	@ (8008e18 <prvAddNewTaskToReadyList+0xc4>)
 8008d68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008d6a:	4b2c      	ldr	r3, [pc, #176]	@ (8008e1c <prvAddNewTaskToReadyList+0xc8>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d109      	bne.n	8008d86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008d72:	4a2a      	ldr	r2, [pc, #168]	@ (8008e1c <prvAddNewTaskToReadyList+0xc8>)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008d78:	4b27      	ldr	r3, [pc, #156]	@ (8008e18 <prvAddNewTaskToReadyList+0xc4>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d110      	bne.n	8008da2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008d80:	f000 fc2e 	bl	80095e0 <prvInitialiseTaskLists>
 8008d84:	e00d      	b.n	8008da2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008d86:	4b26      	ldr	r3, [pc, #152]	@ (8008e20 <prvAddNewTaskToReadyList+0xcc>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d109      	bne.n	8008da2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008d8e:	4b23      	ldr	r3, [pc, #140]	@ (8008e1c <prvAddNewTaskToReadyList+0xc8>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d802      	bhi.n	8008da2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8008e1c <prvAddNewTaskToReadyList+0xc8>)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008da2:	4b20      	ldr	r3, [pc, #128]	@ (8008e24 <prvAddNewTaskToReadyList+0xd0>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	3301      	adds	r3, #1
 8008da8:	4a1e      	ldr	r2, [pc, #120]	@ (8008e24 <prvAddNewTaskToReadyList+0xd0>)
 8008daa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008dac:	4b1d      	ldr	r3, [pc, #116]	@ (8008e24 <prvAddNewTaskToReadyList+0xd0>)
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008db8:	4b1b      	ldr	r3, [pc, #108]	@ (8008e28 <prvAddNewTaskToReadyList+0xd4>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d903      	bls.n	8008dc8 <prvAddNewTaskToReadyList+0x74>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc4:	4a18      	ldr	r2, [pc, #96]	@ (8008e28 <prvAddNewTaskToReadyList+0xd4>)
 8008dc6:	6013      	str	r3, [r2, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dcc:	4613      	mov	r3, r2
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	4413      	add	r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	4a15      	ldr	r2, [pc, #84]	@ (8008e2c <prvAddNewTaskToReadyList+0xd8>)
 8008dd6:	441a      	add	r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	3304      	adds	r3, #4
 8008ddc:	4619      	mov	r1, r3
 8008dde:	4610      	mov	r0, r2
 8008de0:	f7ff f8e9 	bl	8007fb6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008de4:	f001 fa62 	bl	800a2ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008de8:	4b0d      	ldr	r3, [pc, #52]	@ (8008e20 <prvAddNewTaskToReadyList+0xcc>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d00e      	beq.n	8008e0e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008df0:	4b0a      	ldr	r3, [pc, #40]	@ (8008e1c <prvAddNewTaskToReadyList+0xc8>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d207      	bcs.n	8008e0e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8008e30 <prvAddNewTaskToReadyList+0xdc>)
 8008e00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e04:	601a      	str	r2, [r3, #0]
 8008e06:	f3bf 8f4f 	dsb	sy
 8008e0a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e0e:	bf00      	nop
 8008e10:	3708      	adds	r7, #8
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop
 8008e18:	20001bb8 	.word	0x20001bb8
 8008e1c:	200016e4 	.word	0x200016e4
 8008e20:	20001bc4 	.word	0x20001bc4
 8008e24:	20001bd4 	.word	0x20001bd4
 8008e28:	20001bc0 	.word	0x20001bc0
 8008e2c:	200016e8 	.word	0x200016e8
 8008e30:	e000ed04 	.word	0xe000ed04

08008e34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d018      	beq.n	8008e78 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008e46:	4b14      	ldr	r3, [pc, #80]	@ (8008e98 <vTaskDelay+0x64>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00b      	beq.n	8008e66 <vTaskDelay+0x32>
	__asm volatile
 8008e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e52:	f383 8811 	msr	BASEPRI, r3
 8008e56:	f3bf 8f6f 	isb	sy
 8008e5a:	f3bf 8f4f 	dsb	sy
 8008e5e:	60bb      	str	r3, [r7, #8]
}
 8008e60:	bf00      	nop
 8008e62:	bf00      	nop
 8008e64:	e7fd      	b.n	8008e62 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008e66:	f000 f88b 	bl	8008f80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008e6a:	2100      	movs	r1, #0
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 fd09 	bl	8009884 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008e72:	f000 f893 	bl	8008f9c <xTaskResumeAll>
 8008e76:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d107      	bne.n	8008e8e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008e7e:	4b07      	ldr	r3, [pc, #28]	@ (8008e9c <vTaskDelay+0x68>)
 8008e80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e84:	601a      	str	r2, [r3, #0]
 8008e86:	f3bf 8f4f 	dsb	sy
 8008e8a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008e8e:	bf00      	nop
 8008e90:	3710      	adds	r7, #16
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	20001be0 	.word	0x20001be0
 8008e9c:	e000ed04 	.word	0xe000ed04

08008ea0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b08a      	sub	sp, #40	@ 0x28
 8008ea4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008eae:	463a      	mov	r2, r7
 8008eb0:	1d39      	adds	r1, r7, #4
 8008eb2:	f107 0308 	add.w	r3, r7, #8
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7ff f81c 	bl	8007ef4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008ebc:	6839      	ldr	r1, [r7, #0]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	68ba      	ldr	r2, [r7, #8]
 8008ec2:	9202      	str	r2, [sp, #8]
 8008ec4:	9301      	str	r3, [sp, #4]
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	9300      	str	r3, [sp, #0]
 8008eca:	2300      	movs	r3, #0
 8008ecc:	460a      	mov	r2, r1
 8008ece:	4924      	ldr	r1, [pc, #144]	@ (8008f60 <vTaskStartScheduler+0xc0>)
 8008ed0:	4824      	ldr	r0, [pc, #144]	@ (8008f64 <vTaskStartScheduler+0xc4>)
 8008ed2:	f7ff fdf1 	bl	8008ab8 <xTaskCreateStatic>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	4a23      	ldr	r2, [pc, #140]	@ (8008f68 <vTaskStartScheduler+0xc8>)
 8008eda:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008edc:	4b22      	ldr	r3, [pc, #136]	@ (8008f68 <vTaskStartScheduler+0xc8>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d002      	beq.n	8008eea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	617b      	str	r3, [r7, #20]
 8008ee8:	e001      	b.n	8008eee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008eea:	2300      	movs	r3, #0
 8008eec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	d102      	bne.n	8008efa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008ef4:	f000 fd1a 	bl	800992c <xTimerCreateTimerTask>
 8008ef8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d11b      	bne.n	8008f38 <vTaskStartScheduler+0x98>
	__asm volatile
 8008f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f04:	f383 8811 	msr	BASEPRI, r3
 8008f08:	f3bf 8f6f 	isb	sy
 8008f0c:	f3bf 8f4f 	dsb	sy
 8008f10:	613b      	str	r3, [r7, #16]
}
 8008f12:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008f14:	4b15      	ldr	r3, [pc, #84]	@ (8008f6c <vTaskStartScheduler+0xcc>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	3354      	adds	r3, #84	@ 0x54
 8008f1a:	4a15      	ldr	r2, [pc, #84]	@ (8008f70 <vTaskStartScheduler+0xd0>)
 8008f1c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008f1e:	4b15      	ldr	r3, [pc, #84]	@ (8008f74 <vTaskStartScheduler+0xd4>)
 8008f20:	f04f 32ff 	mov.w	r2, #4294967295
 8008f24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008f26:	4b14      	ldr	r3, [pc, #80]	@ (8008f78 <vTaskStartScheduler+0xd8>)
 8008f28:	2201      	movs	r2, #1
 8008f2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008f2c:	4b13      	ldr	r3, [pc, #76]	@ (8008f7c <vTaskStartScheduler+0xdc>)
 8008f2e:	2200      	movs	r2, #0
 8008f30:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008f32:	f001 f8e5 	bl	800a100 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008f36:	e00f      	b.n	8008f58 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f3e:	d10b      	bne.n	8008f58 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f44:	f383 8811 	msr	BASEPRI, r3
 8008f48:	f3bf 8f6f 	isb	sy
 8008f4c:	f3bf 8f4f 	dsb	sy
 8008f50:	60fb      	str	r3, [r7, #12]
}
 8008f52:	bf00      	nop
 8008f54:	bf00      	nop
 8008f56:	e7fd      	b.n	8008f54 <vTaskStartScheduler+0xb4>
}
 8008f58:	bf00      	nop
 8008f5a:	3718      	adds	r7, #24
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	0800c414 	.word	0x0800c414
 8008f64:	080095b1 	.word	0x080095b1
 8008f68:	20001bdc 	.word	0x20001bdc
 8008f6c:	200016e4 	.word	0x200016e4
 8008f70:	2000001c 	.word	0x2000001c
 8008f74:	20001bd8 	.word	0x20001bd8
 8008f78:	20001bc4 	.word	0x20001bc4
 8008f7c:	20001bbc 	.word	0x20001bbc

08008f80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008f80:	b480      	push	{r7}
 8008f82:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008f84:	4b04      	ldr	r3, [pc, #16]	@ (8008f98 <vTaskSuspendAll+0x18>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	4a03      	ldr	r2, [pc, #12]	@ (8008f98 <vTaskSuspendAll+0x18>)
 8008f8c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008f8e:	bf00      	nop
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr
 8008f98:	20001be0 	.word	0x20001be0

08008f9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008faa:	4b42      	ldr	r3, [pc, #264]	@ (80090b4 <xTaskResumeAll+0x118>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d10b      	bne.n	8008fca <xTaskResumeAll+0x2e>
	__asm volatile
 8008fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb6:	f383 8811 	msr	BASEPRI, r3
 8008fba:	f3bf 8f6f 	isb	sy
 8008fbe:	f3bf 8f4f 	dsb	sy
 8008fc2:	603b      	str	r3, [r7, #0]
}
 8008fc4:	bf00      	nop
 8008fc6:	bf00      	nop
 8008fc8:	e7fd      	b.n	8008fc6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008fca:	f001 f93d 	bl	800a248 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008fce:	4b39      	ldr	r3, [pc, #228]	@ (80090b4 <xTaskResumeAll+0x118>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	3b01      	subs	r3, #1
 8008fd4:	4a37      	ldr	r2, [pc, #220]	@ (80090b4 <xTaskResumeAll+0x118>)
 8008fd6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fd8:	4b36      	ldr	r3, [pc, #216]	@ (80090b4 <xTaskResumeAll+0x118>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d162      	bne.n	80090a6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008fe0:	4b35      	ldr	r3, [pc, #212]	@ (80090b8 <xTaskResumeAll+0x11c>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d05e      	beq.n	80090a6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008fe8:	e02f      	b.n	800904a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fea:	4b34      	ldr	r3, [pc, #208]	@ (80090bc <xTaskResumeAll+0x120>)
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	3318      	adds	r3, #24
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7ff f83a 	bl	8008070 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	3304      	adds	r3, #4
 8009000:	4618      	mov	r0, r3
 8009002:	f7ff f835 	bl	8008070 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800900a:	4b2d      	ldr	r3, [pc, #180]	@ (80090c0 <xTaskResumeAll+0x124>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	429a      	cmp	r2, r3
 8009010:	d903      	bls.n	800901a <xTaskResumeAll+0x7e>
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009016:	4a2a      	ldr	r2, [pc, #168]	@ (80090c0 <xTaskResumeAll+0x124>)
 8009018:	6013      	str	r3, [r2, #0]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800901e:	4613      	mov	r3, r2
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	4413      	add	r3, r2
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	4a27      	ldr	r2, [pc, #156]	@ (80090c4 <xTaskResumeAll+0x128>)
 8009028:	441a      	add	r2, r3
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	3304      	adds	r3, #4
 800902e:	4619      	mov	r1, r3
 8009030:	4610      	mov	r0, r2
 8009032:	f7fe ffc0 	bl	8007fb6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800903a:	4b23      	ldr	r3, [pc, #140]	@ (80090c8 <xTaskResumeAll+0x12c>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009040:	429a      	cmp	r2, r3
 8009042:	d302      	bcc.n	800904a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009044:	4b21      	ldr	r3, [pc, #132]	@ (80090cc <xTaskResumeAll+0x130>)
 8009046:	2201      	movs	r2, #1
 8009048:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800904a:	4b1c      	ldr	r3, [pc, #112]	@ (80090bc <xTaskResumeAll+0x120>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d1cb      	bne.n	8008fea <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d001      	beq.n	800905c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009058:	f000 fb66 	bl	8009728 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800905c:	4b1c      	ldr	r3, [pc, #112]	@ (80090d0 <xTaskResumeAll+0x134>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d010      	beq.n	800908a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009068:	f000 f846 	bl	80090f8 <xTaskIncrementTick>
 800906c:	4603      	mov	r3, r0
 800906e:	2b00      	cmp	r3, #0
 8009070:	d002      	beq.n	8009078 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009072:	4b16      	ldr	r3, [pc, #88]	@ (80090cc <xTaskResumeAll+0x130>)
 8009074:	2201      	movs	r2, #1
 8009076:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	3b01      	subs	r3, #1
 800907c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d1f1      	bne.n	8009068 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009084:	4b12      	ldr	r3, [pc, #72]	@ (80090d0 <xTaskResumeAll+0x134>)
 8009086:	2200      	movs	r2, #0
 8009088:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800908a:	4b10      	ldr	r3, [pc, #64]	@ (80090cc <xTaskResumeAll+0x130>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d009      	beq.n	80090a6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009092:	2301      	movs	r3, #1
 8009094:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009096:	4b0f      	ldr	r3, [pc, #60]	@ (80090d4 <xTaskResumeAll+0x138>)
 8009098:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800909c:	601a      	str	r2, [r3, #0]
 800909e:	f3bf 8f4f 	dsb	sy
 80090a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80090a6:	f001 f901 	bl	800a2ac <vPortExitCritical>

	return xAlreadyYielded;
 80090aa:	68bb      	ldr	r3, [r7, #8]
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3710      	adds	r7, #16
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	20001be0 	.word	0x20001be0
 80090b8:	20001bb8 	.word	0x20001bb8
 80090bc:	20001b78 	.word	0x20001b78
 80090c0:	20001bc0 	.word	0x20001bc0
 80090c4:	200016e8 	.word	0x200016e8
 80090c8:	200016e4 	.word	0x200016e4
 80090cc:	20001bcc 	.word	0x20001bcc
 80090d0:	20001bc8 	.word	0x20001bc8
 80090d4:	e000ed04 	.word	0xe000ed04

080090d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80090d8:	b480      	push	{r7}
 80090da:	b083      	sub	sp, #12
 80090dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80090de:	4b05      	ldr	r3, [pc, #20]	@ (80090f4 <xTaskGetTickCount+0x1c>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80090e4:	687b      	ldr	r3, [r7, #4]
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	370c      	adds	r7, #12
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	20001bbc 	.word	0x20001bbc

080090f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b086      	sub	sp, #24
 80090fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80090fe:	2300      	movs	r3, #0
 8009100:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009102:	4b4f      	ldr	r3, [pc, #316]	@ (8009240 <xTaskIncrementTick+0x148>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2b00      	cmp	r3, #0
 8009108:	f040 8090 	bne.w	800922c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800910c:	4b4d      	ldr	r3, [pc, #308]	@ (8009244 <xTaskIncrementTick+0x14c>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	3301      	adds	r3, #1
 8009112:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009114:	4a4b      	ldr	r2, [pc, #300]	@ (8009244 <xTaskIncrementTick+0x14c>)
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d121      	bne.n	8009164 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009120:	4b49      	ldr	r3, [pc, #292]	@ (8009248 <xTaskIncrementTick+0x150>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d00b      	beq.n	8009142 <xTaskIncrementTick+0x4a>
	__asm volatile
 800912a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800912e:	f383 8811 	msr	BASEPRI, r3
 8009132:	f3bf 8f6f 	isb	sy
 8009136:	f3bf 8f4f 	dsb	sy
 800913a:	603b      	str	r3, [r7, #0]
}
 800913c:	bf00      	nop
 800913e:	bf00      	nop
 8009140:	e7fd      	b.n	800913e <xTaskIncrementTick+0x46>
 8009142:	4b41      	ldr	r3, [pc, #260]	@ (8009248 <xTaskIncrementTick+0x150>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	60fb      	str	r3, [r7, #12]
 8009148:	4b40      	ldr	r3, [pc, #256]	@ (800924c <xTaskIncrementTick+0x154>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a3e      	ldr	r2, [pc, #248]	@ (8009248 <xTaskIncrementTick+0x150>)
 800914e:	6013      	str	r3, [r2, #0]
 8009150:	4a3e      	ldr	r2, [pc, #248]	@ (800924c <xTaskIncrementTick+0x154>)
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	6013      	str	r3, [r2, #0]
 8009156:	4b3e      	ldr	r3, [pc, #248]	@ (8009250 <xTaskIncrementTick+0x158>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	3301      	adds	r3, #1
 800915c:	4a3c      	ldr	r2, [pc, #240]	@ (8009250 <xTaskIncrementTick+0x158>)
 800915e:	6013      	str	r3, [r2, #0]
 8009160:	f000 fae2 	bl	8009728 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009164:	4b3b      	ldr	r3, [pc, #236]	@ (8009254 <xTaskIncrementTick+0x15c>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	693a      	ldr	r2, [r7, #16]
 800916a:	429a      	cmp	r2, r3
 800916c:	d349      	bcc.n	8009202 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800916e:	4b36      	ldr	r3, [pc, #216]	@ (8009248 <xTaskIncrementTick+0x150>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d104      	bne.n	8009182 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009178:	4b36      	ldr	r3, [pc, #216]	@ (8009254 <xTaskIncrementTick+0x15c>)
 800917a:	f04f 32ff 	mov.w	r2, #4294967295
 800917e:	601a      	str	r2, [r3, #0]
					break;
 8009180:	e03f      	b.n	8009202 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009182:	4b31      	ldr	r3, [pc, #196]	@ (8009248 <xTaskIncrementTick+0x150>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68db      	ldr	r3, [r3, #12]
 8009188:	68db      	ldr	r3, [r3, #12]
 800918a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009192:	693a      	ldr	r2, [r7, #16]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	429a      	cmp	r2, r3
 8009198:	d203      	bcs.n	80091a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800919a:	4a2e      	ldr	r2, [pc, #184]	@ (8009254 <xTaskIncrementTick+0x15c>)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80091a0:	e02f      	b.n	8009202 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	3304      	adds	r3, #4
 80091a6:	4618      	mov	r0, r3
 80091a8:	f7fe ff62 	bl	8008070 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d004      	beq.n	80091be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	3318      	adds	r3, #24
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7fe ff59 	bl	8008070 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091c2:	4b25      	ldr	r3, [pc, #148]	@ (8009258 <xTaskIncrementTick+0x160>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d903      	bls.n	80091d2 <xTaskIncrementTick+0xda>
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ce:	4a22      	ldr	r2, [pc, #136]	@ (8009258 <xTaskIncrementTick+0x160>)
 80091d0:	6013      	str	r3, [r2, #0]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091d6:	4613      	mov	r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	4413      	add	r3, r2
 80091dc:	009b      	lsls	r3, r3, #2
 80091de:	4a1f      	ldr	r2, [pc, #124]	@ (800925c <xTaskIncrementTick+0x164>)
 80091e0:	441a      	add	r2, r3
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	3304      	adds	r3, #4
 80091e6:	4619      	mov	r1, r3
 80091e8:	4610      	mov	r0, r2
 80091ea:	f7fe fee4 	bl	8007fb6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091f2:	4b1b      	ldr	r3, [pc, #108]	@ (8009260 <xTaskIncrementTick+0x168>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f8:	429a      	cmp	r2, r3
 80091fa:	d3b8      	bcc.n	800916e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80091fc:	2301      	movs	r3, #1
 80091fe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009200:	e7b5      	b.n	800916e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009202:	4b17      	ldr	r3, [pc, #92]	@ (8009260 <xTaskIncrementTick+0x168>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009208:	4914      	ldr	r1, [pc, #80]	@ (800925c <xTaskIncrementTick+0x164>)
 800920a:	4613      	mov	r3, r2
 800920c:	009b      	lsls	r3, r3, #2
 800920e:	4413      	add	r3, r2
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	440b      	add	r3, r1
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2b01      	cmp	r3, #1
 8009218:	d901      	bls.n	800921e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800921a:	2301      	movs	r3, #1
 800921c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800921e:	4b11      	ldr	r3, [pc, #68]	@ (8009264 <xTaskIncrementTick+0x16c>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d007      	beq.n	8009236 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009226:	2301      	movs	r3, #1
 8009228:	617b      	str	r3, [r7, #20]
 800922a:	e004      	b.n	8009236 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800922c:	4b0e      	ldr	r3, [pc, #56]	@ (8009268 <xTaskIncrementTick+0x170>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	3301      	adds	r3, #1
 8009232:	4a0d      	ldr	r2, [pc, #52]	@ (8009268 <xTaskIncrementTick+0x170>)
 8009234:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009236:	697b      	ldr	r3, [r7, #20]
}
 8009238:	4618      	mov	r0, r3
 800923a:	3718      	adds	r7, #24
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	20001be0 	.word	0x20001be0
 8009244:	20001bbc 	.word	0x20001bbc
 8009248:	20001b70 	.word	0x20001b70
 800924c:	20001b74 	.word	0x20001b74
 8009250:	20001bd0 	.word	0x20001bd0
 8009254:	20001bd8 	.word	0x20001bd8
 8009258:	20001bc0 	.word	0x20001bc0
 800925c:	200016e8 	.word	0x200016e8
 8009260:	200016e4 	.word	0x200016e4
 8009264:	20001bcc 	.word	0x20001bcc
 8009268:	20001bc8 	.word	0x20001bc8

0800926c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800926c:	b480      	push	{r7}
 800926e:	b085      	sub	sp, #20
 8009270:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009272:	4b2b      	ldr	r3, [pc, #172]	@ (8009320 <vTaskSwitchContext+0xb4>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d003      	beq.n	8009282 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800927a:	4b2a      	ldr	r3, [pc, #168]	@ (8009324 <vTaskSwitchContext+0xb8>)
 800927c:	2201      	movs	r2, #1
 800927e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009280:	e047      	b.n	8009312 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009282:	4b28      	ldr	r3, [pc, #160]	@ (8009324 <vTaskSwitchContext+0xb8>)
 8009284:	2200      	movs	r2, #0
 8009286:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009288:	4b27      	ldr	r3, [pc, #156]	@ (8009328 <vTaskSwitchContext+0xbc>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	60fb      	str	r3, [r7, #12]
 800928e:	e011      	b.n	80092b4 <vTaskSwitchContext+0x48>
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d10b      	bne.n	80092ae <vTaskSwitchContext+0x42>
	__asm volatile
 8009296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800929a:	f383 8811 	msr	BASEPRI, r3
 800929e:	f3bf 8f6f 	isb	sy
 80092a2:	f3bf 8f4f 	dsb	sy
 80092a6:	607b      	str	r3, [r7, #4]
}
 80092a8:	bf00      	nop
 80092aa:	bf00      	nop
 80092ac:	e7fd      	b.n	80092aa <vTaskSwitchContext+0x3e>
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	3b01      	subs	r3, #1
 80092b2:	60fb      	str	r3, [r7, #12]
 80092b4:	491d      	ldr	r1, [pc, #116]	@ (800932c <vTaskSwitchContext+0xc0>)
 80092b6:	68fa      	ldr	r2, [r7, #12]
 80092b8:	4613      	mov	r3, r2
 80092ba:	009b      	lsls	r3, r3, #2
 80092bc:	4413      	add	r3, r2
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	440b      	add	r3, r1
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d0e3      	beq.n	8009290 <vTaskSwitchContext+0x24>
 80092c8:	68fa      	ldr	r2, [r7, #12]
 80092ca:	4613      	mov	r3, r2
 80092cc:	009b      	lsls	r3, r3, #2
 80092ce:	4413      	add	r3, r2
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	4a16      	ldr	r2, [pc, #88]	@ (800932c <vTaskSwitchContext+0xc0>)
 80092d4:	4413      	add	r3, r2
 80092d6:	60bb      	str	r3, [r7, #8]
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	685a      	ldr	r2, [r3, #4]
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	605a      	str	r2, [r3, #4]
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	685a      	ldr	r2, [r3, #4]
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	3308      	adds	r3, #8
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d104      	bne.n	80092f8 <vTaskSwitchContext+0x8c>
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	685a      	ldr	r2, [r3, #4]
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	605a      	str	r2, [r3, #4]
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	68db      	ldr	r3, [r3, #12]
 80092fe:	4a0c      	ldr	r2, [pc, #48]	@ (8009330 <vTaskSwitchContext+0xc4>)
 8009300:	6013      	str	r3, [r2, #0]
 8009302:	4a09      	ldr	r2, [pc, #36]	@ (8009328 <vTaskSwitchContext+0xbc>)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009308:	4b09      	ldr	r3, [pc, #36]	@ (8009330 <vTaskSwitchContext+0xc4>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	3354      	adds	r3, #84	@ 0x54
 800930e:	4a09      	ldr	r2, [pc, #36]	@ (8009334 <vTaskSwitchContext+0xc8>)
 8009310:	6013      	str	r3, [r2, #0]
}
 8009312:	bf00      	nop
 8009314:	3714      	adds	r7, #20
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	20001be0 	.word	0x20001be0
 8009324:	20001bcc 	.word	0x20001bcc
 8009328:	20001bc0 	.word	0x20001bc0
 800932c:	200016e8 	.word	0x200016e8
 8009330:	200016e4 	.word	0x200016e4
 8009334:	2000001c 	.word	0x2000001c

08009338 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b084      	sub	sp, #16
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
 8009340:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10b      	bne.n	8009360 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800934c:	f383 8811 	msr	BASEPRI, r3
 8009350:	f3bf 8f6f 	isb	sy
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	60fb      	str	r3, [r7, #12]
}
 800935a:	bf00      	nop
 800935c:	bf00      	nop
 800935e:	e7fd      	b.n	800935c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009360:	4b07      	ldr	r3, [pc, #28]	@ (8009380 <vTaskPlaceOnEventList+0x48>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	3318      	adds	r3, #24
 8009366:	4619      	mov	r1, r3
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f7fe fe48 	bl	8007ffe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800936e:	2101      	movs	r1, #1
 8009370:	6838      	ldr	r0, [r7, #0]
 8009372:	f000 fa87 	bl	8009884 <prvAddCurrentTaskToDelayedList>
}
 8009376:	bf00      	nop
 8009378:	3710      	adds	r7, #16
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	200016e4 	.word	0x200016e4

08009384 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009384:	b580      	push	{r7, lr}
 8009386:	b086      	sub	sp, #24
 8009388:	af00      	add	r7, sp, #0
 800938a:	60f8      	str	r0, [r7, #12]
 800938c:	60b9      	str	r1, [r7, #8]
 800938e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d10b      	bne.n	80093ae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939a:	f383 8811 	msr	BASEPRI, r3
 800939e:	f3bf 8f6f 	isb	sy
 80093a2:	f3bf 8f4f 	dsb	sy
 80093a6:	617b      	str	r3, [r7, #20]
}
 80093a8:	bf00      	nop
 80093aa:	bf00      	nop
 80093ac:	e7fd      	b.n	80093aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80093ae:	4b0a      	ldr	r3, [pc, #40]	@ (80093d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	3318      	adds	r3, #24
 80093b4:	4619      	mov	r1, r3
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f7fe fdfd 	bl	8007fb6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d002      	beq.n	80093c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80093c2:	f04f 33ff 	mov.w	r3, #4294967295
 80093c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80093c8:	6879      	ldr	r1, [r7, #4]
 80093ca:	68b8      	ldr	r0, [r7, #8]
 80093cc:	f000 fa5a 	bl	8009884 <prvAddCurrentTaskToDelayedList>
	}
 80093d0:	bf00      	nop
 80093d2:	3718      	adds	r7, #24
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}
 80093d8:	200016e4 	.word	0x200016e4

080093dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b086      	sub	sp, #24
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	68db      	ldr	r3, [r3, #12]
 80093ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d10b      	bne.n	800940a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80093f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f6:	f383 8811 	msr	BASEPRI, r3
 80093fa:	f3bf 8f6f 	isb	sy
 80093fe:	f3bf 8f4f 	dsb	sy
 8009402:	60fb      	str	r3, [r7, #12]
}
 8009404:	bf00      	nop
 8009406:	bf00      	nop
 8009408:	e7fd      	b.n	8009406 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	3318      	adds	r3, #24
 800940e:	4618      	mov	r0, r3
 8009410:	f7fe fe2e 	bl	8008070 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009414:	4b1d      	ldr	r3, [pc, #116]	@ (800948c <xTaskRemoveFromEventList+0xb0>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d11d      	bne.n	8009458 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	3304      	adds	r3, #4
 8009420:	4618      	mov	r0, r3
 8009422:	f7fe fe25 	bl	8008070 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800942a:	4b19      	ldr	r3, [pc, #100]	@ (8009490 <xTaskRemoveFromEventList+0xb4>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	429a      	cmp	r2, r3
 8009430:	d903      	bls.n	800943a <xTaskRemoveFromEventList+0x5e>
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009436:	4a16      	ldr	r2, [pc, #88]	@ (8009490 <xTaskRemoveFromEventList+0xb4>)
 8009438:	6013      	str	r3, [r2, #0]
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800943e:	4613      	mov	r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	4413      	add	r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	4a13      	ldr	r2, [pc, #76]	@ (8009494 <xTaskRemoveFromEventList+0xb8>)
 8009448:	441a      	add	r2, r3
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	3304      	adds	r3, #4
 800944e:	4619      	mov	r1, r3
 8009450:	4610      	mov	r0, r2
 8009452:	f7fe fdb0 	bl	8007fb6 <vListInsertEnd>
 8009456:	e005      	b.n	8009464 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	3318      	adds	r3, #24
 800945c:	4619      	mov	r1, r3
 800945e:	480e      	ldr	r0, [pc, #56]	@ (8009498 <xTaskRemoveFromEventList+0xbc>)
 8009460:	f7fe fda9 	bl	8007fb6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009468:	4b0c      	ldr	r3, [pc, #48]	@ (800949c <xTaskRemoveFromEventList+0xc0>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800946e:	429a      	cmp	r2, r3
 8009470:	d905      	bls.n	800947e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009472:	2301      	movs	r3, #1
 8009474:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009476:	4b0a      	ldr	r3, [pc, #40]	@ (80094a0 <xTaskRemoveFromEventList+0xc4>)
 8009478:	2201      	movs	r2, #1
 800947a:	601a      	str	r2, [r3, #0]
 800947c:	e001      	b.n	8009482 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800947e:	2300      	movs	r3, #0
 8009480:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009482:	697b      	ldr	r3, [r7, #20]
}
 8009484:	4618      	mov	r0, r3
 8009486:	3718      	adds	r7, #24
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}
 800948c:	20001be0 	.word	0x20001be0
 8009490:	20001bc0 	.word	0x20001bc0
 8009494:	200016e8 	.word	0x200016e8
 8009498:	20001b78 	.word	0x20001b78
 800949c:	200016e4 	.word	0x200016e4
 80094a0:	20001bcc 	.word	0x20001bcc

080094a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80094ac:	4b06      	ldr	r3, [pc, #24]	@ (80094c8 <vTaskInternalSetTimeOutState+0x24>)
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80094b4:	4b05      	ldr	r3, [pc, #20]	@ (80094cc <vTaskInternalSetTimeOutState+0x28>)
 80094b6:	681a      	ldr	r2, [r3, #0]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	605a      	str	r2, [r3, #4]
}
 80094bc:	bf00      	nop
 80094be:	370c      	adds	r7, #12
 80094c0:	46bd      	mov	sp, r7
 80094c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c6:	4770      	bx	lr
 80094c8:	20001bd0 	.word	0x20001bd0
 80094cc:	20001bbc 	.word	0x20001bbc

080094d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b088      	sub	sp, #32
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d10b      	bne.n	80094f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80094e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e4:	f383 8811 	msr	BASEPRI, r3
 80094e8:	f3bf 8f6f 	isb	sy
 80094ec:	f3bf 8f4f 	dsb	sy
 80094f0:	613b      	str	r3, [r7, #16]
}
 80094f2:	bf00      	nop
 80094f4:	bf00      	nop
 80094f6:	e7fd      	b.n	80094f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d10b      	bne.n	8009516 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80094fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	60fb      	str	r3, [r7, #12]
}
 8009510:	bf00      	nop
 8009512:	bf00      	nop
 8009514:	e7fd      	b.n	8009512 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009516:	f000 fe97 	bl	800a248 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800951a:	4b1d      	ldr	r3, [pc, #116]	@ (8009590 <xTaskCheckForTimeOut+0xc0>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	69ba      	ldr	r2, [r7, #24]
 8009526:	1ad3      	subs	r3, r2, r3
 8009528:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009532:	d102      	bne.n	800953a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009534:	2300      	movs	r3, #0
 8009536:	61fb      	str	r3, [r7, #28]
 8009538:	e023      	b.n	8009582 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681a      	ldr	r2, [r3, #0]
 800953e:	4b15      	ldr	r3, [pc, #84]	@ (8009594 <xTaskCheckForTimeOut+0xc4>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	429a      	cmp	r2, r3
 8009544:	d007      	beq.n	8009556 <xTaskCheckForTimeOut+0x86>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	69ba      	ldr	r2, [r7, #24]
 800954c:	429a      	cmp	r2, r3
 800954e:	d302      	bcc.n	8009556 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009550:	2301      	movs	r3, #1
 8009552:	61fb      	str	r3, [r7, #28]
 8009554:	e015      	b.n	8009582 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	697a      	ldr	r2, [r7, #20]
 800955c:	429a      	cmp	r2, r3
 800955e:	d20b      	bcs.n	8009578 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	1ad2      	subs	r2, r2, r3
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f7ff ff99 	bl	80094a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009572:	2300      	movs	r3, #0
 8009574:	61fb      	str	r3, [r7, #28]
 8009576:	e004      	b.n	8009582 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	2200      	movs	r2, #0
 800957c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800957e:	2301      	movs	r3, #1
 8009580:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009582:	f000 fe93 	bl	800a2ac <vPortExitCritical>

	return xReturn;
 8009586:	69fb      	ldr	r3, [r7, #28]
}
 8009588:	4618      	mov	r0, r3
 800958a:	3720      	adds	r7, #32
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}
 8009590:	20001bbc 	.word	0x20001bbc
 8009594:	20001bd0 	.word	0x20001bd0

08009598 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009598:	b480      	push	{r7}
 800959a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800959c:	4b03      	ldr	r3, [pc, #12]	@ (80095ac <vTaskMissedYield+0x14>)
 800959e:	2201      	movs	r2, #1
 80095a0:	601a      	str	r2, [r3, #0]
}
 80095a2:	bf00      	nop
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr
 80095ac:	20001bcc 	.word	0x20001bcc

080095b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b082      	sub	sp, #8
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80095b8:	f000 f852 	bl	8009660 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80095bc:	4b06      	ldr	r3, [pc, #24]	@ (80095d8 <prvIdleTask+0x28>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d9f9      	bls.n	80095b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80095c4:	4b05      	ldr	r3, [pc, #20]	@ (80095dc <prvIdleTask+0x2c>)
 80095c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095ca:	601a      	str	r2, [r3, #0]
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80095d4:	e7f0      	b.n	80095b8 <prvIdleTask+0x8>
 80095d6:	bf00      	nop
 80095d8:	200016e8 	.word	0x200016e8
 80095dc:	e000ed04 	.word	0xe000ed04

080095e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80095e6:	2300      	movs	r3, #0
 80095e8:	607b      	str	r3, [r7, #4]
 80095ea:	e00c      	b.n	8009606 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	4613      	mov	r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	4413      	add	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4a12      	ldr	r2, [pc, #72]	@ (8009640 <prvInitialiseTaskLists+0x60>)
 80095f8:	4413      	add	r3, r2
 80095fa:	4618      	mov	r0, r3
 80095fc:	f7fe fcae 	bl	8007f5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	3301      	adds	r3, #1
 8009604:	607b      	str	r3, [r7, #4]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2b37      	cmp	r3, #55	@ 0x37
 800960a:	d9ef      	bls.n	80095ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800960c:	480d      	ldr	r0, [pc, #52]	@ (8009644 <prvInitialiseTaskLists+0x64>)
 800960e:	f7fe fca5 	bl	8007f5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009612:	480d      	ldr	r0, [pc, #52]	@ (8009648 <prvInitialiseTaskLists+0x68>)
 8009614:	f7fe fca2 	bl	8007f5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009618:	480c      	ldr	r0, [pc, #48]	@ (800964c <prvInitialiseTaskLists+0x6c>)
 800961a:	f7fe fc9f 	bl	8007f5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800961e:	480c      	ldr	r0, [pc, #48]	@ (8009650 <prvInitialiseTaskLists+0x70>)
 8009620:	f7fe fc9c 	bl	8007f5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009624:	480b      	ldr	r0, [pc, #44]	@ (8009654 <prvInitialiseTaskLists+0x74>)
 8009626:	f7fe fc99 	bl	8007f5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800962a:	4b0b      	ldr	r3, [pc, #44]	@ (8009658 <prvInitialiseTaskLists+0x78>)
 800962c:	4a05      	ldr	r2, [pc, #20]	@ (8009644 <prvInitialiseTaskLists+0x64>)
 800962e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009630:	4b0a      	ldr	r3, [pc, #40]	@ (800965c <prvInitialiseTaskLists+0x7c>)
 8009632:	4a05      	ldr	r2, [pc, #20]	@ (8009648 <prvInitialiseTaskLists+0x68>)
 8009634:	601a      	str	r2, [r3, #0]
}
 8009636:	bf00      	nop
 8009638:	3708      	adds	r7, #8
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
 800963e:	bf00      	nop
 8009640:	200016e8 	.word	0x200016e8
 8009644:	20001b48 	.word	0x20001b48
 8009648:	20001b5c 	.word	0x20001b5c
 800964c:	20001b78 	.word	0x20001b78
 8009650:	20001b8c 	.word	0x20001b8c
 8009654:	20001ba4 	.word	0x20001ba4
 8009658:	20001b70 	.word	0x20001b70
 800965c:	20001b74 	.word	0x20001b74

08009660 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009666:	e019      	b.n	800969c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009668:	f000 fdee 	bl	800a248 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800966c:	4b10      	ldr	r3, [pc, #64]	@ (80096b0 <prvCheckTasksWaitingTermination+0x50>)
 800966e:	68db      	ldr	r3, [r3, #12]
 8009670:	68db      	ldr	r3, [r3, #12]
 8009672:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	3304      	adds	r3, #4
 8009678:	4618      	mov	r0, r3
 800967a:	f7fe fcf9 	bl	8008070 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800967e:	4b0d      	ldr	r3, [pc, #52]	@ (80096b4 <prvCheckTasksWaitingTermination+0x54>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	3b01      	subs	r3, #1
 8009684:	4a0b      	ldr	r2, [pc, #44]	@ (80096b4 <prvCheckTasksWaitingTermination+0x54>)
 8009686:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009688:	4b0b      	ldr	r3, [pc, #44]	@ (80096b8 <prvCheckTasksWaitingTermination+0x58>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	3b01      	subs	r3, #1
 800968e:	4a0a      	ldr	r2, [pc, #40]	@ (80096b8 <prvCheckTasksWaitingTermination+0x58>)
 8009690:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009692:	f000 fe0b 	bl	800a2ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 f810 	bl	80096bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800969c:	4b06      	ldr	r3, [pc, #24]	@ (80096b8 <prvCheckTasksWaitingTermination+0x58>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d1e1      	bne.n	8009668 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80096a4:	bf00      	nop
 80096a6:	bf00      	nop
 80096a8:	3708      	adds	r7, #8
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	20001b8c 	.word	0x20001b8c
 80096b4:	20001bb8 	.word	0x20001bb8
 80096b8:	20001ba0 	.word	0x20001ba0

080096bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b084      	sub	sp, #16
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	3354      	adds	r3, #84	@ 0x54
 80096c8:	4618      	mov	r0, r3
 80096ca:	f001 fb97 	bl	800adfc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d108      	bne.n	80096ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096dc:	4618      	mov	r0, r3
 80096de:	f000 ffa3 	bl	800a628 <vPortFree>
				vPortFree( pxTCB );
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 ffa0 	bl	800a628 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80096e8:	e019      	b.n	800971e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d103      	bne.n	80096fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 ff97 	bl	800a628 <vPortFree>
	}
 80096fa:	e010      	b.n	800971e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009702:	2b02      	cmp	r3, #2
 8009704:	d00b      	beq.n	800971e <prvDeleteTCB+0x62>
	__asm volatile
 8009706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800970a:	f383 8811 	msr	BASEPRI, r3
 800970e:	f3bf 8f6f 	isb	sy
 8009712:	f3bf 8f4f 	dsb	sy
 8009716:	60fb      	str	r3, [r7, #12]
}
 8009718:	bf00      	nop
 800971a:	bf00      	nop
 800971c:	e7fd      	b.n	800971a <prvDeleteTCB+0x5e>
	}
 800971e:	bf00      	nop
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
	...

08009728 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800972e:	4b0c      	ldr	r3, [pc, #48]	@ (8009760 <prvResetNextTaskUnblockTime+0x38>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d104      	bne.n	8009742 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009738:	4b0a      	ldr	r3, [pc, #40]	@ (8009764 <prvResetNextTaskUnblockTime+0x3c>)
 800973a:	f04f 32ff 	mov.w	r2, #4294967295
 800973e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009740:	e008      	b.n	8009754 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009742:	4b07      	ldr	r3, [pc, #28]	@ (8009760 <prvResetNextTaskUnblockTime+0x38>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	4a04      	ldr	r2, [pc, #16]	@ (8009764 <prvResetNextTaskUnblockTime+0x3c>)
 8009752:	6013      	str	r3, [r2, #0]
}
 8009754:	bf00      	nop
 8009756:	370c      	adds	r7, #12
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr
 8009760:	20001b70 	.word	0x20001b70
 8009764:	20001bd8 	.word	0x20001bd8

08009768 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009768:	b480      	push	{r7}
 800976a:	b083      	sub	sp, #12
 800976c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800976e:	4b0b      	ldr	r3, [pc, #44]	@ (800979c <xTaskGetSchedulerState+0x34>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d102      	bne.n	800977c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009776:	2301      	movs	r3, #1
 8009778:	607b      	str	r3, [r7, #4]
 800977a:	e008      	b.n	800978e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800977c:	4b08      	ldr	r3, [pc, #32]	@ (80097a0 <xTaskGetSchedulerState+0x38>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d102      	bne.n	800978a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009784:	2302      	movs	r3, #2
 8009786:	607b      	str	r3, [r7, #4]
 8009788:	e001      	b.n	800978e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800978a:	2300      	movs	r3, #0
 800978c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800978e:	687b      	ldr	r3, [r7, #4]
	}
 8009790:	4618      	mov	r0, r3
 8009792:	370c      	adds	r7, #12
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr
 800979c:	20001bc4 	.word	0x20001bc4
 80097a0:	20001be0 	.word	0x20001be0

080097a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b086      	sub	sp, #24
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80097b0:	2300      	movs	r3, #0
 80097b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d058      	beq.n	800986c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80097ba:	4b2f      	ldr	r3, [pc, #188]	@ (8009878 <xTaskPriorityDisinherit+0xd4>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	693a      	ldr	r2, [r7, #16]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d00b      	beq.n	80097dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80097c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c8:	f383 8811 	msr	BASEPRI, r3
 80097cc:	f3bf 8f6f 	isb	sy
 80097d0:	f3bf 8f4f 	dsb	sy
 80097d4:	60fb      	str	r3, [r7, #12]
}
 80097d6:	bf00      	nop
 80097d8:	bf00      	nop
 80097da:	e7fd      	b.n	80097d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d10b      	bne.n	80097fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80097e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e8:	f383 8811 	msr	BASEPRI, r3
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	60bb      	str	r3, [r7, #8]
}
 80097f6:	bf00      	nop
 80097f8:	bf00      	nop
 80097fa:	e7fd      	b.n	80097f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009800:	1e5a      	subs	r2, r3, #1
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800980e:	429a      	cmp	r2, r3
 8009810:	d02c      	beq.n	800986c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009816:	2b00      	cmp	r3, #0
 8009818:	d128      	bne.n	800986c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	3304      	adds	r3, #4
 800981e:	4618      	mov	r0, r3
 8009820:	f7fe fc26 	bl	8008070 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009830:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800983c:	4b0f      	ldr	r3, [pc, #60]	@ (800987c <xTaskPriorityDisinherit+0xd8>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	429a      	cmp	r2, r3
 8009842:	d903      	bls.n	800984c <xTaskPriorityDisinherit+0xa8>
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009848:	4a0c      	ldr	r2, [pc, #48]	@ (800987c <xTaskPriorityDisinherit+0xd8>)
 800984a:	6013      	str	r3, [r2, #0]
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009850:	4613      	mov	r3, r2
 8009852:	009b      	lsls	r3, r3, #2
 8009854:	4413      	add	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	4a09      	ldr	r2, [pc, #36]	@ (8009880 <xTaskPriorityDisinherit+0xdc>)
 800985a:	441a      	add	r2, r3
 800985c:	693b      	ldr	r3, [r7, #16]
 800985e:	3304      	adds	r3, #4
 8009860:	4619      	mov	r1, r3
 8009862:	4610      	mov	r0, r2
 8009864:	f7fe fba7 	bl	8007fb6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009868:	2301      	movs	r3, #1
 800986a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800986c:	697b      	ldr	r3, [r7, #20]
	}
 800986e:	4618      	mov	r0, r3
 8009870:	3718      	adds	r7, #24
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	200016e4 	.word	0x200016e4
 800987c:	20001bc0 	.word	0x20001bc0
 8009880:	200016e8 	.word	0x200016e8

08009884 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b084      	sub	sp, #16
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800988e:	4b21      	ldr	r3, [pc, #132]	@ (8009914 <prvAddCurrentTaskToDelayedList+0x90>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009894:	4b20      	ldr	r3, [pc, #128]	@ (8009918 <prvAddCurrentTaskToDelayedList+0x94>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	3304      	adds	r3, #4
 800989a:	4618      	mov	r0, r3
 800989c:	f7fe fbe8 	bl	8008070 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098a6:	d10a      	bne.n	80098be <prvAddCurrentTaskToDelayedList+0x3a>
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d007      	beq.n	80098be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098ae:	4b1a      	ldr	r3, [pc, #104]	@ (8009918 <prvAddCurrentTaskToDelayedList+0x94>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	3304      	adds	r3, #4
 80098b4:	4619      	mov	r1, r3
 80098b6:	4819      	ldr	r0, [pc, #100]	@ (800991c <prvAddCurrentTaskToDelayedList+0x98>)
 80098b8:	f7fe fb7d 	bl	8007fb6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80098bc:	e026      	b.n	800990c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4413      	add	r3, r2
 80098c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80098c6:	4b14      	ldr	r3, [pc, #80]	@ (8009918 <prvAddCurrentTaskToDelayedList+0x94>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68ba      	ldr	r2, [r7, #8]
 80098cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80098ce:	68ba      	ldr	r2, [r7, #8]
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	429a      	cmp	r2, r3
 80098d4:	d209      	bcs.n	80098ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098d6:	4b12      	ldr	r3, [pc, #72]	@ (8009920 <prvAddCurrentTaskToDelayedList+0x9c>)
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	4b0f      	ldr	r3, [pc, #60]	@ (8009918 <prvAddCurrentTaskToDelayedList+0x94>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	3304      	adds	r3, #4
 80098e0:	4619      	mov	r1, r3
 80098e2:	4610      	mov	r0, r2
 80098e4:	f7fe fb8b 	bl	8007ffe <vListInsert>
}
 80098e8:	e010      	b.n	800990c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009924 <prvAddCurrentTaskToDelayedList+0xa0>)
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009918 <prvAddCurrentTaskToDelayedList+0x94>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	3304      	adds	r3, #4
 80098f4:	4619      	mov	r1, r3
 80098f6:	4610      	mov	r0, r2
 80098f8:	f7fe fb81 	bl	8007ffe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80098fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009928 <prvAddCurrentTaskToDelayedList+0xa4>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	68ba      	ldr	r2, [r7, #8]
 8009902:	429a      	cmp	r2, r3
 8009904:	d202      	bcs.n	800990c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009906:	4a08      	ldr	r2, [pc, #32]	@ (8009928 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	6013      	str	r3, [r2, #0]
}
 800990c:	bf00      	nop
 800990e:	3710      	adds	r7, #16
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}
 8009914:	20001bbc 	.word	0x20001bbc
 8009918:	200016e4 	.word	0x200016e4
 800991c:	20001ba4 	.word	0x20001ba4
 8009920:	20001b74 	.word	0x20001b74
 8009924:	20001b70 	.word	0x20001b70
 8009928:	20001bd8 	.word	0x20001bd8

0800992c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b08a      	sub	sp, #40	@ 0x28
 8009930:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009932:	2300      	movs	r3, #0
 8009934:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009936:	f000 fb13 	bl	8009f60 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800993a:	4b1d      	ldr	r3, [pc, #116]	@ (80099b0 <xTimerCreateTimerTask+0x84>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d021      	beq.n	8009986 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009942:	2300      	movs	r3, #0
 8009944:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009946:	2300      	movs	r3, #0
 8009948:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800994a:	1d3a      	adds	r2, r7, #4
 800994c:	f107 0108 	add.w	r1, r7, #8
 8009950:	f107 030c 	add.w	r3, r7, #12
 8009954:	4618      	mov	r0, r3
 8009956:	f7fe fae7 	bl	8007f28 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800995a:	6879      	ldr	r1, [r7, #4]
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	68fa      	ldr	r2, [r7, #12]
 8009960:	9202      	str	r2, [sp, #8]
 8009962:	9301      	str	r3, [sp, #4]
 8009964:	2302      	movs	r3, #2
 8009966:	9300      	str	r3, [sp, #0]
 8009968:	2300      	movs	r3, #0
 800996a:	460a      	mov	r2, r1
 800996c:	4911      	ldr	r1, [pc, #68]	@ (80099b4 <xTimerCreateTimerTask+0x88>)
 800996e:	4812      	ldr	r0, [pc, #72]	@ (80099b8 <xTimerCreateTimerTask+0x8c>)
 8009970:	f7ff f8a2 	bl	8008ab8 <xTaskCreateStatic>
 8009974:	4603      	mov	r3, r0
 8009976:	4a11      	ldr	r2, [pc, #68]	@ (80099bc <xTimerCreateTimerTask+0x90>)
 8009978:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800997a:	4b10      	ldr	r3, [pc, #64]	@ (80099bc <xTimerCreateTimerTask+0x90>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d001      	beq.n	8009986 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009982:	2301      	movs	r3, #1
 8009984:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d10b      	bne.n	80099a4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800998c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009990:	f383 8811 	msr	BASEPRI, r3
 8009994:	f3bf 8f6f 	isb	sy
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	613b      	str	r3, [r7, #16]
}
 800999e:	bf00      	nop
 80099a0:	bf00      	nop
 80099a2:	e7fd      	b.n	80099a0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80099a4:	697b      	ldr	r3, [r7, #20]
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3718      	adds	r7, #24
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	bf00      	nop
 80099b0:	20001c14 	.word	0x20001c14
 80099b4:	0800c41c 	.word	0x0800c41c
 80099b8:	08009af9 	.word	0x08009af9
 80099bc:	20001c18 	.word	0x20001c18

080099c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b08a      	sub	sp, #40	@ 0x28
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	60b9      	str	r1, [r7, #8]
 80099ca:	607a      	str	r2, [r7, #4]
 80099cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80099ce:	2300      	movs	r3, #0
 80099d0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d10b      	bne.n	80099f0 <xTimerGenericCommand+0x30>
	__asm volatile
 80099d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099dc:	f383 8811 	msr	BASEPRI, r3
 80099e0:	f3bf 8f6f 	isb	sy
 80099e4:	f3bf 8f4f 	dsb	sy
 80099e8:	623b      	str	r3, [r7, #32]
}
 80099ea:	bf00      	nop
 80099ec:	bf00      	nop
 80099ee:	e7fd      	b.n	80099ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80099f0:	4b19      	ldr	r3, [pc, #100]	@ (8009a58 <xTimerGenericCommand+0x98>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d02a      	beq.n	8009a4e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	2b05      	cmp	r3, #5
 8009a08:	dc18      	bgt.n	8009a3c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009a0a:	f7ff fead 	bl	8009768 <xTaskGetSchedulerState>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b02      	cmp	r3, #2
 8009a12:	d109      	bne.n	8009a28 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009a14:	4b10      	ldr	r3, [pc, #64]	@ (8009a58 <xTimerGenericCommand+0x98>)
 8009a16:	6818      	ldr	r0, [r3, #0]
 8009a18:	f107 0110 	add.w	r1, r7, #16
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a20:	f7fe fc5a 	bl	80082d8 <xQueueGenericSend>
 8009a24:	6278      	str	r0, [r7, #36]	@ 0x24
 8009a26:	e012      	b.n	8009a4e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009a28:	4b0b      	ldr	r3, [pc, #44]	@ (8009a58 <xTimerGenericCommand+0x98>)
 8009a2a:	6818      	ldr	r0, [r3, #0]
 8009a2c:	f107 0110 	add.w	r1, r7, #16
 8009a30:	2300      	movs	r3, #0
 8009a32:	2200      	movs	r2, #0
 8009a34:	f7fe fc50 	bl	80082d8 <xQueueGenericSend>
 8009a38:	6278      	str	r0, [r7, #36]	@ 0x24
 8009a3a:	e008      	b.n	8009a4e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009a3c:	4b06      	ldr	r3, [pc, #24]	@ (8009a58 <xTimerGenericCommand+0x98>)
 8009a3e:	6818      	ldr	r0, [r3, #0]
 8009a40:	f107 0110 	add.w	r1, r7, #16
 8009a44:	2300      	movs	r3, #0
 8009a46:	683a      	ldr	r2, [r7, #0]
 8009a48:	f7fe fd48 	bl	80084dc <xQueueGenericSendFromISR>
 8009a4c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3728      	adds	r7, #40	@ 0x28
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	20001c14 	.word	0x20001c14

08009a5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b088      	sub	sp, #32
 8009a60:	af02      	add	r7, sp, #8
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a66:	4b23      	ldr	r3, [pc, #140]	@ (8009af4 <prvProcessExpiredTimer+0x98>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	68db      	ldr	r3, [r3, #12]
 8009a6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	3304      	adds	r3, #4
 8009a74:	4618      	mov	r0, r3
 8009a76:	f7fe fafb 	bl	8008070 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a80:	f003 0304 	and.w	r3, r3, #4
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d023      	beq.n	8009ad0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	699a      	ldr	r2, [r3, #24]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	18d1      	adds	r1, r2, r3
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	683a      	ldr	r2, [r7, #0]
 8009a94:	6978      	ldr	r0, [r7, #20]
 8009a96:	f000 f8d5 	bl	8009c44 <prvInsertTimerInActiveList>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d020      	beq.n	8009ae2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	9300      	str	r3, [sp, #0]
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	687a      	ldr	r2, [r7, #4]
 8009aa8:	2100      	movs	r1, #0
 8009aaa:	6978      	ldr	r0, [r7, #20]
 8009aac:	f7ff ff88 	bl	80099c0 <xTimerGenericCommand>
 8009ab0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d114      	bne.n	8009ae2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009abc:	f383 8811 	msr	BASEPRI, r3
 8009ac0:	f3bf 8f6f 	isb	sy
 8009ac4:	f3bf 8f4f 	dsb	sy
 8009ac8:	60fb      	str	r3, [r7, #12]
}
 8009aca:	bf00      	nop
 8009acc:	bf00      	nop
 8009ace:	e7fd      	b.n	8009acc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ad6:	f023 0301 	bic.w	r3, r3, #1
 8009ada:	b2da      	uxtb	r2, r3
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	6a1b      	ldr	r3, [r3, #32]
 8009ae6:	6978      	ldr	r0, [r7, #20]
 8009ae8:	4798      	blx	r3
}
 8009aea:	bf00      	nop
 8009aec:	3718      	adds	r7, #24
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
 8009af2:	bf00      	nop
 8009af4:	20001c0c 	.word	0x20001c0c

08009af8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b084      	sub	sp, #16
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009b00:	f107 0308 	add.w	r3, r7, #8
 8009b04:	4618      	mov	r0, r3
 8009b06:	f000 f859 	bl	8009bbc <prvGetNextExpireTime>
 8009b0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	4619      	mov	r1, r3
 8009b10:	68f8      	ldr	r0, [r7, #12]
 8009b12:	f000 f805 	bl	8009b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009b16:	f000 f8d7 	bl	8009cc8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009b1a:	bf00      	nop
 8009b1c:	e7f0      	b.n	8009b00 <prvTimerTask+0x8>
	...

08009b20 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009b2a:	f7ff fa29 	bl	8008f80 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009b2e:	f107 0308 	add.w	r3, r7, #8
 8009b32:	4618      	mov	r0, r3
 8009b34:	f000 f866 	bl	8009c04 <prvSampleTimeNow>
 8009b38:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d130      	bne.n	8009ba2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d10a      	bne.n	8009b5c <prvProcessTimerOrBlockTask+0x3c>
 8009b46:	687a      	ldr	r2, [r7, #4]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	429a      	cmp	r2, r3
 8009b4c:	d806      	bhi.n	8009b5c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009b4e:	f7ff fa25 	bl	8008f9c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009b52:	68f9      	ldr	r1, [r7, #12]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f7ff ff81 	bl	8009a5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009b5a:	e024      	b.n	8009ba6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d008      	beq.n	8009b74 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009b62:	4b13      	ldr	r3, [pc, #76]	@ (8009bb0 <prvProcessTimerOrBlockTask+0x90>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d101      	bne.n	8009b70 <prvProcessTimerOrBlockTask+0x50>
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	e000      	b.n	8009b72 <prvProcessTimerOrBlockTask+0x52>
 8009b70:	2300      	movs	r3, #0
 8009b72:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009b74:	4b0f      	ldr	r3, [pc, #60]	@ (8009bb4 <prvProcessTimerOrBlockTask+0x94>)
 8009b76:	6818      	ldr	r0, [r3, #0]
 8009b78:	687a      	ldr	r2, [r7, #4]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	1ad3      	subs	r3, r2, r3
 8009b7e:	683a      	ldr	r2, [r7, #0]
 8009b80:	4619      	mov	r1, r3
 8009b82:	f7fe ff65 	bl	8008a50 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009b86:	f7ff fa09 	bl	8008f9c <xTaskResumeAll>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d10a      	bne.n	8009ba6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009b90:	4b09      	ldr	r3, [pc, #36]	@ (8009bb8 <prvProcessTimerOrBlockTask+0x98>)
 8009b92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b96:	601a      	str	r2, [r3, #0]
 8009b98:	f3bf 8f4f 	dsb	sy
 8009b9c:	f3bf 8f6f 	isb	sy
}
 8009ba0:	e001      	b.n	8009ba6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009ba2:	f7ff f9fb 	bl	8008f9c <xTaskResumeAll>
}
 8009ba6:	bf00      	nop
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
 8009bae:	bf00      	nop
 8009bb0:	20001c10 	.word	0x20001c10
 8009bb4:	20001c14 	.word	0x20001c14
 8009bb8:	e000ed04 	.word	0xe000ed04

08009bbc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b085      	sub	sp, #20
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8009c00 <prvGetNextExpireTime+0x44>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d101      	bne.n	8009bd2 <prvGetNextExpireTime+0x16>
 8009bce:	2201      	movs	r2, #1
 8009bd0:	e000      	b.n	8009bd4 <prvGetNextExpireTime+0x18>
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d105      	bne.n	8009bec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009be0:	4b07      	ldr	r3, [pc, #28]	@ (8009c00 <prvGetNextExpireTime+0x44>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	60fb      	str	r3, [r7, #12]
 8009bea:	e001      	b.n	8009bf0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009bec:	2300      	movs	r3, #0
 8009bee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3714      	adds	r7, #20
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr
 8009bfe:	bf00      	nop
 8009c00:	20001c0c 	.word	0x20001c0c

08009c04 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009c0c:	f7ff fa64 	bl	80090d8 <xTaskGetTickCount>
 8009c10:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009c12:	4b0b      	ldr	r3, [pc, #44]	@ (8009c40 <prvSampleTimeNow+0x3c>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	d205      	bcs.n	8009c28 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009c1c:	f000 f93a 	bl	8009e94 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2201      	movs	r2, #1
 8009c24:	601a      	str	r2, [r3, #0]
 8009c26:	e002      	b.n	8009c2e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009c2e:	4a04      	ldr	r2, [pc, #16]	@ (8009c40 <prvSampleTimeNow+0x3c>)
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009c34:	68fb      	ldr	r3, [r7, #12]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3710      	adds	r7, #16
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	20001c1c 	.word	0x20001c1c

08009c44 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b086      	sub	sp, #24
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	60f8      	str	r0, [r7, #12]
 8009c4c:	60b9      	str	r1, [r7, #8]
 8009c4e:	607a      	str	r2, [r7, #4]
 8009c50:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009c52:	2300      	movs	r3, #0
 8009c54:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	68ba      	ldr	r2, [r7, #8]
 8009c5a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	68fa      	ldr	r2, [r7, #12]
 8009c60:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009c62:	68ba      	ldr	r2, [r7, #8]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d812      	bhi.n	8009c90 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c6a:	687a      	ldr	r2, [r7, #4]
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	1ad2      	subs	r2, r2, r3
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	699b      	ldr	r3, [r3, #24]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d302      	bcc.n	8009c7e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	617b      	str	r3, [r7, #20]
 8009c7c:	e01b      	b.n	8009cb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009c7e:	4b10      	ldr	r3, [pc, #64]	@ (8009cc0 <prvInsertTimerInActiveList+0x7c>)
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	3304      	adds	r3, #4
 8009c86:	4619      	mov	r1, r3
 8009c88:	4610      	mov	r0, r2
 8009c8a:	f7fe f9b8 	bl	8007ffe <vListInsert>
 8009c8e:	e012      	b.n	8009cb6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d206      	bcs.n	8009ca6 <prvInsertTimerInActiveList+0x62>
 8009c98:	68ba      	ldr	r2, [r7, #8]
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d302      	bcc.n	8009ca6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	617b      	str	r3, [r7, #20]
 8009ca4:	e007      	b.n	8009cb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ca6:	4b07      	ldr	r3, [pc, #28]	@ (8009cc4 <prvInsertTimerInActiveList+0x80>)
 8009ca8:	681a      	ldr	r2, [r3, #0]
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	3304      	adds	r3, #4
 8009cae:	4619      	mov	r1, r3
 8009cb0:	4610      	mov	r0, r2
 8009cb2:	f7fe f9a4 	bl	8007ffe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009cb6:	697b      	ldr	r3, [r7, #20]
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3718      	adds	r7, #24
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}
 8009cc0:	20001c10 	.word	0x20001c10
 8009cc4:	20001c0c 	.word	0x20001c0c

08009cc8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b08e      	sub	sp, #56	@ 0x38
 8009ccc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009cce:	e0ce      	b.n	8009e6e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	da19      	bge.n	8009d0a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009cd6:	1d3b      	adds	r3, r7, #4
 8009cd8:	3304      	adds	r3, #4
 8009cda:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d10b      	bne.n	8009cfa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce6:	f383 8811 	msr	BASEPRI, r3
 8009cea:	f3bf 8f6f 	isb	sy
 8009cee:	f3bf 8f4f 	dsb	sy
 8009cf2:	61fb      	str	r3, [r7, #28]
}
 8009cf4:	bf00      	nop
 8009cf6:	bf00      	nop
 8009cf8:	e7fd      	b.n	8009cf6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d00:	6850      	ldr	r0, [r2, #4]
 8009d02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d04:	6892      	ldr	r2, [r2, #8]
 8009d06:	4611      	mov	r1, r2
 8009d08:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	f2c0 80ae 	blt.w	8009e6e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d004      	beq.n	8009d28 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d20:	3304      	adds	r3, #4
 8009d22:	4618      	mov	r0, r3
 8009d24:	f7fe f9a4 	bl	8008070 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009d28:	463b      	mov	r3, r7
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f7ff ff6a 	bl	8009c04 <prvSampleTimeNow>
 8009d30:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2b09      	cmp	r3, #9
 8009d36:	f200 8097 	bhi.w	8009e68 <prvProcessReceivedCommands+0x1a0>
 8009d3a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d40 <prvProcessReceivedCommands+0x78>)
 8009d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d40:	08009d69 	.word	0x08009d69
 8009d44:	08009d69 	.word	0x08009d69
 8009d48:	08009d69 	.word	0x08009d69
 8009d4c:	08009ddf 	.word	0x08009ddf
 8009d50:	08009df3 	.word	0x08009df3
 8009d54:	08009e3f 	.word	0x08009e3f
 8009d58:	08009d69 	.word	0x08009d69
 8009d5c:	08009d69 	.word	0x08009d69
 8009d60:	08009ddf 	.word	0x08009ddf
 8009d64:	08009df3 	.word	0x08009df3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d6e:	f043 0301 	orr.w	r3, r3, #1
 8009d72:	b2da      	uxtb	r2, r3
 8009d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009d7a:	68ba      	ldr	r2, [r7, #8]
 8009d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d7e:	699b      	ldr	r3, [r3, #24]
 8009d80:	18d1      	adds	r1, r2, r3
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d88:	f7ff ff5c 	bl	8009c44 <prvInsertTimerInActiveList>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d06c      	beq.n	8009e6c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d98:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009da0:	f003 0304 	and.w	r3, r3, #4
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d061      	beq.n	8009e6c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009da8:	68ba      	ldr	r2, [r7, #8]
 8009daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dac:	699b      	ldr	r3, [r3, #24]
 8009dae:	441a      	add	r2, r3
 8009db0:	2300      	movs	r3, #0
 8009db2:	9300      	str	r3, [sp, #0]
 8009db4:	2300      	movs	r3, #0
 8009db6:	2100      	movs	r1, #0
 8009db8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009dba:	f7ff fe01 	bl	80099c0 <xTimerGenericCommand>
 8009dbe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009dc0:	6a3b      	ldr	r3, [r7, #32]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d152      	bne.n	8009e6c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dca:	f383 8811 	msr	BASEPRI, r3
 8009dce:	f3bf 8f6f 	isb	sy
 8009dd2:	f3bf 8f4f 	dsb	sy
 8009dd6:	61bb      	str	r3, [r7, #24]
}
 8009dd8:	bf00      	nop
 8009dda:	bf00      	nop
 8009ddc:	e7fd      	b.n	8009dda <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009de0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009de4:	f023 0301 	bic.w	r3, r3, #1
 8009de8:	b2da      	uxtb	r2, r3
 8009dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009df0:	e03d      	b.n	8009e6e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009df4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009df8:	f043 0301 	orr.w	r3, r3, #1
 8009dfc:	b2da      	uxtb	r2, r3
 8009dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e00:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009e04:	68ba      	ldr	r2, [r7, #8]
 8009e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e08:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e0c:	699b      	ldr	r3, [r3, #24]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d10b      	bne.n	8009e2a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e16:	f383 8811 	msr	BASEPRI, r3
 8009e1a:	f3bf 8f6f 	isb	sy
 8009e1e:	f3bf 8f4f 	dsb	sy
 8009e22:	617b      	str	r3, [r7, #20]
}
 8009e24:	bf00      	nop
 8009e26:	bf00      	nop
 8009e28:	e7fd      	b.n	8009e26 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2c:	699a      	ldr	r2, [r3, #24]
 8009e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e30:	18d1      	adds	r1, r2, r3
 8009e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e38:	f7ff ff04 	bl	8009c44 <prvInsertTimerInActiveList>
					break;
 8009e3c:	e017      	b.n	8009e6e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e44:	f003 0302 	and.w	r3, r3, #2
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d103      	bne.n	8009e54 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009e4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e4e:	f000 fbeb 	bl	800a628 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009e52:	e00c      	b.n	8009e6e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e5a:	f023 0301 	bic.w	r3, r3, #1
 8009e5e:	b2da      	uxtb	r2, r3
 8009e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009e66:	e002      	b.n	8009e6e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009e68:	bf00      	nop
 8009e6a:	e000      	b.n	8009e6e <prvProcessReceivedCommands+0x1a6>
					break;
 8009e6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009e6e:	4b08      	ldr	r3, [pc, #32]	@ (8009e90 <prvProcessReceivedCommands+0x1c8>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	1d39      	adds	r1, r7, #4
 8009e74:	2200      	movs	r2, #0
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7fe fbce 	bl	8008618 <xQueueReceive>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f47f af26 	bne.w	8009cd0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009e84:	bf00      	nop
 8009e86:	bf00      	nop
 8009e88:	3730      	adds	r7, #48	@ 0x30
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	20001c14 	.word	0x20001c14

08009e94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b088      	sub	sp, #32
 8009e98:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e9a:	e049      	b.n	8009f30 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8009f58 <prvSwitchTimerLists+0xc4>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	68db      	ldr	r3, [r3, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ea6:	4b2c      	ldr	r3, [pc, #176]	@ (8009f58 <prvSwitchTimerLists+0xc4>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	68db      	ldr	r3, [r3, #12]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	3304      	adds	r3, #4
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7fe f8db 	bl	8008070 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6a1b      	ldr	r3, [r3, #32]
 8009ebe:	68f8      	ldr	r0, [r7, #12]
 8009ec0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ec8:	f003 0304 	and.w	r3, r3, #4
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d02f      	beq.n	8009f30 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	699b      	ldr	r3, [r3, #24]
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	4413      	add	r3, r2
 8009ed8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009eda:	68ba      	ldr	r2, [r7, #8]
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	429a      	cmp	r2, r3
 8009ee0:	d90e      	bls.n	8009f00 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	68ba      	ldr	r2, [r7, #8]
 8009ee6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	68fa      	ldr	r2, [r7, #12]
 8009eec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009eee:	4b1a      	ldr	r3, [pc, #104]	@ (8009f58 <prvSwitchTimerLists+0xc4>)
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	3304      	adds	r3, #4
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	4610      	mov	r0, r2
 8009efa:	f7fe f880 	bl	8007ffe <vListInsert>
 8009efe:	e017      	b.n	8009f30 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009f00:	2300      	movs	r3, #0
 8009f02:	9300      	str	r3, [sp, #0]
 8009f04:	2300      	movs	r3, #0
 8009f06:	693a      	ldr	r2, [r7, #16]
 8009f08:	2100      	movs	r1, #0
 8009f0a:	68f8      	ldr	r0, [r7, #12]
 8009f0c:	f7ff fd58 	bl	80099c0 <xTimerGenericCommand>
 8009f10:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d10b      	bne.n	8009f30 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f1c:	f383 8811 	msr	BASEPRI, r3
 8009f20:	f3bf 8f6f 	isb	sy
 8009f24:	f3bf 8f4f 	dsb	sy
 8009f28:	603b      	str	r3, [r7, #0]
}
 8009f2a:	bf00      	nop
 8009f2c:	bf00      	nop
 8009f2e:	e7fd      	b.n	8009f2c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009f30:	4b09      	ldr	r3, [pc, #36]	@ (8009f58 <prvSwitchTimerLists+0xc4>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1b0      	bne.n	8009e9c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009f3a:	4b07      	ldr	r3, [pc, #28]	@ (8009f58 <prvSwitchTimerLists+0xc4>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009f40:	4b06      	ldr	r3, [pc, #24]	@ (8009f5c <prvSwitchTimerLists+0xc8>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a04      	ldr	r2, [pc, #16]	@ (8009f58 <prvSwitchTimerLists+0xc4>)
 8009f46:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009f48:	4a04      	ldr	r2, [pc, #16]	@ (8009f5c <prvSwitchTimerLists+0xc8>)
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	6013      	str	r3, [r2, #0]
}
 8009f4e:	bf00      	nop
 8009f50:	3718      	adds	r7, #24
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	20001c0c 	.word	0x20001c0c
 8009f5c:	20001c10 	.word	0x20001c10

08009f60 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009f66:	f000 f96f 	bl	800a248 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009f6a:	4b15      	ldr	r3, [pc, #84]	@ (8009fc0 <prvCheckForValidListAndQueue+0x60>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d120      	bne.n	8009fb4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009f72:	4814      	ldr	r0, [pc, #80]	@ (8009fc4 <prvCheckForValidListAndQueue+0x64>)
 8009f74:	f7fd fff2 	bl	8007f5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009f78:	4813      	ldr	r0, [pc, #76]	@ (8009fc8 <prvCheckForValidListAndQueue+0x68>)
 8009f7a:	f7fd ffef 	bl	8007f5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009f7e:	4b13      	ldr	r3, [pc, #76]	@ (8009fcc <prvCheckForValidListAndQueue+0x6c>)
 8009f80:	4a10      	ldr	r2, [pc, #64]	@ (8009fc4 <prvCheckForValidListAndQueue+0x64>)
 8009f82:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009f84:	4b12      	ldr	r3, [pc, #72]	@ (8009fd0 <prvCheckForValidListAndQueue+0x70>)
 8009f86:	4a10      	ldr	r2, [pc, #64]	@ (8009fc8 <prvCheckForValidListAndQueue+0x68>)
 8009f88:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	9300      	str	r3, [sp, #0]
 8009f8e:	4b11      	ldr	r3, [pc, #68]	@ (8009fd4 <prvCheckForValidListAndQueue+0x74>)
 8009f90:	4a11      	ldr	r2, [pc, #68]	@ (8009fd8 <prvCheckForValidListAndQueue+0x78>)
 8009f92:	2110      	movs	r1, #16
 8009f94:	200a      	movs	r0, #10
 8009f96:	f7fe f8ff 	bl	8008198 <xQueueGenericCreateStatic>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	4a08      	ldr	r2, [pc, #32]	@ (8009fc0 <prvCheckForValidListAndQueue+0x60>)
 8009f9e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009fa0:	4b07      	ldr	r3, [pc, #28]	@ (8009fc0 <prvCheckForValidListAndQueue+0x60>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d005      	beq.n	8009fb4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009fa8:	4b05      	ldr	r3, [pc, #20]	@ (8009fc0 <prvCheckForValidListAndQueue+0x60>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	490b      	ldr	r1, [pc, #44]	@ (8009fdc <prvCheckForValidListAndQueue+0x7c>)
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7fe fd24 	bl	80089fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009fb4:	f000 f97a 	bl	800a2ac <vPortExitCritical>
}
 8009fb8:	bf00      	nop
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	20001c14 	.word	0x20001c14
 8009fc4:	20001be4 	.word	0x20001be4
 8009fc8:	20001bf8 	.word	0x20001bf8
 8009fcc:	20001c0c 	.word	0x20001c0c
 8009fd0:	20001c10 	.word	0x20001c10
 8009fd4:	20001cc0 	.word	0x20001cc0
 8009fd8:	20001c20 	.word	0x20001c20
 8009fdc:	0800c424 	.word	0x0800c424

08009fe0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b085      	sub	sp, #20
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	60f8      	str	r0, [r7, #12]
 8009fe8:	60b9      	str	r1, [r7, #8]
 8009fea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	3b04      	subs	r3, #4
 8009ff0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ff8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	3b04      	subs	r3, #4
 8009ffe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	f023 0201 	bic.w	r2, r3, #1
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	3b04      	subs	r3, #4
 800a00e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a010:	4a0c      	ldr	r2, [pc, #48]	@ (800a044 <pxPortInitialiseStack+0x64>)
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	3b14      	subs	r3, #20
 800a01a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a01c:	687a      	ldr	r2, [r7, #4]
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	3b04      	subs	r3, #4
 800a026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f06f 0202 	mvn.w	r2, #2
 800a02e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	3b20      	subs	r3, #32
 800a034:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a036:	68fb      	ldr	r3, [r7, #12]
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3714      	adds	r7, #20
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr
 800a044:	0800a049 	.word	0x0800a049

0800a048 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a048:	b480      	push	{r7}
 800a04a:	b085      	sub	sp, #20
 800a04c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a04e:	2300      	movs	r3, #0
 800a050:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a052:	4b13      	ldr	r3, [pc, #76]	@ (800a0a0 <prvTaskExitError+0x58>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a05a:	d00b      	beq.n	800a074 <prvTaskExitError+0x2c>
	__asm volatile
 800a05c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a060:	f383 8811 	msr	BASEPRI, r3
 800a064:	f3bf 8f6f 	isb	sy
 800a068:	f3bf 8f4f 	dsb	sy
 800a06c:	60fb      	str	r3, [r7, #12]
}
 800a06e:	bf00      	nop
 800a070:	bf00      	nop
 800a072:	e7fd      	b.n	800a070 <prvTaskExitError+0x28>
	__asm volatile
 800a074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a078:	f383 8811 	msr	BASEPRI, r3
 800a07c:	f3bf 8f6f 	isb	sy
 800a080:	f3bf 8f4f 	dsb	sy
 800a084:	60bb      	str	r3, [r7, #8]
}
 800a086:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a088:	bf00      	nop
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d0fc      	beq.n	800a08a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a090:	bf00      	nop
 800a092:	bf00      	nop
 800a094:	3714      	adds	r7, #20
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr
 800a09e:	bf00      	nop
 800a0a0:	2000000c 	.word	0x2000000c
	...

0800a0b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a0b0:	4b07      	ldr	r3, [pc, #28]	@ (800a0d0 <pxCurrentTCBConst2>)
 800a0b2:	6819      	ldr	r1, [r3, #0]
 800a0b4:	6808      	ldr	r0, [r1, #0]
 800a0b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ba:	f380 8809 	msr	PSP, r0
 800a0be:	f3bf 8f6f 	isb	sy
 800a0c2:	f04f 0000 	mov.w	r0, #0
 800a0c6:	f380 8811 	msr	BASEPRI, r0
 800a0ca:	4770      	bx	lr
 800a0cc:	f3af 8000 	nop.w

0800a0d0 <pxCurrentTCBConst2>:
 800a0d0:	200016e4 	.word	0x200016e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a0d4:	bf00      	nop
 800a0d6:	bf00      	nop

0800a0d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a0d8:	4808      	ldr	r0, [pc, #32]	@ (800a0fc <prvPortStartFirstTask+0x24>)
 800a0da:	6800      	ldr	r0, [r0, #0]
 800a0dc:	6800      	ldr	r0, [r0, #0]
 800a0de:	f380 8808 	msr	MSP, r0
 800a0e2:	f04f 0000 	mov.w	r0, #0
 800a0e6:	f380 8814 	msr	CONTROL, r0
 800a0ea:	b662      	cpsie	i
 800a0ec:	b661      	cpsie	f
 800a0ee:	f3bf 8f4f 	dsb	sy
 800a0f2:	f3bf 8f6f 	isb	sy
 800a0f6:	df00      	svc	0
 800a0f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a0fa:	bf00      	nop
 800a0fc:	e000ed08 	.word	0xe000ed08

0800a100 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b086      	sub	sp, #24
 800a104:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a106:	4b47      	ldr	r3, [pc, #284]	@ (800a224 <xPortStartScheduler+0x124>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4a47      	ldr	r2, [pc, #284]	@ (800a228 <xPortStartScheduler+0x128>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d10b      	bne.n	800a128 <xPortStartScheduler+0x28>
	__asm volatile
 800a110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a114:	f383 8811 	msr	BASEPRI, r3
 800a118:	f3bf 8f6f 	isb	sy
 800a11c:	f3bf 8f4f 	dsb	sy
 800a120:	60fb      	str	r3, [r7, #12]
}
 800a122:	bf00      	nop
 800a124:	bf00      	nop
 800a126:	e7fd      	b.n	800a124 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a128:	4b3e      	ldr	r3, [pc, #248]	@ (800a224 <xPortStartScheduler+0x124>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a3f      	ldr	r2, [pc, #252]	@ (800a22c <xPortStartScheduler+0x12c>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d10b      	bne.n	800a14a <xPortStartScheduler+0x4a>
	__asm volatile
 800a132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a136:	f383 8811 	msr	BASEPRI, r3
 800a13a:	f3bf 8f6f 	isb	sy
 800a13e:	f3bf 8f4f 	dsb	sy
 800a142:	613b      	str	r3, [r7, #16]
}
 800a144:	bf00      	nop
 800a146:	bf00      	nop
 800a148:	e7fd      	b.n	800a146 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a14a:	4b39      	ldr	r3, [pc, #228]	@ (800a230 <xPortStartScheduler+0x130>)
 800a14c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a14e:	697b      	ldr	r3, [r7, #20]
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	b2db      	uxtb	r3, r3
 800a154:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	22ff      	movs	r2, #255	@ 0xff
 800a15a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	b2db      	uxtb	r3, r3
 800a162:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a164:	78fb      	ldrb	r3, [r7, #3]
 800a166:	b2db      	uxtb	r3, r3
 800a168:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a16c:	b2da      	uxtb	r2, r3
 800a16e:	4b31      	ldr	r3, [pc, #196]	@ (800a234 <xPortStartScheduler+0x134>)
 800a170:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a172:	4b31      	ldr	r3, [pc, #196]	@ (800a238 <xPortStartScheduler+0x138>)
 800a174:	2207      	movs	r2, #7
 800a176:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a178:	e009      	b.n	800a18e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a17a:	4b2f      	ldr	r3, [pc, #188]	@ (800a238 <xPortStartScheduler+0x138>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	3b01      	subs	r3, #1
 800a180:	4a2d      	ldr	r2, [pc, #180]	@ (800a238 <xPortStartScheduler+0x138>)
 800a182:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a184:	78fb      	ldrb	r3, [r7, #3]
 800a186:	b2db      	uxtb	r3, r3
 800a188:	005b      	lsls	r3, r3, #1
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a18e:	78fb      	ldrb	r3, [r7, #3]
 800a190:	b2db      	uxtb	r3, r3
 800a192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a196:	2b80      	cmp	r3, #128	@ 0x80
 800a198:	d0ef      	beq.n	800a17a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a19a:	4b27      	ldr	r3, [pc, #156]	@ (800a238 <xPortStartScheduler+0x138>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f1c3 0307 	rsb	r3, r3, #7
 800a1a2:	2b04      	cmp	r3, #4
 800a1a4:	d00b      	beq.n	800a1be <xPortStartScheduler+0xbe>
	__asm volatile
 800a1a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1aa:	f383 8811 	msr	BASEPRI, r3
 800a1ae:	f3bf 8f6f 	isb	sy
 800a1b2:	f3bf 8f4f 	dsb	sy
 800a1b6:	60bb      	str	r3, [r7, #8]
}
 800a1b8:	bf00      	nop
 800a1ba:	bf00      	nop
 800a1bc:	e7fd      	b.n	800a1ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a1be:	4b1e      	ldr	r3, [pc, #120]	@ (800a238 <xPortStartScheduler+0x138>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	021b      	lsls	r3, r3, #8
 800a1c4:	4a1c      	ldr	r2, [pc, #112]	@ (800a238 <xPortStartScheduler+0x138>)
 800a1c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a1c8:	4b1b      	ldr	r3, [pc, #108]	@ (800a238 <xPortStartScheduler+0x138>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a1d0:	4a19      	ldr	r2, [pc, #100]	@ (800a238 <xPortStartScheduler+0x138>)
 800a1d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	b2da      	uxtb	r2, r3
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a1dc:	4b17      	ldr	r3, [pc, #92]	@ (800a23c <xPortStartScheduler+0x13c>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	4a16      	ldr	r2, [pc, #88]	@ (800a23c <xPortStartScheduler+0x13c>)
 800a1e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a1e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a1e8:	4b14      	ldr	r3, [pc, #80]	@ (800a23c <xPortStartScheduler+0x13c>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	4a13      	ldr	r2, [pc, #76]	@ (800a23c <xPortStartScheduler+0x13c>)
 800a1ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a1f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a1f4:	f000 f8da 	bl	800a3ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a1f8:	4b11      	ldr	r3, [pc, #68]	@ (800a240 <xPortStartScheduler+0x140>)
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a1fe:	f000 f8f9 	bl	800a3f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a202:	4b10      	ldr	r3, [pc, #64]	@ (800a244 <xPortStartScheduler+0x144>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a0f      	ldr	r2, [pc, #60]	@ (800a244 <xPortStartScheduler+0x144>)
 800a208:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a20c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a20e:	f7ff ff63 	bl	800a0d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a212:	f7ff f82b 	bl	800926c <vTaskSwitchContext>
	prvTaskExitError();
 800a216:	f7ff ff17 	bl	800a048 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a21a:	2300      	movs	r3, #0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3718      	adds	r7, #24
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}
 800a224:	e000ed00 	.word	0xe000ed00
 800a228:	410fc271 	.word	0x410fc271
 800a22c:	410fc270 	.word	0x410fc270
 800a230:	e000e400 	.word	0xe000e400
 800a234:	20001d10 	.word	0x20001d10
 800a238:	20001d14 	.word	0x20001d14
 800a23c:	e000ed20 	.word	0xe000ed20
 800a240:	2000000c 	.word	0x2000000c
 800a244:	e000ef34 	.word	0xe000ef34

0800a248 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a248:	b480      	push	{r7}
 800a24a:	b083      	sub	sp, #12
 800a24c:	af00      	add	r7, sp, #0
	__asm volatile
 800a24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a252:	f383 8811 	msr	BASEPRI, r3
 800a256:	f3bf 8f6f 	isb	sy
 800a25a:	f3bf 8f4f 	dsb	sy
 800a25e:	607b      	str	r3, [r7, #4]
}
 800a260:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a262:	4b10      	ldr	r3, [pc, #64]	@ (800a2a4 <vPortEnterCritical+0x5c>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	3301      	adds	r3, #1
 800a268:	4a0e      	ldr	r2, [pc, #56]	@ (800a2a4 <vPortEnterCritical+0x5c>)
 800a26a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a26c:	4b0d      	ldr	r3, [pc, #52]	@ (800a2a4 <vPortEnterCritical+0x5c>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	2b01      	cmp	r3, #1
 800a272:	d110      	bne.n	800a296 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a274:	4b0c      	ldr	r3, [pc, #48]	@ (800a2a8 <vPortEnterCritical+0x60>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d00b      	beq.n	800a296 <vPortEnterCritical+0x4e>
	__asm volatile
 800a27e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a282:	f383 8811 	msr	BASEPRI, r3
 800a286:	f3bf 8f6f 	isb	sy
 800a28a:	f3bf 8f4f 	dsb	sy
 800a28e:	603b      	str	r3, [r7, #0]
}
 800a290:	bf00      	nop
 800a292:	bf00      	nop
 800a294:	e7fd      	b.n	800a292 <vPortEnterCritical+0x4a>
	}
}
 800a296:	bf00      	nop
 800a298:	370c      	adds	r7, #12
 800a29a:	46bd      	mov	sp, r7
 800a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a0:	4770      	bx	lr
 800a2a2:	bf00      	nop
 800a2a4:	2000000c 	.word	0x2000000c
 800a2a8:	e000ed04 	.word	0xe000ed04

0800a2ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b083      	sub	sp, #12
 800a2b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a2b2:	4b12      	ldr	r3, [pc, #72]	@ (800a2fc <vPortExitCritical+0x50>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d10b      	bne.n	800a2d2 <vPortExitCritical+0x26>
	__asm volatile
 800a2ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2be:	f383 8811 	msr	BASEPRI, r3
 800a2c2:	f3bf 8f6f 	isb	sy
 800a2c6:	f3bf 8f4f 	dsb	sy
 800a2ca:	607b      	str	r3, [r7, #4]
}
 800a2cc:	bf00      	nop
 800a2ce:	bf00      	nop
 800a2d0:	e7fd      	b.n	800a2ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a2d2:	4b0a      	ldr	r3, [pc, #40]	@ (800a2fc <vPortExitCritical+0x50>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	3b01      	subs	r3, #1
 800a2d8:	4a08      	ldr	r2, [pc, #32]	@ (800a2fc <vPortExitCritical+0x50>)
 800a2da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a2dc:	4b07      	ldr	r3, [pc, #28]	@ (800a2fc <vPortExitCritical+0x50>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d105      	bne.n	800a2f0 <vPortExitCritical+0x44>
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	f383 8811 	msr	BASEPRI, r3
}
 800a2ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a2f0:	bf00      	nop
 800a2f2:	370c      	adds	r7, #12
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr
 800a2fc:	2000000c 	.word	0x2000000c

0800a300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a300:	f3ef 8009 	mrs	r0, PSP
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	4b15      	ldr	r3, [pc, #84]	@ (800a360 <pxCurrentTCBConst>)
 800a30a:	681a      	ldr	r2, [r3, #0]
 800a30c:	f01e 0f10 	tst.w	lr, #16
 800a310:	bf08      	it	eq
 800a312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a31a:	6010      	str	r0, [r2, #0]
 800a31c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a320:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a324:	f380 8811 	msr	BASEPRI, r0
 800a328:	f3bf 8f4f 	dsb	sy
 800a32c:	f3bf 8f6f 	isb	sy
 800a330:	f7fe ff9c 	bl	800926c <vTaskSwitchContext>
 800a334:	f04f 0000 	mov.w	r0, #0
 800a338:	f380 8811 	msr	BASEPRI, r0
 800a33c:	bc09      	pop	{r0, r3}
 800a33e:	6819      	ldr	r1, [r3, #0]
 800a340:	6808      	ldr	r0, [r1, #0]
 800a342:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a346:	f01e 0f10 	tst.w	lr, #16
 800a34a:	bf08      	it	eq
 800a34c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a350:	f380 8809 	msr	PSP, r0
 800a354:	f3bf 8f6f 	isb	sy
 800a358:	4770      	bx	lr
 800a35a:	bf00      	nop
 800a35c:	f3af 8000 	nop.w

0800a360 <pxCurrentTCBConst>:
 800a360:	200016e4 	.word	0x200016e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a364:	bf00      	nop
 800a366:	bf00      	nop

0800a368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b082      	sub	sp, #8
 800a36c:	af00      	add	r7, sp, #0
	__asm volatile
 800a36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a372:	f383 8811 	msr	BASEPRI, r3
 800a376:	f3bf 8f6f 	isb	sy
 800a37a:	f3bf 8f4f 	dsb	sy
 800a37e:	607b      	str	r3, [r7, #4]
}
 800a380:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a382:	f7fe feb9 	bl	80090f8 <xTaskIncrementTick>
 800a386:	4603      	mov	r3, r0
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d003      	beq.n	800a394 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a38c:	4b06      	ldr	r3, [pc, #24]	@ (800a3a8 <xPortSysTickHandler+0x40>)
 800a38e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a392:	601a      	str	r2, [r3, #0]
 800a394:	2300      	movs	r3, #0
 800a396:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	f383 8811 	msr	BASEPRI, r3
}
 800a39e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a3a0:	bf00      	nop
 800a3a2:	3708      	adds	r7, #8
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}
 800a3a8:	e000ed04 	.word	0xe000ed04

0800a3ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a3b0:	4b0b      	ldr	r3, [pc, #44]	@ (800a3e0 <vPortSetupTimerInterrupt+0x34>)
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a3b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a3e4 <vPortSetupTimerInterrupt+0x38>)
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a3bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a3e8 <vPortSetupTimerInterrupt+0x3c>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4a0a      	ldr	r2, [pc, #40]	@ (800a3ec <vPortSetupTimerInterrupt+0x40>)
 800a3c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a3c6:	099b      	lsrs	r3, r3, #6
 800a3c8:	4a09      	ldr	r2, [pc, #36]	@ (800a3f0 <vPortSetupTimerInterrupt+0x44>)
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a3ce:	4b04      	ldr	r3, [pc, #16]	@ (800a3e0 <vPortSetupTimerInterrupt+0x34>)
 800a3d0:	2207      	movs	r2, #7
 800a3d2:	601a      	str	r2, [r3, #0]
}
 800a3d4:	bf00      	nop
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3dc:	4770      	bx	lr
 800a3de:	bf00      	nop
 800a3e0:	e000e010 	.word	0xe000e010
 800a3e4:	e000e018 	.word	0xe000e018
 800a3e8:	20000000 	.word	0x20000000
 800a3ec:	10624dd3 	.word	0x10624dd3
 800a3f0:	e000e014 	.word	0xe000e014

0800a3f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a3f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a404 <vPortEnableVFP+0x10>
 800a3f8:	6801      	ldr	r1, [r0, #0]
 800a3fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a3fe:	6001      	str	r1, [r0, #0]
 800a400:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a402:	bf00      	nop
 800a404:	e000ed88 	.word	0xe000ed88

0800a408 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a408:	b480      	push	{r7}
 800a40a:	b085      	sub	sp, #20
 800a40c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a40e:	f3ef 8305 	mrs	r3, IPSR
 800a412:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	2b0f      	cmp	r3, #15
 800a418:	d915      	bls.n	800a446 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a41a:	4a18      	ldr	r2, [pc, #96]	@ (800a47c <vPortValidateInterruptPriority+0x74>)
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	4413      	add	r3, r2
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a424:	4b16      	ldr	r3, [pc, #88]	@ (800a480 <vPortValidateInterruptPriority+0x78>)
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	7afa      	ldrb	r2, [r7, #11]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d20b      	bcs.n	800a446 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a432:	f383 8811 	msr	BASEPRI, r3
 800a436:	f3bf 8f6f 	isb	sy
 800a43a:	f3bf 8f4f 	dsb	sy
 800a43e:	607b      	str	r3, [r7, #4]
}
 800a440:	bf00      	nop
 800a442:	bf00      	nop
 800a444:	e7fd      	b.n	800a442 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a446:	4b0f      	ldr	r3, [pc, #60]	@ (800a484 <vPortValidateInterruptPriority+0x7c>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a44e:	4b0e      	ldr	r3, [pc, #56]	@ (800a488 <vPortValidateInterruptPriority+0x80>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	429a      	cmp	r2, r3
 800a454:	d90b      	bls.n	800a46e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a45a:	f383 8811 	msr	BASEPRI, r3
 800a45e:	f3bf 8f6f 	isb	sy
 800a462:	f3bf 8f4f 	dsb	sy
 800a466:	603b      	str	r3, [r7, #0]
}
 800a468:	bf00      	nop
 800a46a:	bf00      	nop
 800a46c:	e7fd      	b.n	800a46a <vPortValidateInterruptPriority+0x62>
	}
 800a46e:	bf00      	nop
 800a470:	3714      	adds	r7, #20
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	e000e3f0 	.word	0xe000e3f0
 800a480:	20001d10 	.word	0x20001d10
 800a484:	e000ed0c 	.word	0xe000ed0c
 800a488:	20001d14 	.word	0x20001d14

0800a48c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08a      	sub	sp, #40	@ 0x28
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a494:	2300      	movs	r3, #0
 800a496:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a498:	f7fe fd72 	bl	8008f80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a49c:	4b5c      	ldr	r3, [pc, #368]	@ (800a610 <pvPortMalloc+0x184>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d101      	bne.n	800a4a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a4a4:	f000 f924 	bl	800a6f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a4a8:	4b5a      	ldr	r3, [pc, #360]	@ (800a614 <pvPortMalloc+0x188>)
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4013      	ands	r3, r2
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	f040 8095 	bne.w	800a5e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d01e      	beq.n	800a4fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a4bc:	2208      	movs	r2, #8
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f003 0307 	and.w	r3, r3, #7
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d015      	beq.n	800a4fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f023 0307 	bic.w	r3, r3, #7
 800a4d4:	3308      	adds	r3, #8
 800a4d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f003 0307 	and.w	r3, r3, #7
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d00b      	beq.n	800a4fa <pvPortMalloc+0x6e>
	__asm volatile
 800a4e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4e6:	f383 8811 	msr	BASEPRI, r3
 800a4ea:	f3bf 8f6f 	isb	sy
 800a4ee:	f3bf 8f4f 	dsb	sy
 800a4f2:	617b      	str	r3, [r7, #20]
}
 800a4f4:	bf00      	nop
 800a4f6:	bf00      	nop
 800a4f8:	e7fd      	b.n	800a4f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d06f      	beq.n	800a5e0 <pvPortMalloc+0x154>
 800a500:	4b45      	ldr	r3, [pc, #276]	@ (800a618 <pvPortMalloc+0x18c>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	687a      	ldr	r2, [r7, #4]
 800a506:	429a      	cmp	r2, r3
 800a508:	d86a      	bhi.n	800a5e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a50a:	4b44      	ldr	r3, [pc, #272]	@ (800a61c <pvPortMalloc+0x190>)
 800a50c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a50e:	4b43      	ldr	r3, [pc, #268]	@ (800a61c <pvPortMalloc+0x190>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a514:	e004      	b.n	800a520 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a518:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a522:	685b      	ldr	r3, [r3, #4]
 800a524:	687a      	ldr	r2, [r7, #4]
 800a526:	429a      	cmp	r2, r3
 800a528:	d903      	bls.n	800a532 <pvPortMalloc+0xa6>
 800a52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d1f1      	bne.n	800a516 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a532:	4b37      	ldr	r3, [pc, #220]	@ (800a610 <pvPortMalloc+0x184>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a538:	429a      	cmp	r2, r3
 800a53a:	d051      	beq.n	800a5e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a53c:	6a3b      	ldr	r3, [r7, #32]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	2208      	movs	r2, #8
 800a542:	4413      	add	r3, r2
 800a544:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a548:	681a      	ldr	r2, [r3, #0]
 800a54a:	6a3b      	ldr	r3, [r7, #32]
 800a54c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a550:	685a      	ldr	r2, [r3, #4]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	1ad2      	subs	r2, r2, r3
 800a556:	2308      	movs	r3, #8
 800a558:	005b      	lsls	r3, r3, #1
 800a55a:	429a      	cmp	r2, r3
 800a55c:	d920      	bls.n	800a5a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a55e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	4413      	add	r3, r2
 800a564:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a566:	69bb      	ldr	r3, [r7, #24]
 800a568:	f003 0307 	and.w	r3, r3, #7
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d00b      	beq.n	800a588 <pvPortMalloc+0xfc>
	__asm volatile
 800a570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a574:	f383 8811 	msr	BASEPRI, r3
 800a578:	f3bf 8f6f 	isb	sy
 800a57c:	f3bf 8f4f 	dsb	sy
 800a580:	613b      	str	r3, [r7, #16]
}
 800a582:	bf00      	nop
 800a584:	bf00      	nop
 800a586:	e7fd      	b.n	800a584 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58a:	685a      	ldr	r2, [r3, #4]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	1ad2      	subs	r2, r2, r3
 800a590:	69bb      	ldr	r3, [r7, #24]
 800a592:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a596:	687a      	ldr	r2, [r7, #4]
 800a598:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a59a:	69b8      	ldr	r0, [r7, #24]
 800a59c:	f000 f90a 	bl	800a7b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a5a0:	4b1d      	ldr	r3, [pc, #116]	@ (800a618 <pvPortMalloc+0x18c>)
 800a5a2:	681a      	ldr	r2, [r3, #0]
 800a5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	1ad3      	subs	r3, r2, r3
 800a5aa:	4a1b      	ldr	r2, [pc, #108]	@ (800a618 <pvPortMalloc+0x18c>)
 800a5ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a5ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a618 <pvPortMalloc+0x18c>)
 800a5b0:	681a      	ldr	r2, [r3, #0]
 800a5b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a620 <pvPortMalloc+0x194>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	d203      	bcs.n	800a5c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a5ba:	4b17      	ldr	r3, [pc, #92]	@ (800a618 <pvPortMalloc+0x18c>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a18      	ldr	r2, [pc, #96]	@ (800a620 <pvPortMalloc+0x194>)
 800a5c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a5c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5c4:	685a      	ldr	r2, [r3, #4]
 800a5c6:	4b13      	ldr	r3, [pc, #76]	@ (800a614 <pvPortMalloc+0x188>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	431a      	orrs	r2, r3
 800a5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a5d6:	4b13      	ldr	r3, [pc, #76]	@ (800a624 <pvPortMalloc+0x198>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	3301      	adds	r3, #1
 800a5dc:	4a11      	ldr	r2, [pc, #68]	@ (800a624 <pvPortMalloc+0x198>)
 800a5de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a5e0:	f7fe fcdc 	bl	8008f9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5e4:	69fb      	ldr	r3, [r7, #28]
 800a5e6:	f003 0307 	and.w	r3, r3, #7
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00b      	beq.n	800a606 <pvPortMalloc+0x17a>
	__asm volatile
 800a5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f2:	f383 8811 	msr	BASEPRI, r3
 800a5f6:	f3bf 8f6f 	isb	sy
 800a5fa:	f3bf 8f4f 	dsb	sy
 800a5fe:	60fb      	str	r3, [r7, #12]
}
 800a600:	bf00      	nop
 800a602:	bf00      	nop
 800a604:	e7fd      	b.n	800a602 <pvPortMalloc+0x176>
	return pvReturn;
 800a606:	69fb      	ldr	r3, [r7, #28]
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3728      	adds	r7, #40	@ 0x28
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}
 800a610:	200030a8 	.word	0x200030a8
 800a614:	200030bc 	.word	0x200030bc
 800a618:	200030ac 	.word	0x200030ac
 800a61c:	200030a0 	.word	0x200030a0
 800a620:	200030b0 	.word	0x200030b0
 800a624:	200030b4 	.word	0x200030b4

0800a628 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b086      	sub	sp, #24
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d04f      	beq.n	800a6da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a63a:	2308      	movs	r3, #8
 800a63c:	425b      	negs	r3, r3
 800a63e:	697a      	ldr	r2, [r7, #20]
 800a640:	4413      	add	r3, r2
 800a642:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	685a      	ldr	r2, [r3, #4]
 800a64c:	4b25      	ldr	r3, [pc, #148]	@ (800a6e4 <vPortFree+0xbc>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4013      	ands	r3, r2
 800a652:	2b00      	cmp	r3, #0
 800a654:	d10b      	bne.n	800a66e <vPortFree+0x46>
	__asm volatile
 800a656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a65a:	f383 8811 	msr	BASEPRI, r3
 800a65e:	f3bf 8f6f 	isb	sy
 800a662:	f3bf 8f4f 	dsb	sy
 800a666:	60fb      	str	r3, [r7, #12]
}
 800a668:	bf00      	nop
 800a66a:	bf00      	nop
 800a66c:	e7fd      	b.n	800a66a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d00b      	beq.n	800a68e <vPortFree+0x66>
	__asm volatile
 800a676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a67a:	f383 8811 	msr	BASEPRI, r3
 800a67e:	f3bf 8f6f 	isb	sy
 800a682:	f3bf 8f4f 	dsb	sy
 800a686:	60bb      	str	r3, [r7, #8]
}
 800a688:	bf00      	nop
 800a68a:	bf00      	nop
 800a68c:	e7fd      	b.n	800a68a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	685a      	ldr	r2, [r3, #4]
 800a692:	4b14      	ldr	r3, [pc, #80]	@ (800a6e4 <vPortFree+0xbc>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4013      	ands	r3, r2
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d01e      	beq.n	800a6da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d11a      	bne.n	800a6da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	685a      	ldr	r2, [r3, #4]
 800a6a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a6e4 <vPortFree+0xbc>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	43db      	mvns	r3, r3
 800a6ae:	401a      	ands	r2, r3
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a6b4:	f7fe fc64 	bl	8008f80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a6e8 <vPortFree+0xc0>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	4a09      	ldr	r2, [pc, #36]	@ (800a6e8 <vPortFree+0xc0>)
 800a6c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a6c6:	6938      	ldr	r0, [r7, #16]
 800a6c8:	f000 f874 	bl	800a7b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a6cc:	4b07      	ldr	r3, [pc, #28]	@ (800a6ec <vPortFree+0xc4>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	4a06      	ldr	r2, [pc, #24]	@ (800a6ec <vPortFree+0xc4>)
 800a6d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a6d6:	f7fe fc61 	bl	8008f9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a6da:	bf00      	nop
 800a6dc:	3718      	adds	r7, #24
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}
 800a6e2:	bf00      	nop
 800a6e4:	200030bc 	.word	0x200030bc
 800a6e8:	200030ac 	.word	0x200030ac
 800a6ec:	200030b8 	.word	0x200030b8

0800a6f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b085      	sub	sp, #20
 800a6f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a6f6:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a6fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a6fc:	4b27      	ldr	r3, [pc, #156]	@ (800a79c <prvHeapInit+0xac>)
 800a6fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	f003 0307 	and.w	r3, r3, #7
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00c      	beq.n	800a724 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	3307      	adds	r3, #7
 800a70e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f023 0307 	bic.w	r3, r3, #7
 800a716:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a718:	68ba      	ldr	r2, [r7, #8]
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	1ad3      	subs	r3, r2, r3
 800a71e:	4a1f      	ldr	r2, [pc, #124]	@ (800a79c <prvHeapInit+0xac>)
 800a720:	4413      	add	r3, r2
 800a722:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a728:	4a1d      	ldr	r2, [pc, #116]	@ (800a7a0 <prvHeapInit+0xb0>)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a72e:	4b1c      	ldr	r3, [pc, #112]	@ (800a7a0 <prvHeapInit+0xb0>)
 800a730:	2200      	movs	r2, #0
 800a732:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	68ba      	ldr	r2, [r7, #8]
 800a738:	4413      	add	r3, r2
 800a73a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a73c:	2208      	movs	r2, #8
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	1a9b      	subs	r3, r3, r2
 800a742:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f023 0307 	bic.w	r3, r3, #7
 800a74a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	4a15      	ldr	r2, [pc, #84]	@ (800a7a4 <prvHeapInit+0xb4>)
 800a750:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a752:	4b14      	ldr	r3, [pc, #80]	@ (800a7a4 <prvHeapInit+0xb4>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	2200      	movs	r2, #0
 800a758:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a75a:	4b12      	ldr	r3, [pc, #72]	@ (800a7a4 <prvHeapInit+0xb4>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	2200      	movs	r2, #0
 800a760:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	68fa      	ldr	r2, [r7, #12]
 800a76a:	1ad2      	subs	r2, r2, r3
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a770:	4b0c      	ldr	r3, [pc, #48]	@ (800a7a4 <prvHeapInit+0xb4>)
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	4a0a      	ldr	r2, [pc, #40]	@ (800a7a8 <prvHeapInit+0xb8>)
 800a77e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	4a09      	ldr	r2, [pc, #36]	@ (800a7ac <prvHeapInit+0xbc>)
 800a786:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a788:	4b09      	ldr	r3, [pc, #36]	@ (800a7b0 <prvHeapInit+0xc0>)
 800a78a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a78e:	601a      	str	r2, [r3, #0]
}
 800a790:	bf00      	nop
 800a792:	3714      	adds	r7, #20
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr
 800a79c:	20001d18 	.word	0x20001d18
 800a7a0:	200030a0 	.word	0x200030a0
 800a7a4:	200030a8 	.word	0x200030a8
 800a7a8:	200030b0 	.word	0x200030b0
 800a7ac:	200030ac 	.word	0x200030ac
 800a7b0:	200030bc 	.word	0x200030bc

0800a7b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a7bc:	4b28      	ldr	r3, [pc, #160]	@ (800a860 <prvInsertBlockIntoFreeList+0xac>)
 800a7be:	60fb      	str	r3, [r7, #12]
 800a7c0:	e002      	b.n	800a7c8 <prvInsertBlockIntoFreeList+0x14>
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	60fb      	str	r3, [r7, #12]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	687a      	ldr	r2, [r7, #4]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d8f7      	bhi.n	800a7c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	685b      	ldr	r3, [r3, #4]
 800a7da:	68ba      	ldr	r2, [r7, #8]
 800a7dc:	4413      	add	r3, r2
 800a7de:	687a      	ldr	r2, [r7, #4]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d108      	bne.n	800a7f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	685a      	ldr	r2, [r3, #4]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	685b      	ldr	r3, [r3, #4]
 800a7ec:	441a      	add	r2, r3
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	68ba      	ldr	r2, [r7, #8]
 800a800:	441a      	add	r2, r3
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	429a      	cmp	r2, r3
 800a808:	d118      	bne.n	800a83c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681a      	ldr	r2, [r3, #0]
 800a80e:	4b15      	ldr	r3, [pc, #84]	@ (800a864 <prvInsertBlockIntoFreeList+0xb0>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	429a      	cmp	r2, r3
 800a814:	d00d      	beq.n	800a832 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	685a      	ldr	r2, [r3, #4]
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	441a      	add	r2, r3
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	601a      	str	r2, [r3, #0]
 800a830:	e008      	b.n	800a844 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a832:	4b0c      	ldr	r3, [pc, #48]	@ (800a864 <prvInsertBlockIntoFreeList+0xb0>)
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	601a      	str	r2, [r3, #0]
 800a83a:	e003      	b.n	800a844 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681a      	ldr	r2, [r3, #0]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a844:	68fa      	ldr	r2, [r7, #12]
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	429a      	cmp	r2, r3
 800a84a:	d002      	beq.n	800a852 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	687a      	ldr	r2, [r7, #4]
 800a850:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a852:	bf00      	nop
 800a854:	3714      	adds	r7, #20
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr
 800a85e:	bf00      	nop
 800a860:	200030a0 	.word	0x200030a0
 800a864:	200030a8 	.word	0x200030a8

0800a868 <std>:
 800a868:	2300      	movs	r3, #0
 800a86a:	b510      	push	{r4, lr}
 800a86c:	4604      	mov	r4, r0
 800a86e:	e9c0 3300 	strd	r3, r3, [r0]
 800a872:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a876:	6083      	str	r3, [r0, #8]
 800a878:	8181      	strh	r1, [r0, #12]
 800a87a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a87c:	81c2      	strh	r2, [r0, #14]
 800a87e:	6183      	str	r3, [r0, #24]
 800a880:	4619      	mov	r1, r3
 800a882:	2208      	movs	r2, #8
 800a884:	305c      	adds	r0, #92	@ 0x5c
 800a886:	f000 fa1b 	bl	800acc0 <memset>
 800a88a:	4b0d      	ldr	r3, [pc, #52]	@ (800a8c0 <std+0x58>)
 800a88c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a88e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8c4 <std+0x5c>)
 800a890:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a892:	4b0d      	ldr	r3, [pc, #52]	@ (800a8c8 <std+0x60>)
 800a894:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a896:	4b0d      	ldr	r3, [pc, #52]	@ (800a8cc <std+0x64>)
 800a898:	6323      	str	r3, [r4, #48]	@ 0x30
 800a89a:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d0 <std+0x68>)
 800a89c:	6224      	str	r4, [r4, #32]
 800a89e:	429c      	cmp	r4, r3
 800a8a0:	d006      	beq.n	800a8b0 <std+0x48>
 800a8a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8a6:	4294      	cmp	r4, r2
 800a8a8:	d002      	beq.n	800a8b0 <std+0x48>
 800a8aa:	33d0      	adds	r3, #208	@ 0xd0
 800a8ac:	429c      	cmp	r4, r3
 800a8ae:	d105      	bne.n	800a8bc <std+0x54>
 800a8b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a8b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8b8:	f000 bb5e 	b.w	800af78 <__retarget_lock_init_recursive>
 800a8bc:	bd10      	pop	{r4, pc}
 800a8be:	bf00      	nop
 800a8c0:	0800ab11 	.word	0x0800ab11
 800a8c4:	0800ab33 	.word	0x0800ab33
 800a8c8:	0800ab6b 	.word	0x0800ab6b
 800a8cc:	0800ab8f 	.word	0x0800ab8f
 800a8d0:	200030c0 	.word	0x200030c0

0800a8d4 <stdio_exit_handler>:
 800a8d4:	4a02      	ldr	r2, [pc, #8]	@ (800a8e0 <stdio_exit_handler+0xc>)
 800a8d6:	4903      	ldr	r1, [pc, #12]	@ (800a8e4 <stdio_exit_handler+0x10>)
 800a8d8:	4803      	ldr	r0, [pc, #12]	@ (800a8e8 <stdio_exit_handler+0x14>)
 800a8da:	f000 b869 	b.w	800a9b0 <_fwalk_sglue>
 800a8de:	bf00      	nop
 800a8e0:	20000010 	.word	0x20000010
 800a8e4:	0800bb2d 	.word	0x0800bb2d
 800a8e8:	20000020 	.word	0x20000020

0800a8ec <cleanup_stdio>:
 800a8ec:	6841      	ldr	r1, [r0, #4]
 800a8ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a920 <cleanup_stdio+0x34>)
 800a8f0:	4299      	cmp	r1, r3
 800a8f2:	b510      	push	{r4, lr}
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	d001      	beq.n	800a8fc <cleanup_stdio+0x10>
 800a8f8:	f001 f918 	bl	800bb2c <_fflush_r>
 800a8fc:	68a1      	ldr	r1, [r4, #8]
 800a8fe:	4b09      	ldr	r3, [pc, #36]	@ (800a924 <cleanup_stdio+0x38>)
 800a900:	4299      	cmp	r1, r3
 800a902:	d002      	beq.n	800a90a <cleanup_stdio+0x1e>
 800a904:	4620      	mov	r0, r4
 800a906:	f001 f911 	bl	800bb2c <_fflush_r>
 800a90a:	68e1      	ldr	r1, [r4, #12]
 800a90c:	4b06      	ldr	r3, [pc, #24]	@ (800a928 <cleanup_stdio+0x3c>)
 800a90e:	4299      	cmp	r1, r3
 800a910:	d004      	beq.n	800a91c <cleanup_stdio+0x30>
 800a912:	4620      	mov	r0, r4
 800a914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a918:	f001 b908 	b.w	800bb2c <_fflush_r>
 800a91c:	bd10      	pop	{r4, pc}
 800a91e:	bf00      	nop
 800a920:	200030c0 	.word	0x200030c0
 800a924:	20003128 	.word	0x20003128
 800a928:	20003190 	.word	0x20003190

0800a92c <global_stdio_init.part.0>:
 800a92c:	b510      	push	{r4, lr}
 800a92e:	4b0b      	ldr	r3, [pc, #44]	@ (800a95c <global_stdio_init.part.0+0x30>)
 800a930:	4c0b      	ldr	r4, [pc, #44]	@ (800a960 <global_stdio_init.part.0+0x34>)
 800a932:	4a0c      	ldr	r2, [pc, #48]	@ (800a964 <global_stdio_init.part.0+0x38>)
 800a934:	601a      	str	r2, [r3, #0]
 800a936:	4620      	mov	r0, r4
 800a938:	2200      	movs	r2, #0
 800a93a:	2104      	movs	r1, #4
 800a93c:	f7ff ff94 	bl	800a868 <std>
 800a940:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a944:	2201      	movs	r2, #1
 800a946:	2109      	movs	r1, #9
 800a948:	f7ff ff8e 	bl	800a868 <std>
 800a94c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a950:	2202      	movs	r2, #2
 800a952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a956:	2112      	movs	r1, #18
 800a958:	f7ff bf86 	b.w	800a868 <std>
 800a95c:	200031f8 	.word	0x200031f8
 800a960:	200030c0 	.word	0x200030c0
 800a964:	0800a8d5 	.word	0x0800a8d5

0800a968 <__sfp_lock_acquire>:
 800a968:	4801      	ldr	r0, [pc, #4]	@ (800a970 <__sfp_lock_acquire+0x8>)
 800a96a:	f000 bb06 	b.w	800af7a <__retarget_lock_acquire_recursive>
 800a96e:	bf00      	nop
 800a970:	20003201 	.word	0x20003201

0800a974 <__sfp_lock_release>:
 800a974:	4801      	ldr	r0, [pc, #4]	@ (800a97c <__sfp_lock_release+0x8>)
 800a976:	f000 bb01 	b.w	800af7c <__retarget_lock_release_recursive>
 800a97a:	bf00      	nop
 800a97c:	20003201 	.word	0x20003201

0800a980 <__sinit>:
 800a980:	b510      	push	{r4, lr}
 800a982:	4604      	mov	r4, r0
 800a984:	f7ff fff0 	bl	800a968 <__sfp_lock_acquire>
 800a988:	6a23      	ldr	r3, [r4, #32]
 800a98a:	b11b      	cbz	r3, 800a994 <__sinit+0x14>
 800a98c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a990:	f7ff bff0 	b.w	800a974 <__sfp_lock_release>
 800a994:	4b04      	ldr	r3, [pc, #16]	@ (800a9a8 <__sinit+0x28>)
 800a996:	6223      	str	r3, [r4, #32]
 800a998:	4b04      	ldr	r3, [pc, #16]	@ (800a9ac <__sinit+0x2c>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d1f5      	bne.n	800a98c <__sinit+0xc>
 800a9a0:	f7ff ffc4 	bl	800a92c <global_stdio_init.part.0>
 800a9a4:	e7f2      	b.n	800a98c <__sinit+0xc>
 800a9a6:	bf00      	nop
 800a9a8:	0800a8ed 	.word	0x0800a8ed
 800a9ac:	200031f8 	.word	0x200031f8

0800a9b0 <_fwalk_sglue>:
 800a9b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9b4:	4607      	mov	r7, r0
 800a9b6:	4688      	mov	r8, r1
 800a9b8:	4614      	mov	r4, r2
 800a9ba:	2600      	movs	r6, #0
 800a9bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a9c0:	f1b9 0901 	subs.w	r9, r9, #1
 800a9c4:	d505      	bpl.n	800a9d2 <_fwalk_sglue+0x22>
 800a9c6:	6824      	ldr	r4, [r4, #0]
 800a9c8:	2c00      	cmp	r4, #0
 800a9ca:	d1f7      	bne.n	800a9bc <_fwalk_sglue+0xc>
 800a9cc:	4630      	mov	r0, r6
 800a9ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9d2:	89ab      	ldrh	r3, [r5, #12]
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d907      	bls.n	800a9e8 <_fwalk_sglue+0x38>
 800a9d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a9dc:	3301      	adds	r3, #1
 800a9de:	d003      	beq.n	800a9e8 <_fwalk_sglue+0x38>
 800a9e0:	4629      	mov	r1, r5
 800a9e2:	4638      	mov	r0, r7
 800a9e4:	47c0      	blx	r8
 800a9e6:	4306      	orrs	r6, r0
 800a9e8:	3568      	adds	r5, #104	@ 0x68
 800a9ea:	e7e9      	b.n	800a9c0 <_fwalk_sglue+0x10>

0800a9ec <iprintf>:
 800a9ec:	b40f      	push	{r0, r1, r2, r3}
 800a9ee:	b507      	push	{r0, r1, r2, lr}
 800a9f0:	4906      	ldr	r1, [pc, #24]	@ (800aa0c <iprintf+0x20>)
 800a9f2:	ab04      	add	r3, sp, #16
 800a9f4:	6808      	ldr	r0, [r1, #0]
 800a9f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9fa:	6881      	ldr	r1, [r0, #8]
 800a9fc:	9301      	str	r3, [sp, #4]
 800a9fe:	f000 fd6d 	bl	800b4dc <_vfiprintf_r>
 800aa02:	b003      	add	sp, #12
 800aa04:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa08:	b004      	add	sp, #16
 800aa0a:	4770      	bx	lr
 800aa0c:	2000001c 	.word	0x2000001c

0800aa10 <_puts_r>:
 800aa10:	6a03      	ldr	r3, [r0, #32]
 800aa12:	b570      	push	{r4, r5, r6, lr}
 800aa14:	6884      	ldr	r4, [r0, #8]
 800aa16:	4605      	mov	r5, r0
 800aa18:	460e      	mov	r6, r1
 800aa1a:	b90b      	cbnz	r3, 800aa20 <_puts_r+0x10>
 800aa1c:	f7ff ffb0 	bl	800a980 <__sinit>
 800aa20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa22:	07db      	lsls	r3, r3, #31
 800aa24:	d405      	bmi.n	800aa32 <_puts_r+0x22>
 800aa26:	89a3      	ldrh	r3, [r4, #12]
 800aa28:	0598      	lsls	r0, r3, #22
 800aa2a:	d402      	bmi.n	800aa32 <_puts_r+0x22>
 800aa2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa2e:	f000 faa4 	bl	800af7a <__retarget_lock_acquire_recursive>
 800aa32:	89a3      	ldrh	r3, [r4, #12]
 800aa34:	0719      	lsls	r1, r3, #28
 800aa36:	d502      	bpl.n	800aa3e <_puts_r+0x2e>
 800aa38:	6923      	ldr	r3, [r4, #16]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d135      	bne.n	800aaaa <_puts_r+0x9a>
 800aa3e:	4621      	mov	r1, r4
 800aa40:	4628      	mov	r0, r5
 800aa42:	f000 f8e7 	bl	800ac14 <__swsetup_r>
 800aa46:	b380      	cbz	r0, 800aaaa <_puts_r+0x9a>
 800aa48:	f04f 35ff 	mov.w	r5, #4294967295
 800aa4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa4e:	07da      	lsls	r2, r3, #31
 800aa50:	d405      	bmi.n	800aa5e <_puts_r+0x4e>
 800aa52:	89a3      	ldrh	r3, [r4, #12]
 800aa54:	059b      	lsls	r3, r3, #22
 800aa56:	d402      	bmi.n	800aa5e <_puts_r+0x4e>
 800aa58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa5a:	f000 fa8f 	bl	800af7c <__retarget_lock_release_recursive>
 800aa5e:	4628      	mov	r0, r5
 800aa60:	bd70      	pop	{r4, r5, r6, pc}
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	da04      	bge.n	800aa70 <_puts_r+0x60>
 800aa66:	69a2      	ldr	r2, [r4, #24]
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	dc17      	bgt.n	800aa9c <_puts_r+0x8c>
 800aa6c:	290a      	cmp	r1, #10
 800aa6e:	d015      	beq.n	800aa9c <_puts_r+0x8c>
 800aa70:	6823      	ldr	r3, [r4, #0]
 800aa72:	1c5a      	adds	r2, r3, #1
 800aa74:	6022      	str	r2, [r4, #0]
 800aa76:	7019      	strb	r1, [r3, #0]
 800aa78:	68a3      	ldr	r3, [r4, #8]
 800aa7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aa7e:	3b01      	subs	r3, #1
 800aa80:	60a3      	str	r3, [r4, #8]
 800aa82:	2900      	cmp	r1, #0
 800aa84:	d1ed      	bne.n	800aa62 <_puts_r+0x52>
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	da11      	bge.n	800aaae <_puts_r+0x9e>
 800aa8a:	4622      	mov	r2, r4
 800aa8c:	210a      	movs	r1, #10
 800aa8e:	4628      	mov	r0, r5
 800aa90:	f000 f881 	bl	800ab96 <__swbuf_r>
 800aa94:	3001      	adds	r0, #1
 800aa96:	d0d7      	beq.n	800aa48 <_puts_r+0x38>
 800aa98:	250a      	movs	r5, #10
 800aa9a:	e7d7      	b.n	800aa4c <_puts_r+0x3c>
 800aa9c:	4622      	mov	r2, r4
 800aa9e:	4628      	mov	r0, r5
 800aaa0:	f000 f879 	bl	800ab96 <__swbuf_r>
 800aaa4:	3001      	adds	r0, #1
 800aaa6:	d1e7      	bne.n	800aa78 <_puts_r+0x68>
 800aaa8:	e7ce      	b.n	800aa48 <_puts_r+0x38>
 800aaaa:	3e01      	subs	r6, #1
 800aaac:	e7e4      	b.n	800aa78 <_puts_r+0x68>
 800aaae:	6823      	ldr	r3, [r4, #0]
 800aab0:	1c5a      	adds	r2, r3, #1
 800aab2:	6022      	str	r2, [r4, #0]
 800aab4:	220a      	movs	r2, #10
 800aab6:	701a      	strb	r2, [r3, #0]
 800aab8:	e7ee      	b.n	800aa98 <_puts_r+0x88>
	...

0800aabc <puts>:
 800aabc:	4b02      	ldr	r3, [pc, #8]	@ (800aac8 <puts+0xc>)
 800aabe:	4601      	mov	r1, r0
 800aac0:	6818      	ldr	r0, [r3, #0]
 800aac2:	f7ff bfa5 	b.w	800aa10 <_puts_r>
 800aac6:	bf00      	nop
 800aac8:	2000001c 	.word	0x2000001c

0800aacc <siprintf>:
 800aacc:	b40e      	push	{r1, r2, r3}
 800aace:	b510      	push	{r4, lr}
 800aad0:	b09d      	sub	sp, #116	@ 0x74
 800aad2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800aad4:	9002      	str	r0, [sp, #8]
 800aad6:	9006      	str	r0, [sp, #24]
 800aad8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aadc:	480a      	ldr	r0, [pc, #40]	@ (800ab08 <siprintf+0x3c>)
 800aade:	9107      	str	r1, [sp, #28]
 800aae0:	9104      	str	r1, [sp, #16]
 800aae2:	490a      	ldr	r1, [pc, #40]	@ (800ab0c <siprintf+0x40>)
 800aae4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aae8:	9105      	str	r1, [sp, #20]
 800aaea:	2400      	movs	r4, #0
 800aaec:	a902      	add	r1, sp, #8
 800aaee:	6800      	ldr	r0, [r0, #0]
 800aaf0:	9301      	str	r3, [sp, #4]
 800aaf2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800aaf4:	f000 fbcc 	bl	800b290 <_svfiprintf_r>
 800aaf8:	9b02      	ldr	r3, [sp, #8]
 800aafa:	701c      	strb	r4, [r3, #0]
 800aafc:	b01d      	add	sp, #116	@ 0x74
 800aafe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab02:	b003      	add	sp, #12
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	2000001c 	.word	0x2000001c
 800ab0c:	ffff0208 	.word	0xffff0208

0800ab10 <__sread>:
 800ab10:	b510      	push	{r4, lr}
 800ab12:	460c      	mov	r4, r1
 800ab14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab18:	f000 f9e0 	bl	800aedc <_read_r>
 800ab1c:	2800      	cmp	r0, #0
 800ab1e:	bfab      	itete	ge
 800ab20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab22:	89a3      	ldrhlt	r3, [r4, #12]
 800ab24:	181b      	addge	r3, r3, r0
 800ab26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab2a:	bfac      	ite	ge
 800ab2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab2e:	81a3      	strhlt	r3, [r4, #12]
 800ab30:	bd10      	pop	{r4, pc}

0800ab32 <__swrite>:
 800ab32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab36:	461f      	mov	r7, r3
 800ab38:	898b      	ldrh	r3, [r1, #12]
 800ab3a:	05db      	lsls	r3, r3, #23
 800ab3c:	4605      	mov	r5, r0
 800ab3e:	460c      	mov	r4, r1
 800ab40:	4616      	mov	r6, r2
 800ab42:	d505      	bpl.n	800ab50 <__swrite+0x1e>
 800ab44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab48:	2302      	movs	r3, #2
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	f000 f9b4 	bl	800aeb8 <_lseek_r>
 800ab50:	89a3      	ldrh	r3, [r4, #12]
 800ab52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab5a:	81a3      	strh	r3, [r4, #12]
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	463b      	mov	r3, r7
 800ab60:	4628      	mov	r0, r5
 800ab62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab66:	f000 b9cb 	b.w	800af00 <_write_r>

0800ab6a <__sseek>:
 800ab6a:	b510      	push	{r4, lr}
 800ab6c:	460c      	mov	r4, r1
 800ab6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab72:	f000 f9a1 	bl	800aeb8 <_lseek_r>
 800ab76:	1c43      	adds	r3, r0, #1
 800ab78:	89a3      	ldrh	r3, [r4, #12]
 800ab7a:	bf15      	itete	ne
 800ab7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ab7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ab82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ab86:	81a3      	strheq	r3, [r4, #12]
 800ab88:	bf18      	it	ne
 800ab8a:	81a3      	strhne	r3, [r4, #12]
 800ab8c:	bd10      	pop	{r4, pc}

0800ab8e <__sclose>:
 800ab8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab92:	f000 b923 	b.w	800addc <_close_r>

0800ab96 <__swbuf_r>:
 800ab96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab98:	460e      	mov	r6, r1
 800ab9a:	4614      	mov	r4, r2
 800ab9c:	4605      	mov	r5, r0
 800ab9e:	b118      	cbz	r0, 800aba8 <__swbuf_r+0x12>
 800aba0:	6a03      	ldr	r3, [r0, #32]
 800aba2:	b90b      	cbnz	r3, 800aba8 <__swbuf_r+0x12>
 800aba4:	f7ff feec 	bl	800a980 <__sinit>
 800aba8:	69a3      	ldr	r3, [r4, #24]
 800abaa:	60a3      	str	r3, [r4, #8]
 800abac:	89a3      	ldrh	r3, [r4, #12]
 800abae:	071a      	lsls	r2, r3, #28
 800abb0:	d501      	bpl.n	800abb6 <__swbuf_r+0x20>
 800abb2:	6923      	ldr	r3, [r4, #16]
 800abb4:	b943      	cbnz	r3, 800abc8 <__swbuf_r+0x32>
 800abb6:	4621      	mov	r1, r4
 800abb8:	4628      	mov	r0, r5
 800abba:	f000 f82b 	bl	800ac14 <__swsetup_r>
 800abbe:	b118      	cbz	r0, 800abc8 <__swbuf_r+0x32>
 800abc0:	f04f 37ff 	mov.w	r7, #4294967295
 800abc4:	4638      	mov	r0, r7
 800abc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc8:	6823      	ldr	r3, [r4, #0]
 800abca:	6922      	ldr	r2, [r4, #16]
 800abcc:	1a98      	subs	r0, r3, r2
 800abce:	6963      	ldr	r3, [r4, #20]
 800abd0:	b2f6      	uxtb	r6, r6
 800abd2:	4283      	cmp	r3, r0
 800abd4:	4637      	mov	r7, r6
 800abd6:	dc05      	bgt.n	800abe4 <__swbuf_r+0x4e>
 800abd8:	4621      	mov	r1, r4
 800abda:	4628      	mov	r0, r5
 800abdc:	f000 ffa6 	bl	800bb2c <_fflush_r>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	d1ed      	bne.n	800abc0 <__swbuf_r+0x2a>
 800abe4:	68a3      	ldr	r3, [r4, #8]
 800abe6:	3b01      	subs	r3, #1
 800abe8:	60a3      	str	r3, [r4, #8]
 800abea:	6823      	ldr	r3, [r4, #0]
 800abec:	1c5a      	adds	r2, r3, #1
 800abee:	6022      	str	r2, [r4, #0]
 800abf0:	701e      	strb	r6, [r3, #0]
 800abf2:	6962      	ldr	r2, [r4, #20]
 800abf4:	1c43      	adds	r3, r0, #1
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d004      	beq.n	800ac04 <__swbuf_r+0x6e>
 800abfa:	89a3      	ldrh	r3, [r4, #12]
 800abfc:	07db      	lsls	r3, r3, #31
 800abfe:	d5e1      	bpl.n	800abc4 <__swbuf_r+0x2e>
 800ac00:	2e0a      	cmp	r6, #10
 800ac02:	d1df      	bne.n	800abc4 <__swbuf_r+0x2e>
 800ac04:	4621      	mov	r1, r4
 800ac06:	4628      	mov	r0, r5
 800ac08:	f000 ff90 	bl	800bb2c <_fflush_r>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	d0d9      	beq.n	800abc4 <__swbuf_r+0x2e>
 800ac10:	e7d6      	b.n	800abc0 <__swbuf_r+0x2a>
	...

0800ac14 <__swsetup_r>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	4b29      	ldr	r3, [pc, #164]	@ (800acbc <__swsetup_r+0xa8>)
 800ac18:	4605      	mov	r5, r0
 800ac1a:	6818      	ldr	r0, [r3, #0]
 800ac1c:	460c      	mov	r4, r1
 800ac1e:	b118      	cbz	r0, 800ac28 <__swsetup_r+0x14>
 800ac20:	6a03      	ldr	r3, [r0, #32]
 800ac22:	b90b      	cbnz	r3, 800ac28 <__swsetup_r+0x14>
 800ac24:	f7ff feac 	bl	800a980 <__sinit>
 800ac28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac2c:	0719      	lsls	r1, r3, #28
 800ac2e:	d422      	bmi.n	800ac76 <__swsetup_r+0x62>
 800ac30:	06da      	lsls	r2, r3, #27
 800ac32:	d407      	bmi.n	800ac44 <__swsetup_r+0x30>
 800ac34:	2209      	movs	r2, #9
 800ac36:	602a      	str	r2, [r5, #0]
 800ac38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac3c:	81a3      	strh	r3, [r4, #12]
 800ac3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac42:	e033      	b.n	800acac <__swsetup_r+0x98>
 800ac44:	0758      	lsls	r0, r3, #29
 800ac46:	d512      	bpl.n	800ac6e <__swsetup_r+0x5a>
 800ac48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac4a:	b141      	cbz	r1, 800ac5e <__swsetup_r+0x4a>
 800ac4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac50:	4299      	cmp	r1, r3
 800ac52:	d002      	beq.n	800ac5a <__swsetup_r+0x46>
 800ac54:	4628      	mov	r0, r5
 800ac56:	f000 f9bf 	bl	800afd8 <_free_r>
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac5e:	89a3      	ldrh	r3, [r4, #12]
 800ac60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac64:	81a3      	strh	r3, [r4, #12]
 800ac66:	2300      	movs	r3, #0
 800ac68:	6063      	str	r3, [r4, #4]
 800ac6a:	6923      	ldr	r3, [r4, #16]
 800ac6c:	6023      	str	r3, [r4, #0]
 800ac6e:	89a3      	ldrh	r3, [r4, #12]
 800ac70:	f043 0308 	orr.w	r3, r3, #8
 800ac74:	81a3      	strh	r3, [r4, #12]
 800ac76:	6923      	ldr	r3, [r4, #16]
 800ac78:	b94b      	cbnz	r3, 800ac8e <__swsetup_r+0x7a>
 800ac7a:	89a3      	ldrh	r3, [r4, #12]
 800ac7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac84:	d003      	beq.n	800ac8e <__swsetup_r+0x7a>
 800ac86:	4621      	mov	r1, r4
 800ac88:	4628      	mov	r0, r5
 800ac8a:	f000 ffaf 	bl	800bbec <__smakebuf_r>
 800ac8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac92:	f013 0201 	ands.w	r2, r3, #1
 800ac96:	d00a      	beq.n	800acae <__swsetup_r+0x9a>
 800ac98:	2200      	movs	r2, #0
 800ac9a:	60a2      	str	r2, [r4, #8]
 800ac9c:	6962      	ldr	r2, [r4, #20]
 800ac9e:	4252      	negs	r2, r2
 800aca0:	61a2      	str	r2, [r4, #24]
 800aca2:	6922      	ldr	r2, [r4, #16]
 800aca4:	b942      	cbnz	r2, 800acb8 <__swsetup_r+0xa4>
 800aca6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800acaa:	d1c5      	bne.n	800ac38 <__swsetup_r+0x24>
 800acac:	bd38      	pop	{r3, r4, r5, pc}
 800acae:	0799      	lsls	r1, r3, #30
 800acb0:	bf58      	it	pl
 800acb2:	6962      	ldrpl	r2, [r4, #20]
 800acb4:	60a2      	str	r2, [r4, #8]
 800acb6:	e7f4      	b.n	800aca2 <__swsetup_r+0x8e>
 800acb8:	2000      	movs	r0, #0
 800acba:	e7f7      	b.n	800acac <__swsetup_r+0x98>
 800acbc:	2000001c 	.word	0x2000001c

0800acc0 <memset>:
 800acc0:	4402      	add	r2, r0
 800acc2:	4603      	mov	r3, r0
 800acc4:	4293      	cmp	r3, r2
 800acc6:	d100      	bne.n	800acca <memset+0xa>
 800acc8:	4770      	bx	lr
 800acca:	f803 1b01 	strb.w	r1, [r3], #1
 800acce:	e7f9      	b.n	800acc4 <memset+0x4>

0800acd0 <strncpy>:
 800acd0:	b510      	push	{r4, lr}
 800acd2:	3901      	subs	r1, #1
 800acd4:	4603      	mov	r3, r0
 800acd6:	b132      	cbz	r2, 800ace6 <strncpy+0x16>
 800acd8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800acdc:	f803 4b01 	strb.w	r4, [r3], #1
 800ace0:	3a01      	subs	r2, #1
 800ace2:	2c00      	cmp	r4, #0
 800ace4:	d1f7      	bne.n	800acd6 <strncpy+0x6>
 800ace6:	441a      	add	r2, r3
 800ace8:	2100      	movs	r1, #0
 800acea:	4293      	cmp	r3, r2
 800acec:	d100      	bne.n	800acf0 <strncpy+0x20>
 800acee:	bd10      	pop	{r4, pc}
 800acf0:	f803 1b01 	strb.w	r1, [r3], #1
 800acf4:	e7f9      	b.n	800acea <strncpy+0x1a>
	...

0800acf8 <strtok>:
 800acf8:	4b16      	ldr	r3, [pc, #88]	@ (800ad54 <strtok+0x5c>)
 800acfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acfe:	681f      	ldr	r7, [r3, #0]
 800ad00:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800ad02:	4605      	mov	r5, r0
 800ad04:	460e      	mov	r6, r1
 800ad06:	b9ec      	cbnz	r4, 800ad44 <strtok+0x4c>
 800ad08:	2050      	movs	r0, #80	@ 0x50
 800ad0a:	f000 f9af 	bl	800b06c <malloc>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	6478      	str	r0, [r7, #68]	@ 0x44
 800ad12:	b920      	cbnz	r0, 800ad1e <strtok+0x26>
 800ad14:	4b10      	ldr	r3, [pc, #64]	@ (800ad58 <strtok+0x60>)
 800ad16:	4811      	ldr	r0, [pc, #68]	@ (800ad5c <strtok+0x64>)
 800ad18:	215b      	movs	r1, #91	@ 0x5b
 800ad1a:	f000 f93f 	bl	800af9c <__assert_func>
 800ad1e:	e9c0 4400 	strd	r4, r4, [r0]
 800ad22:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800ad26:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800ad2a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800ad2e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800ad32:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800ad36:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800ad3a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800ad3e:	6184      	str	r4, [r0, #24]
 800ad40:	7704      	strb	r4, [r0, #28]
 800ad42:	6244      	str	r4, [r0, #36]	@ 0x24
 800ad44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad46:	4631      	mov	r1, r6
 800ad48:	4628      	mov	r0, r5
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad50:	f000 b806 	b.w	800ad60 <__strtok_r>
 800ad54:	2000001c 	.word	0x2000001c
 800ad58:	0800c498 	.word	0x0800c498
 800ad5c:	0800c4af 	.word	0x0800c4af

0800ad60 <__strtok_r>:
 800ad60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad62:	4604      	mov	r4, r0
 800ad64:	b908      	cbnz	r0, 800ad6a <__strtok_r+0xa>
 800ad66:	6814      	ldr	r4, [r2, #0]
 800ad68:	b144      	cbz	r4, 800ad7c <__strtok_r+0x1c>
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ad70:	460f      	mov	r7, r1
 800ad72:	f817 6b01 	ldrb.w	r6, [r7], #1
 800ad76:	b91e      	cbnz	r6, 800ad80 <__strtok_r+0x20>
 800ad78:	b965      	cbnz	r5, 800ad94 <__strtok_r+0x34>
 800ad7a:	6015      	str	r5, [r2, #0]
 800ad7c:	2000      	movs	r0, #0
 800ad7e:	e005      	b.n	800ad8c <__strtok_r+0x2c>
 800ad80:	42b5      	cmp	r5, r6
 800ad82:	d1f6      	bne.n	800ad72 <__strtok_r+0x12>
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d1f0      	bne.n	800ad6a <__strtok_r+0xa>
 800ad88:	6014      	str	r4, [r2, #0]
 800ad8a:	7003      	strb	r3, [r0, #0]
 800ad8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad8e:	461c      	mov	r4, r3
 800ad90:	e00c      	b.n	800adac <__strtok_r+0x4c>
 800ad92:	b91d      	cbnz	r5, 800ad9c <__strtok_r+0x3c>
 800ad94:	4627      	mov	r7, r4
 800ad96:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ad9a:	460e      	mov	r6, r1
 800ad9c:	f816 5b01 	ldrb.w	r5, [r6], #1
 800ada0:	42ab      	cmp	r3, r5
 800ada2:	d1f6      	bne.n	800ad92 <__strtok_r+0x32>
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d0f2      	beq.n	800ad8e <__strtok_r+0x2e>
 800ada8:	2300      	movs	r3, #0
 800adaa:	703b      	strb	r3, [r7, #0]
 800adac:	6014      	str	r4, [r2, #0]
 800adae:	e7ed      	b.n	800ad8c <__strtok_r+0x2c>

0800adb0 <strstr>:
 800adb0:	780a      	ldrb	r2, [r1, #0]
 800adb2:	b570      	push	{r4, r5, r6, lr}
 800adb4:	b96a      	cbnz	r2, 800add2 <strstr+0x22>
 800adb6:	bd70      	pop	{r4, r5, r6, pc}
 800adb8:	429a      	cmp	r2, r3
 800adba:	d109      	bne.n	800add0 <strstr+0x20>
 800adbc:	460c      	mov	r4, r1
 800adbe:	4605      	mov	r5, r0
 800adc0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d0f6      	beq.n	800adb6 <strstr+0x6>
 800adc8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800adcc:	429e      	cmp	r6, r3
 800adce:	d0f7      	beq.n	800adc0 <strstr+0x10>
 800add0:	3001      	adds	r0, #1
 800add2:	7803      	ldrb	r3, [r0, #0]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d1ef      	bne.n	800adb8 <strstr+0x8>
 800add8:	4618      	mov	r0, r3
 800adda:	e7ec      	b.n	800adb6 <strstr+0x6>

0800addc <_close_r>:
 800addc:	b538      	push	{r3, r4, r5, lr}
 800adde:	4d06      	ldr	r5, [pc, #24]	@ (800adf8 <_close_r+0x1c>)
 800ade0:	2300      	movs	r3, #0
 800ade2:	4604      	mov	r4, r0
 800ade4:	4608      	mov	r0, r1
 800ade6:	602b      	str	r3, [r5, #0]
 800ade8:	f7f6 fc78 	bl	80016dc <_close>
 800adec:	1c43      	adds	r3, r0, #1
 800adee:	d102      	bne.n	800adf6 <_close_r+0x1a>
 800adf0:	682b      	ldr	r3, [r5, #0]
 800adf2:	b103      	cbz	r3, 800adf6 <_close_r+0x1a>
 800adf4:	6023      	str	r3, [r4, #0]
 800adf6:	bd38      	pop	{r3, r4, r5, pc}
 800adf8:	200031fc 	.word	0x200031fc

0800adfc <_reclaim_reent>:
 800adfc:	4b2d      	ldr	r3, [pc, #180]	@ (800aeb4 <_reclaim_reent+0xb8>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	4283      	cmp	r3, r0
 800ae02:	b570      	push	{r4, r5, r6, lr}
 800ae04:	4604      	mov	r4, r0
 800ae06:	d053      	beq.n	800aeb0 <_reclaim_reent+0xb4>
 800ae08:	69c3      	ldr	r3, [r0, #28]
 800ae0a:	b31b      	cbz	r3, 800ae54 <_reclaim_reent+0x58>
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	b163      	cbz	r3, 800ae2a <_reclaim_reent+0x2e>
 800ae10:	2500      	movs	r5, #0
 800ae12:	69e3      	ldr	r3, [r4, #28]
 800ae14:	68db      	ldr	r3, [r3, #12]
 800ae16:	5959      	ldr	r1, [r3, r5]
 800ae18:	b9b1      	cbnz	r1, 800ae48 <_reclaim_reent+0x4c>
 800ae1a:	3504      	adds	r5, #4
 800ae1c:	2d80      	cmp	r5, #128	@ 0x80
 800ae1e:	d1f8      	bne.n	800ae12 <_reclaim_reent+0x16>
 800ae20:	69e3      	ldr	r3, [r4, #28]
 800ae22:	4620      	mov	r0, r4
 800ae24:	68d9      	ldr	r1, [r3, #12]
 800ae26:	f000 f8d7 	bl	800afd8 <_free_r>
 800ae2a:	69e3      	ldr	r3, [r4, #28]
 800ae2c:	6819      	ldr	r1, [r3, #0]
 800ae2e:	b111      	cbz	r1, 800ae36 <_reclaim_reent+0x3a>
 800ae30:	4620      	mov	r0, r4
 800ae32:	f000 f8d1 	bl	800afd8 <_free_r>
 800ae36:	69e3      	ldr	r3, [r4, #28]
 800ae38:	689d      	ldr	r5, [r3, #8]
 800ae3a:	b15d      	cbz	r5, 800ae54 <_reclaim_reent+0x58>
 800ae3c:	4629      	mov	r1, r5
 800ae3e:	4620      	mov	r0, r4
 800ae40:	682d      	ldr	r5, [r5, #0]
 800ae42:	f000 f8c9 	bl	800afd8 <_free_r>
 800ae46:	e7f8      	b.n	800ae3a <_reclaim_reent+0x3e>
 800ae48:	680e      	ldr	r6, [r1, #0]
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f000 f8c4 	bl	800afd8 <_free_r>
 800ae50:	4631      	mov	r1, r6
 800ae52:	e7e1      	b.n	800ae18 <_reclaim_reent+0x1c>
 800ae54:	6961      	ldr	r1, [r4, #20]
 800ae56:	b111      	cbz	r1, 800ae5e <_reclaim_reent+0x62>
 800ae58:	4620      	mov	r0, r4
 800ae5a:	f000 f8bd 	bl	800afd8 <_free_r>
 800ae5e:	69e1      	ldr	r1, [r4, #28]
 800ae60:	b111      	cbz	r1, 800ae68 <_reclaim_reent+0x6c>
 800ae62:	4620      	mov	r0, r4
 800ae64:	f000 f8b8 	bl	800afd8 <_free_r>
 800ae68:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ae6a:	b111      	cbz	r1, 800ae72 <_reclaim_reent+0x76>
 800ae6c:	4620      	mov	r0, r4
 800ae6e:	f000 f8b3 	bl	800afd8 <_free_r>
 800ae72:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae74:	b111      	cbz	r1, 800ae7c <_reclaim_reent+0x80>
 800ae76:	4620      	mov	r0, r4
 800ae78:	f000 f8ae 	bl	800afd8 <_free_r>
 800ae7c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ae7e:	b111      	cbz	r1, 800ae86 <_reclaim_reent+0x8a>
 800ae80:	4620      	mov	r0, r4
 800ae82:	f000 f8a9 	bl	800afd8 <_free_r>
 800ae86:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ae88:	b111      	cbz	r1, 800ae90 <_reclaim_reent+0x94>
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f000 f8a4 	bl	800afd8 <_free_r>
 800ae90:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ae92:	b111      	cbz	r1, 800ae9a <_reclaim_reent+0x9e>
 800ae94:	4620      	mov	r0, r4
 800ae96:	f000 f89f 	bl	800afd8 <_free_r>
 800ae9a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ae9c:	b111      	cbz	r1, 800aea4 <_reclaim_reent+0xa8>
 800ae9e:	4620      	mov	r0, r4
 800aea0:	f000 f89a 	bl	800afd8 <_free_r>
 800aea4:	6a23      	ldr	r3, [r4, #32]
 800aea6:	b11b      	cbz	r3, 800aeb0 <_reclaim_reent+0xb4>
 800aea8:	4620      	mov	r0, r4
 800aeaa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aeae:	4718      	bx	r3
 800aeb0:	bd70      	pop	{r4, r5, r6, pc}
 800aeb2:	bf00      	nop
 800aeb4:	2000001c 	.word	0x2000001c

0800aeb8 <_lseek_r>:
 800aeb8:	b538      	push	{r3, r4, r5, lr}
 800aeba:	4d07      	ldr	r5, [pc, #28]	@ (800aed8 <_lseek_r+0x20>)
 800aebc:	4604      	mov	r4, r0
 800aebe:	4608      	mov	r0, r1
 800aec0:	4611      	mov	r1, r2
 800aec2:	2200      	movs	r2, #0
 800aec4:	602a      	str	r2, [r5, #0]
 800aec6:	461a      	mov	r2, r3
 800aec8:	f7f6 fc2f 	bl	800172a <_lseek>
 800aecc:	1c43      	adds	r3, r0, #1
 800aece:	d102      	bne.n	800aed6 <_lseek_r+0x1e>
 800aed0:	682b      	ldr	r3, [r5, #0]
 800aed2:	b103      	cbz	r3, 800aed6 <_lseek_r+0x1e>
 800aed4:	6023      	str	r3, [r4, #0]
 800aed6:	bd38      	pop	{r3, r4, r5, pc}
 800aed8:	200031fc 	.word	0x200031fc

0800aedc <_read_r>:
 800aedc:	b538      	push	{r3, r4, r5, lr}
 800aede:	4d07      	ldr	r5, [pc, #28]	@ (800aefc <_read_r+0x20>)
 800aee0:	4604      	mov	r4, r0
 800aee2:	4608      	mov	r0, r1
 800aee4:	4611      	mov	r1, r2
 800aee6:	2200      	movs	r2, #0
 800aee8:	602a      	str	r2, [r5, #0]
 800aeea:	461a      	mov	r2, r3
 800aeec:	f7f6 fbd9 	bl	80016a2 <_read>
 800aef0:	1c43      	adds	r3, r0, #1
 800aef2:	d102      	bne.n	800aefa <_read_r+0x1e>
 800aef4:	682b      	ldr	r3, [r5, #0]
 800aef6:	b103      	cbz	r3, 800aefa <_read_r+0x1e>
 800aef8:	6023      	str	r3, [r4, #0]
 800aefa:	bd38      	pop	{r3, r4, r5, pc}
 800aefc:	200031fc 	.word	0x200031fc

0800af00 <_write_r>:
 800af00:	b538      	push	{r3, r4, r5, lr}
 800af02:	4d07      	ldr	r5, [pc, #28]	@ (800af20 <_write_r+0x20>)
 800af04:	4604      	mov	r4, r0
 800af06:	4608      	mov	r0, r1
 800af08:	4611      	mov	r1, r2
 800af0a:	2200      	movs	r2, #0
 800af0c:	602a      	str	r2, [r5, #0]
 800af0e:	461a      	mov	r2, r3
 800af10:	f7f5 ffa0 	bl	8000e54 <_write>
 800af14:	1c43      	adds	r3, r0, #1
 800af16:	d102      	bne.n	800af1e <_write_r+0x1e>
 800af18:	682b      	ldr	r3, [r5, #0]
 800af1a:	b103      	cbz	r3, 800af1e <_write_r+0x1e>
 800af1c:	6023      	str	r3, [r4, #0]
 800af1e:	bd38      	pop	{r3, r4, r5, pc}
 800af20:	200031fc 	.word	0x200031fc

0800af24 <__errno>:
 800af24:	4b01      	ldr	r3, [pc, #4]	@ (800af2c <__errno+0x8>)
 800af26:	6818      	ldr	r0, [r3, #0]
 800af28:	4770      	bx	lr
 800af2a:	bf00      	nop
 800af2c:	2000001c 	.word	0x2000001c

0800af30 <__libc_init_array>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	4d0d      	ldr	r5, [pc, #52]	@ (800af68 <__libc_init_array+0x38>)
 800af34:	4c0d      	ldr	r4, [pc, #52]	@ (800af6c <__libc_init_array+0x3c>)
 800af36:	1b64      	subs	r4, r4, r5
 800af38:	10a4      	asrs	r4, r4, #2
 800af3a:	2600      	movs	r6, #0
 800af3c:	42a6      	cmp	r6, r4
 800af3e:	d109      	bne.n	800af54 <__libc_init_array+0x24>
 800af40:	4d0b      	ldr	r5, [pc, #44]	@ (800af70 <__libc_init_array+0x40>)
 800af42:	4c0c      	ldr	r4, [pc, #48]	@ (800af74 <__libc_init_array+0x44>)
 800af44:	f000 ff5c 	bl	800be00 <_init>
 800af48:	1b64      	subs	r4, r4, r5
 800af4a:	10a4      	asrs	r4, r4, #2
 800af4c:	2600      	movs	r6, #0
 800af4e:	42a6      	cmp	r6, r4
 800af50:	d105      	bne.n	800af5e <__libc_init_array+0x2e>
 800af52:	bd70      	pop	{r4, r5, r6, pc}
 800af54:	f855 3b04 	ldr.w	r3, [r5], #4
 800af58:	4798      	blx	r3
 800af5a:	3601      	adds	r6, #1
 800af5c:	e7ee      	b.n	800af3c <__libc_init_array+0xc>
 800af5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800af62:	4798      	blx	r3
 800af64:	3601      	adds	r6, #1
 800af66:	e7f2      	b.n	800af4e <__libc_init_array+0x1e>
 800af68:	0800c580 	.word	0x0800c580
 800af6c:	0800c580 	.word	0x0800c580
 800af70:	0800c580 	.word	0x0800c580
 800af74:	0800c584 	.word	0x0800c584

0800af78 <__retarget_lock_init_recursive>:
 800af78:	4770      	bx	lr

0800af7a <__retarget_lock_acquire_recursive>:
 800af7a:	4770      	bx	lr

0800af7c <__retarget_lock_release_recursive>:
 800af7c:	4770      	bx	lr

0800af7e <memcpy>:
 800af7e:	440a      	add	r2, r1
 800af80:	4291      	cmp	r1, r2
 800af82:	f100 33ff 	add.w	r3, r0, #4294967295
 800af86:	d100      	bne.n	800af8a <memcpy+0xc>
 800af88:	4770      	bx	lr
 800af8a:	b510      	push	{r4, lr}
 800af8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af90:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af94:	4291      	cmp	r1, r2
 800af96:	d1f9      	bne.n	800af8c <memcpy+0xe>
 800af98:	bd10      	pop	{r4, pc}
	...

0800af9c <__assert_func>:
 800af9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af9e:	4614      	mov	r4, r2
 800afa0:	461a      	mov	r2, r3
 800afa2:	4b09      	ldr	r3, [pc, #36]	@ (800afc8 <__assert_func+0x2c>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	4605      	mov	r5, r0
 800afa8:	68d8      	ldr	r0, [r3, #12]
 800afaa:	b14c      	cbz	r4, 800afc0 <__assert_func+0x24>
 800afac:	4b07      	ldr	r3, [pc, #28]	@ (800afcc <__assert_func+0x30>)
 800afae:	9100      	str	r1, [sp, #0]
 800afb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800afb4:	4906      	ldr	r1, [pc, #24]	@ (800afd0 <__assert_func+0x34>)
 800afb6:	462b      	mov	r3, r5
 800afb8:	f000 fde0 	bl	800bb7c <fiprintf>
 800afbc:	f000 fe9e 	bl	800bcfc <abort>
 800afc0:	4b04      	ldr	r3, [pc, #16]	@ (800afd4 <__assert_func+0x38>)
 800afc2:	461c      	mov	r4, r3
 800afc4:	e7f3      	b.n	800afae <__assert_func+0x12>
 800afc6:	bf00      	nop
 800afc8:	2000001c 	.word	0x2000001c
 800afcc:	0800c509 	.word	0x0800c509
 800afd0:	0800c516 	.word	0x0800c516
 800afd4:	0800c544 	.word	0x0800c544

0800afd8 <_free_r>:
 800afd8:	b538      	push	{r3, r4, r5, lr}
 800afda:	4605      	mov	r5, r0
 800afdc:	2900      	cmp	r1, #0
 800afde:	d041      	beq.n	800b064 <_free_r+0x8c>
 800afe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afe4:	1f0c      	subs	r4, r1, #4
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	bfb8      	it	lt
 800afea:	18e4      	addlt	r4, r4, r3
 800afec:	f000 f8e8 	bl	800b1c0 <__malloc_lock>
 800aff0:	4a1d      	ldr	r2, [pc, #116]	@ (800b068 <_free_r+0x90>)
 800aff2:	6813      	ldr	r3, [r2, #0]
 800aff4:	b933      	cbnz	r3, 800b004 <_free_r+0x2c>
 800aff6:	6063      	str	r3, [r4, #4]
 800aff8:	6014      	str	r4, [r2, #0]
 800affa:	4628      	mov	r0, r5
 800affc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b000:	f000 b8e4 	b.w	800b1cc <__malloc_unlock>
 800b004:	42a3      	cmp	r3, r4
 800b006:	d908      	bls.n	800b01a <_free_r+0x42>
 800b008:	6820      	ldr	r0, [r4, #0]
 800b00a:	1821      	adds	r1, r4, r0
 800b00c:	428b      	cmp	r3, r1
 800b00e:	bf01      	itttt	eq
 800b010:	6819      	ldreq	r1, [r3, #0]
 800b012:	685b      	ldreq	r3, [r3, #4]
 800b014:	1809      	addeq	r1, r1, r0
 800b016:	6021      	streq	r1, [r4, #0]
 800b018:	e7ed      	b.n	800aff6 <_free_r+0x1e>
 800b01a:	461a      	mov	r2, r3
 800b01c:	685b      	ldr	r3, [r3, #4]
 800b01e:	b10b      	cbz	r3, 800b024 <_free_r+0x4c>
 800b020:	42a3      	cmp	r3, r4
 800b022:	d9fa      	bls.n	800b01a <_free_r+0x42>
 800b024:	6811      	ldr	r1, [r2, #0]
 800b026:	1850      	adds	r0, r2, r1
 800b028:	42a0      	cmp	r0, r4
 800b02a:	d10b      	bne.n	800b044 <_free_r+0x6c>
 800b02c:	6820      	ldr	r0, [r4, #0]
 800b02e:	4401      	add	r1, r0
 800b030:	1850      	adds	r0, r2, r1
 800b032:	4283      	cmp	r3, r0
 800b034:	6011      	str	r1, [r2, #0]
 800b036:	d1e0      	bne.n	800affa <_free_r+0x22>
 800b038:	6818      	ldr	r0, [r3, #0]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	6053      	str	r3, [r2, #4]
 800b03e:	4408      	add	r0, r1
 800b040:	6010      	str	r0, [r2, #0]
 800b042:	e7da      	b.n	800affa <_free_r+0x22>
 800b044:	d902      	bls.n	800b04c <_free_r+0x74>
 800b046:	230c      	movs	r3, #12
 800b048:	602b      	str	r3, [r5, #0]
 800b04a:	e7d6      	b.n	800affa <_free_r+0x22>
 800b04c:	6820      	ldr	r0, [r4, #0]
 800b04e:	1821      	adds	r1, r4, r0
 800b050:	428b      	cmp	r3, r1
 800b052:	bf04      	itt	eq
 800b054:	6819      	ldreq	r1, [r3, #0]
 800b056:	685b      	ldreq	r3, [r3, #4]
 800b058:	6063      	str	r3, [r4, #4]
 800b05a:	bf04      	itt	eq
 800b05c:	1809      	addeq	r1, r1, r0
 800b05e:	6021      	streq	r1, [r4, #0]
 800b060:	6054      	str	r4, [r2, #4]
 800b062:	e7ca      	b.n	800affa <_free_r+0x22>
 800b064:	bd38      	pop	{r3, r4, r5, pc}
 800b066:	bf00      	nop
 800b068:	20003208 	.word	0x20003208

0800b06c <malloc>:
 800b06c:	4b02      	ldr	r3, [pc, #8]	@ (800b078 <malloc+0xc>)
 800b06e:	4601      	mov	r1, r0
 800b070:	6818      	ldr	r0, [r3, #0]
 800b072:	f000 b825 	b.w	800b0c0 <_malloc_r>
 800b076:	bf00      	nop
 800b078:	2000001c 	.word	0x2000001c

0800b07c <sbrk_aligned>:
 800b07c:	b570      	push	{r4, r5, r6, lr}
 800b07e:	4e0f      	ldr	r6, [pc, #60]	@ (800b0bc <sbrk_aligned+0x40>)
 800b080:	460c      	mov	r4, r1
 800b082:	6831      	ldr	r1, [r6, #0]
 800b084:	4605      	mov	r5, r0
 800b086:	b911      	cbnz	r1, 800b08e <sbrk_aligned+0x12>
 800b088:	f000 fe28 	bl	800bcdc <_sbrk_r>
 800b08c:	6030      	str	r0, [r6, #0]
 800b08e:	4621      	mov	r1, r4
 800b090:	4628      	mov	r0, r5
 800b092:	f000 fe23 	bl	800bcdc <_sbrk_r>
 800b096:	1c43      	adds	r3, r0, #1
 800b098:	d103      	bne.n	800b0a2 <sbrk_aligned+0x26>
 800b09a:	f04f 34ff 	mov.w	r4, #4294967295
 800b09e:	4620      	mov	r0, r4
 800b0a0:	bd70      	pop	{r4, r5, r6, pc}
 800b0a2:	1cc4      	adds	r4, r0, #3
 800b0a4:	f024 0403 	bic.w	r4, r4, #3
 800b0a8:	42a0      	cmp	r0, r4
 800b0aa:	d0f8      	beq.n	800b09e <sbrk_aligned+0x22>
 800b0ac:	1a21      	subs	r1, r4, r0
 800b0ae:	4628      	mov	r0, r5
 800b0b0:	f000 fe14 	bl	800bcdc <_sbrk_r>
 800b0b4:	3001      	adds	r0, #1
 800b0b6:	d1f2      	bne.n	800b09e <sbrk_aligned+0x22>
 800b0b8:	e7ef      	b.n	800b09a <sbrk_aligned+0x1e>
 800b0ba:	bf00      	nop
 800b0bc:	20003204 	.word	0x20003204

0800b0c0 <_malloc_r>:
 800b0c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0c4:	1ccd      	adds	r5, r1, #3
 800b0c6:	f025 0503 	bic.w	r5, r5, #3
 800b0ca:	3508      	adds	r5, #8
 800b0cc:	2d0c      	cmp	r5, #12
 800b0ce:	bf38      	it	cc
 800b0d0:	250c      	movcc	r5, #12
 800b0d2:	2d00      	cmp	r5, #0
 800b0d4:	4606      	mov	r6, r0
 800b0d6:	db01      	blt.n	800b0dc <_malloc_r+0x1c>
 800b0d8:	42a9      	cmp	r1, r5
 800b0da:	d904      	bls.n	800b0e6 <_malloc_r+0x26>
 800b0dc:	230c      	movs	r3, #12
 800b0de:	6033      	str	r3, [r6, #0]
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b1bc <_malloc_r+0xfc>
 800b0ea:	f000 f869 	bl	800b1c0 <__malloc_lock>
 800b0ee:	f8d8 3000 	ldr.w	r3, [r8]
 800b0f2:	461c      	mov	r4, r3
 800b0f4:	bb44      	cbnz	r4, 800b148 <_malloc_r+0x88>
 800b0f6:	4629      	mov	r1, r5
 800b0f8:	4630      	mov	r0, r6
 800b0fa:	f7ff ffbf 	bl	800b07c <sbrk_aligned>
 800b0fe:	1c43      	adds	r3, r0, #1
 800b100:	4604      	mov	r4, r0
 800b102:	d158      	bne.n	800b1b6 <_malloc_r+0xf6>
 800b104:	f8d8 4000 	ldr.w	r4, [r8]
 800b108:	4627      	mov	r7, r4
 800b10a:	2f00      	cmp	r7, #0
 800b10c:	d143      	bne.n	800b196 <_malloc_r+0xd6>
 800b10e:	2c00      	cmp	r4, #0
 800b110:	d04b      	beq.n	800b1aa <_malloc_r+0xea>
 800b112:	6823      	ldr	r3, [r4, #0]
 800b114:	4639      	mov	r1, r7
 800b116:	4630      	mov	r0, r6
 800b118:	eb04 0903 	add.w	r9, r4, r3
 800b11c:	f000 fdde 	bl	800bcdc <_sbrk_r>
 800b120:	4581      	cmp	r9, r0
 800b122:	d142      	bne.n	800b1aa <_malloc_r+0xea>
 800b124:	6821      	ldr	r1, [r4, #0]
 800b126:	1a6d      	subs	r5, r5, r1
 800b128:	4629      	mov	r1, r5
 800b12a:	4630      	mov	r0, r6
 800b12c:	f7ff ffa6 	bl	800b07c <sbrk_aligned>
 800b130:	3001      	adds	r0, #1
 800b132:	d03a      	beq.n	800b1aa <_malloc_r+0xea>
 800b134:	6823      	ldr	r3, [r4, #0]
 800b136:	442b      	add	r3, r5
 800b138:	6023      	str	r3, [r4, #0]
 800b13a:	f8d8 3000 	ldr.w	r3, [r8]
 800b13e:	685a      	ldr	r2, [r3, #4]
 800b140:	bb62      	cbnz	r2, 800b19c <_malloc_r+0xdc>
 800b142:	f8c8 7000 	str.w	r7, [r8]
 800b146:	e00f      	b.n	800b168 <_malloc_r+0xa8>
 800b148:	6822      	ldr	r2, [r4, #0]
 800b14a:	1b52      	subs	r2, r2, r5
 800b14c:	d420      	bmi.n	800b190 <_malloc_r+0xd0>
 800b14e:	2a0b      	cmp	r2, #11
 800b150:	d917      	bls.n	800b182 <_malloc_r+0xc2>
 800b152:	1961      	adds	r1, r4, r5
 800b154:	42a3      	cmp	r3, r4
 800b156:	6025      	str	r5, [r4, #0]
 800b158:	bf18      	it	ne
 800b15a:	6059      	strne	r1, [r3, #4]
 800b15c:	6863      	ldr	r3, [r4, #4]
 800b15e:	bf08      	it	eq
 800b160:	f8c8 1000 	streq.w	r1, [r8]
 800b164:	5162      	str	r2, [r4, r5]
 800b166:	604b      	str	r3, [r1, #4]
 800b168:	4630      	mov	r0, r6
 800b16a:	f000 f82f 	bl	800b1cc <__malloc_unlock>
 800b16e:	f104 000b 	add.w	r0, r4, #11
 800b172:	1d23      	adds	r3, r4, #4
 800b174:	f020 0007 	bic.w	r0, r0, #7
 800b178:	1ac2      	subs	r2, r0, r3
 800b17a:	bf1c      	itt	ne
 800b17c:	1a1b      	subne	r3, r3, r0
 800b17e:	50a3      	strne	r3, [r4, r2]
 800b180:	e7af      	b.n	800b0e2 <_malloc_r+0x22>
 800b182:	6862      	ldr	r2, [r4, #4]
 800b184:	42a3      	cmp	r3, r4
 800b186:	bf0c      	ite	eq
 800b188:	f8c8 2000 	streq.w	r2, [r8]
 800b18c:	605a      	strne	r2, [r3, #4]
 800b18e:	e7eb      	b.n	800b168 <_malloc_r+0xa8>
 800b190:	4623      	mov	r3, r4
 800b192:	6864      	ldr	r4, [r4, #4]
 800b194:	e7ae      	b.n	800b0f4 <_malloc_r+0x34>
 800b196:	463c      	mov	r4, r7
 800b198:	687f      	ldr	r7, [r7, #4]
 800b19a:	e7b6      	b.n	800b10a <_malloc_r+0x4a>
 800b19c:	461a      	mov	r2, r3
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	42a3      	cmp	r3, r4
 800b1a2:	d1fb      	bne.n	800b19c <_malloc_r+0xdc>
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	6053      	str	r3, [r2, #4]
 800b1a8:	e7de      	b.n	800b168 <_malloc_r+0xa8>
 800b1aa:	230c      	movs	r3, #12
 800b1ac:	6033      	str	r3, [r6, #0]
 800b1ae:	4630      	mov	r0, r6
 800b1b0:	f000 f80c 	bl	800b1cc <__malloc_unlock>
 800b1b4:	e794      	b.n	800b0e0 <_malloc_r+0x20>
 800b1b6:	6005      	str	r5, [r0, #0]
 800b1b8:	e7d6      	b.n	800b168 <_malloc_r+0xa8>
 800b1ba:	bf00      	nop
 800b1bc:	20003208 	.word	0x20003208

0800b1c0 <__malloc_lock>:
 800b1c0:	4801      	ldr	r0, [pc, #4]	@ (800b1c8 <__malloc_lock+0x8>)
 800b1c2:	f7ff beda 	b.w	800af7a <__retarget_lock_acquire_recursive>
 800b1c6:	bf00      	nop
 800b1c8:	20003200 	.word	0x20003200

0800b1cc <__malloc_unlock>:
 800b1cc:	4801      	ldr	r0, [pc, #4]	@ (800b1d4 <__malloc_unlock+0x8>)
 800b1ce:	f7ff bed5 	b.w	800af7c <__retarget_lock_release_recursive>
 800b1d2:	bf00      	nop
 800b1d4:	20003200 	.word	0x20003200

0800b1d8 <__ssputs_r>:
 800b1d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1dc:	688e      	ldr	r6, [r1, #8]
 800b1de:	461f      	mov	r7, r3
 800b1e0:	42be      	cmp	r6, r7
 800b1e2:	680b      	ldr	r3, [r1, #0]
 800b1e4:	4682      	mov	sl, r0
 800b1e6:	460c      	mov	r4, r1
 800b1e8:	4690      	mov	r8, r2
 800b1ea:	d82d      	bhi.n	800b248 <__ssputs_r+0x70>
 800b1ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b1f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b1f4:	d026      	beq.n	800b244 <__ssputs_r+0x6c>
 800b1f6:	6965      	ldr	r5, [r4, #20]
 800b1f8:	6909      	ldr	r1, [r1, #16]
 800b1fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1fe:	eba3 0901 	sub.w	r9, r3, r1
 800b202:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b206:	1c7b      	adds	r3, r7, #1
 800b208:	444b      	add	r3, r9
 800b20a:	106d      	asrs	r5, r5, #1
 800b20c:	429d      	cmp	r5, r3
 800b20e:	bf38      	it	cc
 800b210:	461d      	movcc	r5, r3
 800b212:	0553      	lsls	r3, r2, #21
 800b214:	d527      	bpl.n	800b266 <__ssputs_r+0x8e>
 800b216:	4629      	mov	r1, r5
 800b218:	f7ff ff52 	bl	800b0c0 <_malloc_r>
 800b21c:	4606      	mov	r6, r0
 800b21e:	b360      	cbz	r0, 800b27a <__ssputs_r+0xa2>
 800b220:	6921      	ldr	r1, [r4, #16]
 800b222:	464a      	mov	r2, r9
 800b224:	f7ff feab 	bl	800af7e <memcpy>
 800b228:	89a3      	ldrh	r3, [r4, #12]
 800b22a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b22e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b232:	81a3      	strh	r3, [r4, #12]
 800b234:	6126      	str	r6, [r4, #16]
 800b236:	6165      	str	r5, [r4, #20]
 800b238:	444e      	add	r6, r9
 800b23a:	eba5 0509 	sub.w	r5, r5, r9
 800b23e:	6026      	str	r6, [r4, #0]
 800b240:	60a5      	str	r5, [r4, #8]
 800b242:	463e      	mov	r6, r7
 800b244:	42be      	cmp	r6, r7
 800b246:	d900      	bls.n	800b24a <__ssputs_r+0x72>
 800b248:	463e      	mov	r6, r7
 800b24a:	6820      	ldr	r0, [r4, #0]
 800b24c:	4632      	mov	r2, r6
 800b24e:	4641      	mov	r1, r8
 800b250:	f000 fd08 	bl	800bc64 <memmove>
 800b254:	68a3      	ldr	r3, [r4, #8]
 800b256:	1b9b      	subs	r3, r3, r6
 800b258:	60a3      	str	r3, [r4, #8]
 800b25a:	6823      	ldr	r3, [r4, #0]
 800b25c:	4433      	add	r3, r6
 800b25e:	6023      	str	r3, [r4, #0]
 800b260:	2000      	movs	r0, #0
 800b262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b266:	462a      	mov	r2, r5
 800b268:	f000 fd4f 	bl	800bd0a <_realloc_r>
 800b26c:	4606      	mov	r6, r0
 800b26e:	2800      	cmp	r0, #0
 800b270:	d1e0      	bne.n	800b234 <__ssputs_r+0x5c>
 800b272:	6921      	ldr	r1, [r4, #16]
 800b274:	4650      	mov	r0, sl
 800b276:	f7ff feaf 	bl	800afd8 <_free_r>
 800b27a:	230c      	movs	r3, #12
 800b27c:	f8ca 3000 	str.w	r3, [sl]
 800b280:	89a3      	ldrh	r3, [r4, #12]
 800b282:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b286:	81a3      	strh	r3, [r4, #12]
 800b288:	f04f 30ff 	mov.w	r0, #4294967295
 800b28c:	e7e9      	b.n	800b262 <__ssputs_r+0x8a>
	...

0800b290 <_svfiprintf_r>:
 800b290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b294:	4698      	mov	r8, r3
 800b296:	898b      	ldrh	r3, [r1, #12]
 800b298:	061b      	lsls	r3, r3, #24
 800b29a:	b09d      	sub	sp, #116	@ 0x74
 800b29c:	4607      	mov	r7, r0
 800b29e:	460d      	mov	r5, r1
 800b2a0:	4614      	mov	r4, r2
 800b2a2:	d510      	bpl.n	800b2c6 <_svfiprintf_r+0x36>
 800b2a4:	690b      	ldr	r3, [r1, #16]
 800b2a6:	b973      	cbnz	r3, 800b2c6 <_svfiprintf_r+0x36>
 800b2a8:	2140      	movs	r1, #64	@ 0x40
 800b2aa:	f7ff ff09 	bl	800b0c0 <_malloc_r>
 800b2ae:	6028      	str	r0, [r5, #0]
 800b2b0:	6128      	str	r0, [r5, #16]
 800b2b2:	b930      	cbnz	r0, 800b2c2 <_svfiprintf_r+0x32>
 800b2b4:	230c      	movs	r3, #12
 800b2b6:	603b      	str	r3, [r7, #0]
 800b2b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2bc:	b01d      	add	sp, #116	@ 0x74
 800b2be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2c2:	2340      	movs	r3, #64	@ 0x40
 800b2c4:	616b      	str	r3, [r5, #20]
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2ca:	2320      	movs	r3, #32
 800b2cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2d4:	2330      	movs	r3, #48	@ 0x30
 800b2d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b474 <_svfiprintf_r+0x1e4>
 800b2da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b2de:	f04f 0901 	mov.w	r9, #1
 800b2e2:	4623      	mov	r3, r4
 800b2e4:	469a      	mov	sl, r3
 800b2e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2ea:	b10a      	cbz	r2, 800b2f0 <_svfiprintf_r+0x60>
 800b2ec:	2a25      	cmp	r2, #37	@ 0x25
 800b2ee:	d1f9      	bne.n	800b2e4 <_svfiprintf_r+0x54>
 800b2f0:	ebba 0b04 	subs.w	fp, sl, r4
 800b2f4:	d00b      	beq.n	800b30e <_svfiprintf_r+0x7e>
 800b2f6:	465b      	mov	r3, fp
 800b2f8:	4622      	mov	r2, r4
 800b2fa:	4629      	mov	r1, r5
 800b2fc:	4638      	mov	r0, r7
 800b2fe:	f7ff ff6b 	bl	800b1d8 <__ssputs_r>
 800b302:	3001      	adds	r0, #1
 800b304:	f000 80a7 	beq.w	800b456 <_svfiprintf_r+0x1c6>
 800b308:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b30a:	445a      	add	r2, fp
 800b30c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b30e:	f89a 3000 	ldrb.w	r3, [sl]
 800b312:	2b00      	cmp	r3, #0
 800b314:	f000 809f 	beq.w	800b456 <_svfiprintf_r+0x1c6>
 800b318:	2300      	movs	r3, #0
 800b31a:	f04f 32ff 	mov.w	r2, #4294967295
 800b31e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b322:	f10a 0a01 	add.w	sl, sl, #1
 800b326:	9304      	str	r3, [sp, #16]
 800b328:	9307      	str	r3, [sp, #28]
 800b32a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b32e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b330:	4654      	mov	r4, sl
 800b332:	2205      	movs	r2, #5
 800b334:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b338:	484e      	ldr	r0, [pc, #312]	@ (800b474 <_svfiprintf_r+0x1e4>)
 800b33a:	f7f4 ff51 	bl	80001e0 <memchr>
 800b33e:	9a04      	ldr	r2, [sp, #16]
 800b340:	b9d8      	cbnz	r0, 800b37a <_svfiprintf_r+0xea>
 800b342:	06d0      	lsls	r0, r2, #27
 800b344:	bf44      	itt	mi
 800b346:	2320      	movmi	r3, #32
 800b348:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b34c:	0711      	lsls	r1, r2, #28
 800b34e:	bf44      	itt	mi
 800b350:	232b      	movmi	r3, #43	@ 0x2b
 800b352:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b356:	f89a 3000 	ldrb.w	r3, [sl]
 800b35a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b35c:	d015      	beq.n	800b38a <_svfiprintf_r+0xfa>
 800b35e:	9a07      	ldr	r2, [sp, #28]
 800b360:	4654      	mov	r4, sl
 800b362:	2000      	movs	r0, #0
 800b364:	f04f 0c0a 	mov.w	ip, #10
 800b368:	4621      	mov	r1, r4
 800b36a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b36e:	3b30      	subs	r3, #48	@ 0x30
 800b370:	2b09      	cmp	r3, #9
 800b372:	d94b      	bls.n	800b40c <_svfiprintf_r+0x17c>
 800b374:	b1b0      	cbz	r0, 800b3a4 <_svfiprintf_r+0x114>
 800b376:	9207      	str	r2, [sp, #28]
 800b378:	e014      	b.n	800b3a4 <_svfiprintf_r+0x114>
 800b37a:	eba0 0308 	sub.w	r3, r0, r8
 800b37e:	fa09 f303 	lsl.w	r3, r9, r3
 800b382:	4313      	orrs	r3, r2
 800b384:	9304      	str	r3, [sp, #16]
 800b386:	46a2      	mov	sl, r4
 800b388:	e7d2      	b.n	800b330 <_svfiprintf_r+0xa0>
 800b38a:	9b03      	ldr	r3, [sp, #12]
 800b38c:	1d19      	adds	r1, r3, #4
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	9103      	str	r1, [sp, #12]
 800b392:	2b00      	cmp	r3, #0
 800b394:	bfbb      	ittet	lt
 800b396:	425b      	neglt	r3, r3
 800b398:	f042 0202 	orrlt.w	r2, r2, #2
 800b39c:	9307      	strge	r3, [sp, #28]
 800b39e:	9307      	strlt	r3, [sp, #28]
 800b3a0:	bfb8      	it	lt
 800b3a2:	9204      	strlt	r2, [sp, #16]
 800b3a4:	7823      	ldrb	r3, [r4, #0]
 800b3a6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3a8:	d10a      	bne.n	800b3c0 <_svfiprintf_r+0x130>
 800b3aa:	7863      	ldrb	r3, [r4, #1]
 800b3ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3ae:	d132      	bne.n	800b416 <_svfiprintf_r+0x186>
 800b3b0:	9b03      	ldr	r3, [sp, #12]
 800b3b2:	1d1a      	adds	r2, r3, #4
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	9203      	str	r2, [sp, #12]
 800b3b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b3bc:	3402      	adds	r4, #2
 800b3be:	9305      	str	r3, [sp, #20]
 800b3c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b484 <_svfiprintf_r+0x1f4>
 800b3c4:	7821      	ldrb	r1, [r4, #0]
 800b3c6:	2203      	movs	r2, #3
 800b3c8:	4650      	mov	r0, sl
 800b3ca:	f7f4 ff09 	bl	80001e0 <memchr>
 800b3ce:	b138      	cbz	r0, 800b3e0 <_svfiprintf_r+0x150>
 800b3d0:	9b04      	ldr	r3, [sp, #16]
 800b3d2:	eba0 000a 	sub.w	r0, r0, sl
 800b3d6:	2240      	movs	r2, #64	@ 0x40
 800b3d8:	4082      	lsls	r2, r0
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	3401      	adds	r4, #1
 800b3de:	9304      	str	r3, [sp, #16]
 800b3e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3e4:	4824      	ldr	r0, [pc, #144]	@ (800b478 <_svfiprintf_r+0x1e8>)
 800b3e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3ea:	2206      	movs	r2, #6
 800b3ec:	f7f4 fef8 	bl	80001e0 <memchr>
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	d036      	beq.n	800b462 <_svfiprintf_r+0x1d2>
 800b3f4:	4b21      	ldr	r3, [pc, #132]	@ (800b47c <_svfiprintf_r+0x1ec>)
 800b3f6:	bb1b      	cbnz	r3, 800b440 <_svfiprintf_r+0x1b0>
 800b3f8:	9b03      	ldr	r3, [sp, #12]
 800b3fa:	3307      	adds	r3, #7
 800b3fc:	f023 0307 	bic.w	r3, r3, #7
 800b400:	3308      	adds	r3, #8
 800b402:	9303      	str	r3, [sp, #12]
 800b404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b406:	4433      	add	r3, r6
 800b408:	9309      	str	r3, [sp, #36]	@ 0x24
 800b40a:	e76a      	b.n	800b2e2 <_svfiprintf_r+0x52>
 800b40c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b410:	460c      	mov	r4, r1
 800b412:	2001      	movs	r0, #1
 800b414:	e7a8      	b.n	800b368 <_svfiprintf_r+0xd8>
 800b416:	2300      	movs	r3, #0
 800b418:	3401      	adds	r4, #1
 800b41a:	9305      	str	r3, [sp, #20]
 800b41c:	4619      	mov	r1, r3
 800b41e:	f04f 0c0a 	mov.w	ip, #10
 800b422:	4620      	mov	r0, r4
 800b424:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b428:	3a30      	subs	r2, #48	@ 0x30
 800b42a:	2a09      	cmp	r2, #9
 800b42c:	d903      	bls.n	800b436 <_svfiprintf_r+0x1a6>
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d0c6      	beq.n	800b3c0 <_svfiprintf_r+0x130>
 800b432:	9105      	str	r1, [sp, #20]
 800b434:	e7c4      	b.n	800b3c0 <_svfiprintf_r+0x130>
 800b436:	fb0c 2101 	mla	r1, ip, r1, r2
 800b43a:	4604      	mov	r4, r0
 800b43c:	2301      	movs	r3, #1
 800b43e:	e7f0      	b.n	800b422 <_svfiprintf_r+0x192>
 800b440:	ab03      	add	r3, sp, #12
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	462a      	mov	r2, r5
 800b446:	4b0e      	ldr	r3, [pc, #56]	@ (800b480 <_svfiprintf_r+0x1f0>)
 800b448:	a904      	add	r1, sp, #16
 800b44a:	4638      	mov	r0, r7
 800b44c:	f3af 8000 	nop.w
 800b450:	1c42      	adds	r2, r0, #1
 800b452:	4606      	mov	r6, r0
 800b454:	d1d6      	bne.n	800b404 <_svfiprintf_r+0x174>
 800b456:	89ab      	ldrh	r3, [r5, #12]
 800b458:	065b      	lsls	r3, r3, #25
 800b45a:	f53f af2d 	bmi.w	800b2b8 <_svfiprintf_r+0x28>
 800b45e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b460:	e72c      	b.n	800b2bc <_svfiprintf_r+0x2c>
 800b462:	ab03      	add	r3, sp, #12
 800b464:	9300      	str	r3, [sp, #0]
 800b466:	462a      	mov	r2, r5
 800b468:	4b05      	ldr	r3, [pc, #20]	@ (800b480 <_svfiprintf_r+0x1f0>)
 800b46a:	a904      	add	r1, sp, #16
 800b46c:	4638      	mov	r0, r7
 800b46e:	f000 f9bb 	bl	800b7e8 <_printf_i>
 800b472:	e7ed      	b.n	800b450 <_svfiprintf_r+0x1c0>
 800b474:	0800c545 	.word	0x0800c545
 800b478:	0800c54f 	.word	0x0800c54f
 800b47c:	00000000 	.word	0x00000000
 800b480:	0800b1d9 	.word	0x0800b1d9
 800b484:	0800c54b 	.word	0x0800c54b

0800b488 <__sfputc_r>:
 800b488:	6893      	ldr	r3, [r2, #8]
 800b48a:	3b01      	subs	r3, #1
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	b410      	push	{r4}
 800b490:	6093      	str	r3, [r2, #8]
 800b492:	da08      	bge.n	800b4a6 <__sfputc_r+0x1e>
 800b494:	6994      	ldr	r4, [r2, #24]
 800b496:	42a3      	cmp	r3, r4
 800b498:	db01      	blt.n	800b49e <__sfputc_r+0x16>
 800b49a:	290a      	cmp	r1, #10
 800b49c:	d103      	bne.n	800b4a6 <__sfputc_r+0x1e>
 800b49e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4a2:	f7ff bb78 	b.w	800ab96 <__swbuf_r>
 800b4a6:	6813      	ldr	r3, [r2, #0]
 800b4a8:	1c58      	adds	r0, r3, #1
 800b4aa:	6010      	str	r0, [r2, #0]
 800b4ac:	7019      	strb	r1, [r3, #0]
 800b4ae:	4608      	mov	r0, r1
 800b4b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4b4:	4770      	bx	lr

0800b4b6 <__sfputs_r>:
 800b4b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4b8:	4606      	mov	r6, r0
 800b4ba:	460f      	mov	r7, r1
 800b4bc:	4614      	mov	r4, r2
 800b4be:	18d5      	adds	r5, r2, r3
 800b4c0:	42ac      	cmp	r4, r5
 800b4c2:	d101      	bne.n	800b4c8 <__sfputs_r+0x12>
 800b4c4:	2000      	movs	r0, #0
 800b4c6:	e007      	b.n	800b4d8 <__sfputs_r+0x22>
 800b4c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4cc:	463a      	mov	r2, r7
 800b4ce:	4630      	mov	r0, r6
 800b4d0:	f7ff ffda 	bl	800b488 <__sfputc_r>
 800b4d4:	1c43      	adds	r3, r0, #1
 800b4d6:	d1f3      	bne.n	800b4c0 <__sfputs_r+0xa>
 800b4d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b4dc <_vfiprintf_r>:
 800b4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e0:	460d      	mov	r5, r1
 800b4e2:	b09d      	sub	sp, #116	@ 0x74
 800b4e4:	4614      	mov	r4, r2
 800b4e6:	4698      	mov	r8, r3
 800b4e8:	4606      	mov	r6, r0
 800b4ea:	b118      	cbz	r0, 800b4f4 <_vfiprintf_r+0x18>
 800b4ec:	6a03      	ldr	r3, [r0, #32]
 800b4ee:	b90b      	cbnz	r3, 800b4f4 <_vfiprintf_r+0x18>
 800b4f0:	f7ff fa46 	bl	800a980 <__sinit>
 800b4f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4f6:	07d9      	lsls	r1, r3, #31
 800b4f8:	d405      	bmi.n	800b506 <_vfiprintf_r+0x2a>
 800b4fa:	89ab      	ldrh	r3, [r5, #12]
 800b4fc:	059a      	lsls	r2, r3, #22
 800b4fe:	d402      	bmi.n	800b506 <_vfiprintf_r+0x2a>
 800b500:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b502:	f7ff fd3a 	bl	800af7a <__retarget_lock_acquire_recursive>
 800b506:	89ab      	ldrh	r3, [r5, #12]
 800b508:	071b      	lsls	r3, r3, #28
 800b50a:	d501      	bpl.n	800b510 <_vfiprintf_r+0x34>
 800b50c:	692b      	ldr	r3, [r5, #16]
 800b50e:	b99b      	cbnz	r3, 800b538 <_vfiprintf_r+0x5c>
 800b510:	4629      	mov	r1, r5
 800b512:	4630      	mov	r0, r6
 800b514:	f7ff fb7e 	bl	800ac14 <__swsetup_r>
 800b518:	b170      	cbz	r0, 800b538 <_vfiprintf_r+0x5c>
 800b51a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b51c:	07dc      	lsls	r4, r3, #31
 800b51e:	d504      	bpl.n	800b52a <_vfiprintf_r+0x4e>
 800b520:	f04f 30ff 	mov.w	r0, #4294967295
 800b524:	b01d      	add	sp, #116	@ 0x74
 800b526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b52a:	89ab      	ldrh	r3, [r5, #12]
 800b52c:	0598      	lsls	r0, r3, #22
 800b52e:	d4f7      	bmi.n	800b520 <_vfiprintf_r+0x44>
 800b530:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b532:	f7ff fd23 	bl	800af7c <__retarget_lock_release_recursive>
 800b536:	e7f3      	b.n	800b520 <_vfiprintf_r+0x44>
 800b538:	2300      	movs	r3, #0
 800b53a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b53c:	2320      	movs	r3, #32
 800b53e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b542:	f8cd 800c 	str.w	r8, [sp, #12]
 800b546:	2330      	movs	r3, #48	@ 0x30
 800b548:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b6f8 <_vfiprintf_r+0x21c>
 800b54c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b550:	f04f 0901 	mov.w	r9, #1
 800b554:	4623      	mov	r3, r4
 800b556:	469a      	mov	sl, r3
 800b558:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b55c:	b10a      	cbz	r2, 800b562 <_vfiprintf_r+0x86>
 800b55e:	2a25      	cmp	r2, #37	@ 0x25
 800b560:	d1f9      	bne.n	800b556 <_vfiprintf_r+0x7a>
 800b562:	ebba 0b04 	subs.w	fp, sl, r4
 800b566:	d00b      	beq.n	800b580 <_vfiprintf_r+0xa4>
 800b568:	465b      	mov	r3, fp
 800b56a:	4622      	mov	r2, r4
 800b56c:	4629      	mov	r1, r5
 800b56e:	4630      	mov	r0, r6
 800b570:	f7ff ffa1 	bl	800b4b6 <__sfputs_r>
 800b574:	3001      	adds	r0, #1
 800b576:	f000 80a7 	beq.w	800b6c8 <_vfiprintf_r+0x1ec>
 800b57a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b57c:	445a      	add	r2, fp
 800b57e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b580:	f89a 3000 	ldrb.w	r3, [sl]
 800b584:	2b00      	cmp	r3, #0
 800b586:	f000 809f 	beq.w	800b6c8 <_vfiprintf_r+0x1ec>
 800b58a:	2300      	movs	r3, #0
 800b58c:	f04f 32ff 	mov.w	r2, #4294967295
 800b590:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b594:	f10a 0a01 	add.w	sl, sl, #1
 800b598:	9304      	str	r3, [sp, #16]
 800b59a:	9307      	str	r3, [sp, #28]
 800b59c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b5a0:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5a2:	4654      	mov	r4, sl
 800b5a4:	2205      	movs	r2, #5
 800b5a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5aa:	4853      	ldr	r0, [pc, #332]	@ (800b6f8 <_vfiprintf_r+0x21c>)
 800b5ac:	f7f4 fe18 	bl	80001e0 <memchr>
 800b5b0:	9a04      	ldr	r2, [sp, #16]
 800b5b2:	b9d8      	cbnz	r0, 800b5ec <_vfiprintf_r+0x110>
 800b5b4:	06d1      	lsls	r1, r2, #27
 800b5b6:	bf44      	itt	mi
 800b5b8:	2320      	movmi	r3, #32
 800b5ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5be:	0713      	lsls	r3, r2, #28
 800b5c0:	bf44      	itt	mi
 800b5c2:	232b      	movmi	r3, #43	@ 0x2b
 800b5c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5c8:	f89a 3000 	ldrb.w	r3, [sl]
 800b5cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5ce:	d015      	beq.n	800b5fc <_vfiprintf_r+0x120>
 800b5d0:	9a07      	ldr	r2, [sp, #28]
 800b5d2:	4654      	mov	r4, sl
 800b5d4:	2000      	movs	r0, #0
 800b5d6:	f04f 0c0a 	mov.w	ip, #10
 800b5da:	4621      	mov	r1, r4
 800b5dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5e0:	3b30      	subs	r3, #48	@ 0x30
 800b5e2:	2b09      	cmp	r3, #9
 800b5e4:	d94b      	bls.n	800b67e <_vfiprintf_r+0x1a2>
 800b5e6:	b1b0      	cbz	r0, 800b616 <_vfiprintf_r+0x13a>
 800b5e8:	9207      	str	r2, [sp, #28]
 800b5ea:	e014      	b.n	800b616 <_vfiprintf_r+0x13a>
 800b5ec:	eba0 0308 	sub.w	r3, r0, r8
 800b5f0:	fa09 f303 	lsl.w	r3, r9, r3
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	9304      	str	r3, [sp, #16]
 800b5f8:	46a2      	mov	sl, r4
 800b5fa:	e7d2      	b.n	800b5a2 <_vfiprintf_r+0xc6>
 800b5fc:	9b03      	ldr	r3, [sp, #12]
 800b5fe:	1d19      	adds	r1, r3, #4
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	9103      	str	r1, [sp, #12]
 800b604:	2b00      	cmp	r3, #0
 800b606:	bfbb      	ittet	lt
 800b608:	425b      	neglt	r3, r3
 800b60a:	f042 0202 	orrlt.w	r2, r2, #2
 800b60e:	9307      	strge	r3, [sp, #28]
 800b610:	9307      	strlt	r3, [sp, #28]
 800b612:	bfb8      	it	lt
 800b614:	9204      	strlt	r2, [sp, #16]
 800b616:	7823      	ldrb	r3, [r4, #0]
 800b618:	2b2e      	cmp	r3, #46	@ 0x2e
 800b61a:	d10a      	bne.n	800b632 <_vfiprintf_r+0x156>
 800b61c:	7863      	ldrb	r3, [r4, #1]
 800b61e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b620:	d132      	bne.n	800b688 <_vfiprintf_r+0x1ac>
 800b622:	9b03      	ldr	r3, [sp, #12]
 800b624:	1d1a      	adds	r2, r3, #4
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	9203      	str	r2, [sp, #12]
 800b62a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b62e:	3402      	adds	r4, #2
 800b630:	9305      	str	r3, [sp, #20]
 800b632:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b708 <_vfiprintf_r+0x22c>
 800b636:	7821      	ldrb	r1, [r4, #0]
 800b638:	2203      	movs	r2, #3
 800b63a:	4650      	mov	r0, sl
 800b63c:	f7f4 fdd0 	bl	80001e0 <memchr>
 800b640:	b138      	cbz	r0, 800b652 <_vfiprintf_r+0x176>
 800b642:	9b04      	ldr	r3, [sp, #16]
 800b644:	eba0 000a 	sub.w	r0, r0, sl
 800b648:	2240      	movs	r2, #64	@ 0x40
 800b64a:	4082      	lsls	r2, r0
 800b64c:	4313      	orrs	r3, r2
 800b64e:	3401      	adds	r4, #1
 800b650:	9304      	str	r3, [sp, #16]
 800b652:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b656:	4829      	ldr	r0, [pc, #164]	@ (800b6fc <_vfiprintf_r+0x220>)
 800b658:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b65c:	2206      	movs	r2, #6
 800b65e:	f7f4 fdbf 	bl	80001e0 <memchr>
 800b662:	2800      	cmp	r0, #0
 800b664:	d03f      	beq.n	800b6e6 <_vfiprintf_r+0x20a>
 800b666:	4b26      	ldr	r3, [pc, #152]	@ (800b700 <_vfiprintf_r+0x224>)
 800b668:	bb1b      	cbnz	r3, 800b6b2 <_vfiprintf_r+0x1d6>
 800b66a:	9b03      	ldr	r3, [sp, #12]
 800b66c:	3307      	adds	r3, #7
 800b66e:	f023 0307 	bic.w	r3, r3, #7
 800b672:	3308      	adds	r3, #8
 800b674:	9303      	str	r3, [sp, #12]
 800b676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b678:	443b      	add	r3, r7
 800b67a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b67c:	e76a      	b.n	800b554 <_vfiprintf_r+0x78>
 800b67e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b682:	460c      	mov	r4, r1
 800b684:	2001      	movs	r0, #1
 800b686:	e7a8      	b.n	800b5da <_vfiprintf_r+0xfe>
 800b688:	2300      	movs	r3, #0
 800b68a:	3401      	adds	r4, #1
 800b68c:	9305      	str	r3, [sp, #20]
 800b68e:	4619      	mov	r1, r3
 800b690:	f04f 0c0a 	mov.w	ip, #10
 800b694:	4620      	mov	r0, r4
 800b696:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b69a:	3a30      	subs	r2, #48	@ 0x30
 800b69c:	2a09      	cmp	r2, #9
 800b69e:	d903      	bls.n	800b6a8 <_vfiprintf_r+0x1cc>
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d0c6      	beq.n	800b632 <_vfiprintf_r+0x156>
 800b6a4:	9105      	str	r1, [sp, #20]
 800b6a6:	e7c4      	b.n	800b632 <_vfiprintf_r+0x156>
 800b6a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6ac:	4604      	mov	r4, r0
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	e7f0      	b.n	800b694 <_vfiprintf_r+0x1b8>
 800b6b2:	ab03      	add	r3, sp, #12
 800b6b4:	9300      	str	r3, [sp, #0]
 800b6b6:	462a      	mov	r2, r5
 800b6b8:	4b12      	ldr	r3, [pc, #72]	@ (800b704 <_vfiprintf_r+0x228>)
 800b6ba:	a904      	add	r1, sp, #16
 800b6bc:	4630      	mov	r0, r6
 800b6be:	f3af 8000 	nop.w
 800b6c2:	4607      	mov	r7, r0
 800b6c4:	1c78      	adds	r0, r7, #1
 800b6c6:	d1d6      	bne.n	800b676 <_vfiprintf_r+0x19a>
 800b6c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6ca:	07d9      	lsls	r1, r3, #31
 800b6cc:	d405      	bmi.n	800b6da <_vfiprintf_r+0x1fe>
 800b6ce:	89ab      	ldrh	r3, [r5, #12]
 800b6d0:	059a      	lsls	r2, r3, #22
 800b6d2:	d402      	bmi.n	800b6da <_vfiprintf_r+0x1fe>
 800b6d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6d6:	f7ff fc51 	bl	800af7c <__retarget_lock_release_recursive>
 800b6da:	89ab      	ldrh	r3, [r5, #12]
 800b6dc:	065b      	lsls	r3, r3, #25
 800b6de:	f53f af1f 	bmi.w	800b520 <_vfiprintf_r+0x44>
 800b6e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6e4:	e71e      	b.n	800b524 <_vfiprintf_r+0x48>
 800b6e6:	ab03      	add	r3, sp, #12
 800b6e8:	9300      	str	r3, [sp, #0]
 800b6ea:	462a      	mov	r2, r5
 800b6ec:	4b05      	ldr	r3, [pc, #20]	@ (800b704 <_vfiprintf_r+0x228>)
 800b6ee:	a904      	add	r1, sp, #16
 800b6f0:	4630      	mov	r0, r6
 800b6f2:	f000 f879 	bl	800b7e8 <_printf_i>
 800b6f6:	e7e4      	b.n	800b6c2 <_vfiprintf_r+0x1e6>
 800b6f8:	0800c545 	.word	0x0800c545
 800b6fc:	0800c54f 	.word	0x0800c54f
 800b700:	00000000 	.word	0x00000000
 800b704:	0800b4b7 	.word	0x0800b4b7
 800b708:	0800c54b 	.word	0x0800c54b

0800b70c <_printf_common>:
 800b70c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b710:	4616      	mov	r6, r2
 800b712:	4698      	mov	r8, r3
 800b714:	688a      	ldr	r2, [r1, #8]
 800b716:	690b      	ldr	r3, [r1, #16]
 800b718:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b71c:	4293      	cmp	r3, r2
 800b71e:	bfb8      	it	lt
 800b720:	4613      	movlt	r3, r2
 800b722:	6033      	str	r3, [r6, #0]
 800b724:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b728:	4607      	mov	r7, r0
 800b72a:	460c      	mov	r4, r1
 800b72c:	b10a      	cbz	r2, 800b732 <_printf_common+0x26>
 800b72e:	3301      	adds	r3, #1
 800b730:	6033      	str	r3, [r6, #0]
 800b732:	6823      	ldr	r3, [r4, #0]
 800b734:	0699      	lsls	r1, r3, #26
 800b736:	bf42      	ittt	mi
 800b738:	6833      	ldrmi	r3, [r6, #0]
 800b73a:	3302      	addmi	r3, #2
 800b73c:	6033      	strmi	r3, [r6, #0]
 800b73e:	6825      	ldr	r5, [r4, #0]
 800b740:	f015 0506 	ands.w	r5, r5, #6
 800b744:	d106      	bne.n	800b754 <_printf_common+0x48>
 800b746:	f104 0a19 	add.w	sl, r4, #25
 800b74a:	68e3      	ldr	r3, [r4, #12]
 800b74c:	6832      	ldr	r2, [r6, #0]
 800b74e:	1a9b      	subs	r3, r3, r2
 800b750:	42ab      	cmp	r3, r5
 800b752:	dc26      	bgt.n	800b7a2 <_printf_common+0x96>
 800b754:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b758:	6822      	ldr	r2, [r4, #0]
 800b75a:	3b00      	subs	r3, #0
 800b75c:	bf18      	it	ne
 800b75e:	2301      	movne	r3, #1
 800b760:	0692      	lsls	r2, r2, #26
 800b762:	d42b      	bmi.n	800b7bc <_printf_common+0xb0>
 800b764:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b768:	4641      	mov	r1, r8
 800b76a:	4638      	mov	r0, r7
 800b76c:	47c8      	blx	r9
 800b76e:	3001      	adds	r0, #1
 800b770:	d01e      	beq.n	800b7b0 <_printf_common+0xa4>
 800b772:	6823      	ldr	r3, [r4, #0]
 800b774:	6922      	ldr	r2, [r4, #16]
 800b776:	f003 0306 	and.w	r3, r3, #6
 800b77a:	2b04      	cmp	r3, #4
 800b77c:	bf02      	ittt	eq
 800b77e:	68e5      	ldreq	r5, [r4, #12]
 800b780:	6833      	ldreq	r3, [r6, #0]
 800b782:	1aed      	subeq	r5, r5, r3
 800b784:	68a3      	ldr	r3, [r4, #8]
 800b786:	bf0c      	ite	eq
 800b788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b78c:	2500      	movne	r5, #0
 800b78e:	4293      	cmp	r3, r2
 800b790:	bfc4      	itt	gt
 800b792:	1a9b      	subgt	r3, r3, r2
 800b794:	18ed      	addgt	r5, r5, r3
 800b796:	2600      	movs	r6, #0
 800b798:	341a      	adds	r4, #26
 800b79a:	42b5      	cmp	r5, r6
 800b79c:	d11a      	bne.n	800b7d4 <_printf_common+0xc8>
 800b79e:	2000      	movs	r0, #0
 800b7a0:	e008      	b.n	800b7b4 <_printf_common+0xa8>
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	4652      	mov	r2, sl
 800b7a6:	4641      	mov	r1, r8
 800b7a8:	4638      	mov	r0, r7
 800b7aa:	47c8      	blx	r9
 800b7ac:	3001      	adds	r0, #1
 800b7ae:	d103      	bne.n	800b7b8 <_printf_common+0xac>
 800b7b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b7b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7b8:	3501      	adds	r5, #1
 800b7ba:	e7c6      	b.n	800b74a <_printf_common+0x3e>
 800b7bc:	18e1      	adds	r1, r4, r3
 800b7be:	1c5a      	adds	r2, r3, #1
 800b7c0:	2030      	movs	r0, #48	@ 0x30
 800b7c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b7c6:	4422      	add	r2, r4
 800b7c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b7cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b7d0:	3302      	adds	r3, #2
 800b7d2:	e7c7      	b.n	800b764 <_printf_common+0x58>
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	4622      	mov	r2, r4
 800b7d8:	4641      	mov	r1, r8
 800b7da:	4638      	mov	r0, r7
 800b7dc:	47c8      	blx	r9
 800b7de:	3001      	adds	r0, #1
 800b7e0:	d0e6      	beq.n	800b7b0 <_printf_common+0xa4>
 800b7e2:	3601      	adds	r6, #1
 800b7e4:	e7d9      	b.n	800b79a <_printf_common+0x8e>
	...

0800b7e8 <_printf_i>:
 800b7e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7ec:	7e0f      	ldrb	r7, [r1, #24]
 800b7ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7f0:	2f78      	cmp	r7, #120	@ 0x78
 800b7f2:	4691      	mov	r9, r2
 800b7f4:	4680      	mov	r8, r0
 800b7f6:	460c      	mov	r4, r1
 800b7f8:	469a      	mov	sl, r3
 800b7fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b7fe:	d807      	bhi.n	800b810 <_printf_i+0x28>
 800b800:	2f62      	cmp	r7, #98	@ 0x62
 800b802:	d80a      	bhi.n	800b81a <_printf_i+0x32>
 800b804:	2f00      	cmp	r7, #0
 800b806:	f000 80d1 	beq.w	800b9ac <_printf_i+0x1c4>
 800b80a:	2f58      	cmp	r7, #88	@ 0x58
 800b80c:	f000 80b8 	beq.w	800b980 <_printf_i+0x198>
 800b810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b818:	e03a      	b.n	800b890 <_printf_i+0xa8>
 800b81a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b81e:	2b15      	cmp	r3, #21
 800b820:	d8f6      	bhi.n	800b810 <_printf_i+0x28>
 800b822:	a101      	add	r1, pc, #4	@ (adr r1, 800b828 <_printf_i+0x40>)
 800b824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b828:	0800b881 	.word	0x0800b881
 800b82c:	0800b895 	.word	0x0800b895
 800b830:	0800b811 	.word	0x0800b811
 800b834:	0800b811 	.word	0x0800b811
 800b838:	0800b811 	.word	0x0800b811
 800b83c:	0800b811 	.word	0x0800b811
 800b840:	0800b895 	.word	0x0800b895
 800b844:	0800b811 	.word	0x0800b811
 800b848:	0800b811 	.word	0x0800b811
 800b84c:	0800b811 	.word	0x0800b811
 800b850:	0800b811 	.word	0x0800b811
 800b854:	0800b993 	.word	0x0800b993
 800b858:	0800b8bf 	.word	0x0800b8bf
 800b85c:	0800b94d 	.word	0x0800b94d
 800b860:	0800b811 	.word	0x0800b811
 800b864:	0800b811 	.word	0x0800b811
 800b868:	0800b9b5 	.word	0x0800b9b5
 800b86c:	0800b811 	.word	0x0800b811
 800b870:	0800b8bf 	.word	0x0800b8bf
 800b874:	0800b811 	.word	0x0800b811
 800b878:	0800b811 	.word	0x0800b811
 800b87c:	0800b955 	.word	0x0800b955
 800b880:	6833      	ldr	r3, [r6, #0]
 800b882:	1d1a      	adds	r2, r3, #4
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	6032      	str	r2, [r6, #0]
 800b888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b88c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b890:	2301      	movs	r3, #1
 800b892:	e09c      	b.n	800b9ce <_printf_i+0x1e6>
 800b894:	6833      	ldr	r3, [r6, #0]
 800b896:	6820      	ldr	r0, [r4, #0]
 800b898:	1d19      	adds	r1, r3, #4
 800b89a:	6031      	str	r1, [r6, #0]
 800b89c:	0606      	lsls	r6, r0, #24
 800b89e:	d501      	bpl.n	800b8a4 <_printf_i+0xbc>
 800b8a0:	681d      	ldr	r5, [r3, #0]
 800b8a2:	e003      	b.n	800b8ac <_printf_i+0xc4>
 800b8a4:	0645      	lsls	r5, r0, #25
 800b8a6:	d5fb      	bpl.n	800b8a0 <_printf_i+0xb8>
 800b8a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b8ac:	2d00      	cmp	r5, #0
 800b8ae:	da03      	bge.n	800b8b8 <_printf_i+0xd0>
 800b8b0:	232d      	movs	r3, #45	@ 0x2d
 800b8b2:	426d      	negs	r5, r5
 800b8b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8b8:	4858      	ldr	r0, [pc, #352]	@ (800ba1c <_printf_i+0x234>)
 800b8ba:	230a      	movs	r3, #10
 800b8bc:	e011      	b.n	800b8e2 <_printf_i+0xfa>
 800b8be:	6821      	ldr	r1, [r4, #0]
 800b8c0:	6833      	ldr	r3, [r6, #0]
 800b8c2:	0608      	lsls	r0, r1, #24
 800b8c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b8c8:	d402      	bmi.n	800b8d0 <_printf_i+0xe8>
 800b8ca:	0649      	lsls	r1, r1, #25
 800b8cc:	bf48      	it	mi
 800b8ce:	b2ad      	uxthmi	r5, r5
 800b8d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b8d2:	4852      	ldr	r0, [pc, #328]	@ (800ba1c <_printf_i+0x234>)
 800b8d4:	6033      	str	r3, [r6, #0]
 800b8d6:	bf14      	ite	ne
 800b8d8:	230a      	movne	r3, #10
 800b8da:	2308      	moveq	r3, #8
 800b8dc:	2100      	movs	r1, #0
 800b8de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b8e2:	6866      	ldr	r6, [r4, #4]
 800b8e4:	60a6      	str	r6, [r4, #8]
 800b8e6:	2e00      	cmp	r6, #0
 800b8e8:	db05      	blt.n	800b8f6 <_printf_i+0x10e>
 800b8ea:	6821      	ldr	r1, [r4, #0]
 800b8ec:	432e      	orrs	r6, r5
 800b8ee:	f021 0104 	bic.w	r1, r1, #4
 800b8f2:	6021      	str	r1, [r4, #0]
 800b8f4:	d04b      	beq.n	800b98e <_printf_i+0x1a6>
 800b8f6:	4616      	mov	r6, r2
 800b8f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8fc:	fb03 5711 	mls	r7, r3, r1, r5
 800b900:	5dc7      	ldrb	r7, [r0, r7]
 800b902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b906:	462f      	mov	r7, r5
 800b908:	42bb      	cmp	r3, r7
 800b90a:	460d      	mov	r5, r1
 800b90c:	d9f4      	bls.n	800b8f8 <_printf_i+0x110>
 800b90e:	2b08      	cmp	r3, #8
 800b910:	d10b      	bne.n	800b92a <_printf_i+0x142>
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	07df      	lsls	r7, r3, #31
 800b916:	d508      	bpl.n	800b92a <_printf_i+0x142>
 800b918:	6923      	ldr	r3, [r4, #16]
 800b91a:	6861      	ldr	r1, [r4, #4]
 800b91c:	4299      	cmp	r1, r3
 800b91e:	bfde      	ittt	le
 800b920:	2330      	movle	r3, #48	@ 0x30
 800b922:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b926:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b92a:	1b92      	subs	r2, r2, r6
 800b92c:	6122      	str	r2, [r4, #16]
 800b92e:	f8cd a000 	str.w	sl, [sp]
 800b932:	464b      	mov	r3, r9
 800b934:	aa03      	add	r2, sp, #12
 800b936:	4621      	mov	r1, r4
 800b938:	4640      	mov	r0, r8
 800b93a:	f7ff fee7 	bl	800b70c <_printf_common>
 800b93e:	3001      	adds	r0, #1
 800b940:	d14a      	bne.n	800b9d8 <_printf_i+0x1f0>
 800b942:	f04f 30ff 	mov.w	r0, #4294967295
 800b946:	b004      	add	sp, #16
 800b948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b94c:	6823      	ldr	r3, [r4, #0]
 800b94e:	f043 0320 	orr.w	r3, r3, #32
 800b952:	6023      	str	r3, [r4, #0]
 800b954:	4832      	ldr	r0, [pc, #200]	@ (800ba20 <_printf_i+0x238>)
 800b956:	2778      	movs	r7, #120	@ 0x78
 800b958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b95c:	6823      	ldr	r3, [r4, #0]
 800b95e:	6831      	ldr	r1, [r6, #0]
 800b960:	061f      	lsls	r7, r3, #24
 800b962:	f851 5b04 	ldr.w	r5, [r1], #4
 800b966:	d402      	bmi.n	800b96e <_printf_i+0x186>
 800b968:	065f      	lsls	r7, r3, #25
 800b96a:	bf48      	it	mi
 800b96c:	b2ad      	uxthmi	r5, r5
 800b96e:	6031      	str	r1, [r6, #0]
 800b970:	07d9      	lsls	r1, r3, #31
 800b972:	bf44      	itt	mi
 800b974:	f043 0320 	orrmi.w	r3, r3, #32
 800b978:	6023      	strmi	r3, [r4, #0]
 800b97a:	b11d      	cbz	r5, 800b984 <_printf_i+0x19c>
 800b97c:	2310      	movs	r3, #16
 800b97e:	e7ad      	b.n	800b8dc <_printf_i+0xf4>
 800b980:	4826      	ldr	r0, [pc, #152]	@ (800ba1c <_printf_i+0x234>)
 800b982:	e7e9      	b.n	800b958 <_printf_i+0x170>
 800b984:	6823      	ldr	r3, [r4, #0]
 800b986:	f023 0320 	bic.w	r3, r3, #32
 800b98a:	6023      	str	r3, [r4, #0]
 800b98c:	e7f6      	b.n	800b97c <_printf_i+0x194>
 800b98e:	4616      	mov	r6, r2
 800b990:	e7bd      	b.n	800b90e <_printf_i+0x126>
 800b992:	6833      	ldr	r3, [r6, #0]
 800b994:	6825      	ldr	r5, [r4, #0]
 800b996:	6961      	ldr	r1, [r4, #20]
 800b998:	1d18      	adds	r0, r3, #4
 800b99a:	6030      	str	r0, [r6, #0]
 800b99c:	062e      	lsls	r6, r5, #24
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	d501      	bpl.n	800b9a6 <_printf_i+0x1be>
 800b9a2:	6019      	str	r1, [r3, #0]
 800b9a4:	e002      	b.n	800b9ac <_printf_i+0x1c4>
 800b9a6:	0668      	lsls	r0, r5, #25
 800b9a8:	d5fb      	bpl.n	800b9a2 <_printf_i+0x1ba>
 800b9aa:	8019      	strh	r1, [r3, #0]
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	6123      	str	r3, [r4, #16]
 800b9b0:	4616      	mov	r6, r2
 800b9b2:	e7bc      	b.n	800b92e <_printf_i+0x146>
 800b9b4:	6833      	ldr	r3, [r6, #0]
 800b9b6:	1d1a      	adds	r2, r3, #4
 800b9b8:	6032      	str	r2, [r6, #0]
 800b9ba:	681e      	ldr	r6, [r3, #0]
 800b9bc:	6862      	ldr	r2, [r4, #4]
 800b9be:	2100      	movs	r1, #0
 800b9c0:	4630      	mov	r0, r6
 800b9c2:	f7f4 fc0d 	bl	80001e0 <memchr>
 800b9c6:	b108      	cbz	r0, 800b9cc <_printf_i+0x1e4>
 800b9c8:	1b80      	subs	r0, r0, r6
 800b9ca:	6060      	str	r0, [r4, #4]
 800b9cc:	6863      	ldr	r3, [r4, #4]
 800b9ce:	6123      	str	r3, [r4, #16]
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9d6:	e7aa      	b.n	800b92e <_printf_i+0x146>
 800b9d8:	6923      	ldr	r3, [r4, #16]
 800b9da:	4632      	mov	r2, r6
 800b9dc:	4649      	mov	r1, r9
 800b9de:	4640      	mov	r0, r8
 800b9e0:	47d0      	blx	sl
 800b9e2:	3001      	adds	r0, #1
 800b9e4:	d0ad      	beq.n	800b942 <_printf_i+0x15a>
 800b9e6:	6823      	ldr	r3, [r4, #0]
 800b9e8:	079b      	lsls	r3, r3, #30
 800b9ea:	d413      	bmi.n	800ba14 <_printf_i+0x22c>
 800b9ec:	68e0      	ldr	r0, [r4, #12]
 800b9ee:	9b03      	ldr	r3, [sp, #12]
 800b9f0:	4298      	cmp	r0, r3
 800b9f2:	bfb8      	it	lt
 800b9f4:	4618      	movlt	r0, r3
 800b9f6:	e7a6      	b.n	800b946 <_printf_i+0x15e>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	4632      	mov	r2, r6
 800b9fc:	4649      	mov	r1, r9
 800b9fe:	4640      	mov	r0, r8
 800ba00:	47d0      	blx	sl
 800ba02:	3001      	adds	r0, #1
 800ba04:	d09d      	beq.n	800b942 <_printf_i+0x15a>
 800ba06:	3501      	adds	r5, #1
 800ba08:	68e3      	ldr	r3, [r4, #12]
 800ba0a:	9903      	ldr	r1, [sp, #12]
 800ba0c:	1a5b      	subs	r3, r3, r1
 800ba0e:	42ab      	cmp	r3, r5
 800ba10:	dcf2      	bgt.n	800b9f8 <_printf_i+0x210>
 800ba12:	e7eb      	b.n	800b9ec <_printf_i+0x204>
 800ba14:	2500      	movs	r5, #0
 800ba16:	f104 0619 	add.w	r6, r4, #25
 800ba1a:	e7f5      	b.n	800ba08 <_printf_i+0x220>
 800ba1c:	0800c556 	.word	0x0800c556
 800ba20:	0800c567 	.word	0x0800c567

0800ba24 <__sflush_r>:
 800ba24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba2c:	0716      	lsls	r6, r2, #28
 800ba2e:	4605      	mov	r5, r0
 800ba30:	460c      	mov	r4, r1
 800ba32:	d454      	bmi.n	800bade <__sflush_r+0xba>
 800ba34:	684b      	ldr	r3, [r1, #4]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	dc02      	bgt.n	800ba40 <__sflush_r+0x1c>
 800ba3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	dd48      	ble.n	800bad2 <__sflush_r+0xae>
 800ba40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba42:	2e00      	cmp	r6, #0
 800ba44:	d045      	beq.n	800bad2 <__sflush_r+0xae>
 800ba46:	2300      	movs	r3, #0
 800ba48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ba4c:	682f      	ldr	r7, [r5, #0]
 800ba4e:	6a21      	ldr	r1, [r4, #32]
 800ba50:	602b      	str	r3, [r5, #0]
 800ba52:	d030      	beq.n	800bab6 <__sflush_r+0x92>
 800ba54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ba56:	89a3      	ldrh	r3, [r4, #12]
 800ba58:	0759      	lsls	r1, r3, #29
 800ba5a:	d505      	bpl.n	800ba68 <__sflush_r+0x44>
 800ba5c:	6863      	ldr	r3, [r4, #4]
 800ba5e:	1ad2      	subs	r2, r2, r3
 800ba60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ba62:	b10b      	cbz	r3, 800ba68 <__sflush_r+0x44>
 800ba64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ba66:	1ad2      	subs	r2, r2, r3
 800ba68:	2300      	movs	r3, #0
 800ba6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba6c:	6a21      	ldr	r1, [r4, #32]
 800ba6e:	4628      	mov	r0, r5
 800ba70:	47b0      	blx	r6
 800ba72:	1c43      	adds	r3, r0, #1
 800ba74:	89a3      	ldrh	r3, [r4, #12]
 800ba76:	d106      	bne.n	800ba86 <__sflush_r+0x62>
 800ba78:	6829      	ldr	r1, [r5, #0]
 800ba7a:	291d      	cmp	r1, #29
 800ba7c:	d82b      	bhi.n	800bad6 <__sflush_r+0xb2>
 800ba7e:	4a2a      	ldr	r2, [pc, #168]	@ (800bb28 <__sflush_r+0x104>)
 800ba80:	40ca      	lsrs	r2, r1
 800ba82:	07d6      	lsls	r6, r2, #31
 800ba84:	d527      	bpl.n	800bad6 <__sflush_r+0xb2>
 800ba86:	2200      	movs	r2, #0
 800ba88:	6062      	str	r2, [r4, #4]
 800ba8a:	04d9      	lsls	r1, r3, #19
 800ba8c:	6922      	ldr	r2, [r4, #16]
 800ba8e:	6022      	str	r2, [r4, #0]
 800ba90:	d504      	bpl.n	800ba9c <__sflush_r+0x78>
 800ba92:	1c42      	adds	r2, r0, #1
 800ba94:	d101      	bne.n	800ba9a <__sflush_r+0x76>
 800ba96:	682b      	ldr	r3, [r5, #0]
 800ba98:	b903      	cbnz	r3, 800ba9c <__sflush_r+0x78>
 800ba9a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba9e:	602f      	str	r7, [r5, #0]
 800baa0:	b1b9      	cbz	r1, 800bad2 <__sflush_r+0xae>
 800baa2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800baa6:	4299      	cmp	r1, r3
 800baa8:	d002      	beq.n	800bab0 <__sflush_r+0x8c>
 800baaa:	4628      	mov	r0, r5
 800baac:	f7ff fa94 	bl	800afd8 <_free_r>
 800bab0:	2300      	movs	r3, #0
 800bab2:	6363      	str	r3, [r4, #52]	@ 0x34
 800bab4:	e00d      	b.n	800bad2 <__sflush_r+0xae>
 800bab6:	2301      	movs	r3, #1
 800bab8:	4628      	mov	r0, r5
 800baba:	47b0      	blx	r6
 800babc:	4602      	mov	r2, r0
 800babe:	1c50      	adds	r0, r2, #1
 800bac0:	d1c9      	bne.n	800ba56 <__sflush_r+0x32>
 800bac2:	682b      	ldr	r3, [r5, #0]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d0c6      	beq.n	800ba56 <__sflush_r+0x32>
 800bac8:	2b1d      	cmp	r3, #29
 800baca:	d001      	beq.n	800bad0 <__sflush_r+0xac>
 800bacc:	2b16      	cmp	r3, #22
 800bace:	d11e      	bne.n	800bb0e <__sflush_r+0xea>
 800bad0:	602f      	str	r7, [r5, #0]
 800bad2:	2000      	movs	r0, #0
 800bad4:	e022      	b.n	800bb1c <__sflush_r+0xf8>
 800bad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bada:	b21b      	sxth	r3, r3
 800badc:	e01b      	b.n	800bb16 <__sflush_r+0xf2>
 800bade:	690f      	ldr	r7, [r1, #16]
 800bae0:	2f00      	cmp	r7, #0
 800bae2:	d0f6      	beq.n	800bad2 <__sflush_r+0xae>
 800bae4:	0793      	lsls	r3, r2, #30
 800bae6:	680e      	ldr	r6, [r1, #0]
 800bae8:	bf08      	it	eq
 800baea:	694b      	ldreq	r3, [r1, #20]
 800baec:	600f      	str	r7, [r1, #0]
 800baee:	bf18      	it	ne
 800baf0:	2300      	movne	r3, #0
 800baf2:	eba6 0807 	sub.w	r8, r6, r7
 800baf6:	608b      	str	r3, [r1, #8]
 800baf8:	f1b8 0f00 	cmp.w	r8, #0
 800bafc:	dde9      	ble.n	800bad2 <__sflush_r+0xae>
 800bafe:	6a21      	ldr	r1, [r4, #32]
 800bb00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bb02:	4643      	mov	r3, r8
 800bb04:	463a      	mov	r2, r7
 800bb06:	4628      	mov	r0, r5
 800bb08:	47b0      	blx	r6
 800bb0a:	2800      	cmp	r0, #0
 800bb0c:	dc08      	bgt.n	800bb20 <__sflush_r+0xfc>
 800bb0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb16:	81a3      	strh	r3, [r4, #12]
 800bb18:	f04f 30ff 	mov.w	r0, #4294967295
 800bb1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb20:	4407      	add	r7, r0
 800bb22:	eba8 0800 	sub.w	r8, r8, r0
 800bb26:	e7e7      	b.n	800baf8 <__sflush_r+0xd4>
 800bb28:	20400001 	.word	0x20400001

0800bb2c <_fflush_r>:
 800bb2c:	b538      	push	{r3, r4, r5, lr}
 800bb2e:	690b      	ldr	r3, [r1, #16]
 800bb30:	4605      	mov	r5, r0
 800bb32:	460c      	mov	r4, r1
 800bb34:	b913      	cbnz	r3, 800bb3c <_fflush_r+0x10>
 800bb36:	2500      	movs	r5, #0
 800bb38:	4628      	mov	r0, r5
 800bb3a:	bd38      	pop	{r3, r4, r5, pc}
 800bb3c:	b118      	cbz	r0, 800bb46 <_fflush_r+0x1a>
 800bb3e:	6a03      	ldr	r3, [r0, #32]
 800bb40:	b90b      	cbnz	r3, 800bb46 <_fflush_r+0x1a>
 800bb42:	f7fe ff1d 	bl	800a980 <__sinit>
 800bb46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d0f3      	beq.n	800bb36 <_fflush_r+0xa>
 800bb4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bb50:	07d0      	lsls	r0, r2, #31
 800bb52:	d404      	bmi.n	800bb5e <_fflush_r+0x32>
 800bb54:	0599      	lsls	r1, r3, #22
 800bb56:	d402      	bmi.n	800bb5e <_fflush_r+0x32>
 800bb58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb5a:	f7ff fa0e 	bl	800af7a <__retarget_lock_acquire_recursive>
 800bb5e:	4628      	mov	r0, r5
 800bb60:	4621      	mov	r1, r4
 800bb62:	f7ff ff5f 	bl	800ba24 <__sflush_r>
 800bb66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb68:	07da      	lsls	r2, r3, #31
 800bb6a:	4605      	mov	r5, r0
 800bb6c:	d4e4      	bmi.n	800bb38 <_fflush_r+0xc>
 800bb6e:	89a3      	ldrh	r3, [r4, #12]
 800bb70:	059b      	lsls	r3, r3, #22
 800bb72:	d4e1      	bmi.n	800bb38 <_fflush_r+0xc>
 800bb74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb76:	f7ff fa01 	bl	800af7c <__retarget_lock_release_recursive>
 800bb7a:	e7dd      	b.n	800bb38 <_fflush_r+0xc>

0800bb7c <fiprintf>:
 800bb7c:	b40e      	push	{r1, r2, r3}
 800bb7e:	b503      	push	{r0, r1, lr}
 800bb80:	4601      	mov	r1, r0
 800bb82:	ab03      	add	r3, sp, #12
 800bb84:	4805      	ldr	r0, [pc, #20]	@ (800bb9c <fiprintf+0x20>)
 800bb86:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb8a:	6800      	ldr	r0, [r0, #0]
 800bb8c:	9301      	str	r3, [sp, #4]
 800bb8e:	f7ff fca5 	bl	800b4dc <_vfiprintf_r>
 800bb92:	b002      	add	sp, #8
 800bb94:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb98:	b003      	add	sp, #12
 800bb9a:	4770      	bx	lr
 800bb9c:	2000001c 	.word	0x2000001c

0800bba0 <__swhatbuf_r>:
 800bba0:	b570      	push	{r4, r5, r6, lr}
 800bba2:	460c      	mov	r4, r1
 800bba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bba8:	2900      	cmp	r1, #0
 800bbaa:	b096      	sub	sp, #88	@ 0x58
 800bbac:	4615      	mov	r5, r2
 800bbae:	461e      	mov	r6, r3
 800bbb0:	da0d      	bge.n	800bbce <__swhatbuf_r+0x2e>
 800bbb2:	89a3      	ldrh	r3, [r4, #12]
 800bbb4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bbb8:	f04f 0100 	mov.w	r1, #0
 800bbbc:	bf14      	ite	ne
 800bbbe:	2340      	movne	r3, #64	@ 0x40
 800bbc0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bbc4:	2000      	movs	r0, #0
 800bbc6:	6031      	str	r1, [r6, #0]
 800bbc8:	602b      	str	r3, [r5, #0]
 800bbca:	b016      	add	sp, #88	@ 0x58
 800bbcc:	bd70      	pop	{r4, r5, r6, pc}
 800bbce:	466a      	mov	r2, sp
 800bbd0:	f000 f862 	bl	800bc98 <_fstat_r>
 800bbd4:	2800      	cmp	r0, #0
 800bbd6:	dbec      	blt.n	800bbb2 <__swhatbuf_r+0x12>
 800bbd8:	9901      	ldr	r1, [sp, #4]
 800bbda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bbde:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bbe2:	4259      	negs	r1, r3
 800bbe4:	4159      	adcs	r1, r3
 800bbe6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bbea:	e7eb      	b.n	800bbc4 <__swhatbuf_r+0x24>

0800bbec <__smakebuf_r>:
 800bbec:	898b      	ldrh	r3, [r1, #12]
 800bbee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbf0:	079d      	lsls	r5, r3, #30
 800bbf2:	4606      	mov	r6, r0
 800bbf4:	460c      	mov	r4, r1
 800bbf6:	d507      	bpl.n	800bc08 <__smakebuf_r+0x1c>
 800bbf8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bbfc:	6023      	str	r3, [r4, #0]
 800bbfe:	6123      	str	r3, [r4, #16]
 800bc00:	2301      	movs	r3, #1
 800bc02:	6163      	str	r3, [r4, #20]
 800bc04:	b003      	add	sp, #12
 800bc06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc08:	ab01      	add	r3, sp, #4
 800bc0a:	466a      	mov	r2, sp
 800bc0c:	f7ff ffc8 	bl	800bba0 <__swhatbuf_r>
 800bc10:	9f00      	ldr	r7, [sp, #0]
 800bc12:	4605      	mov	r5, r0
 800bc14:	4639      	mov	r1, r7
 800bc16:	4630      	mov	r0, r6
 800bc18:	f7ff fa52 	bl	800b0c0 <_malloc_r>
 800bc1c:	b948      	cbnz	r0, 800bc32 <__smakebuf_r+0x46>
 800bc1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc22:	059a      	lsls	r2, r3, #22
 800bc24:	d4ee      	bmi.n	800bc04 <__smakebuf_r+0x18>
 800bc26:	f023 0303 	bic.w	r3, r3, #3
 800bc2a:	f043 0302 	orr.w	r3, r3, #2
 800bc2e:	81a3      	strh	r3, [r4, #12]
 800bc30:	e7e2      	b.n	800bbf8 <__smakebuf_r+0xc>
 800bc32:	89a3      	ldrh	r3, [r4, #12]
 800bc34:	6020      	str	r0, [r4, #0]
 800bc36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc3a:	81a3      	strh	r3, [r4, #12]
 800bc3c:	9b01      	ldr	r3, [sp, #4]
 800bc3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc42:	b15b      	cbz	r3, 800bc5c <__smakebuf_r+0x70>
 800bc44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc48:	4630      	mov	r0, r6
 800bc4a:	f000 f837 	bl	800bcbc <_isatty_r>
 800bc4e:	b128      	cbz	r0, 800bc5c <__smakebuf_r+0x70>
 800bc50:	89a3      	ldrh	r3, [r4, #12]
 800bc52:	f023 0303 	bic.w	r3, r3, #3
 800bc56:	f043 0301 	orr.w	r3, r3, #1
 800bc5a:	81a3      	strh	r3, [r4, #12]
 800bc5c:	89a3      	ldrh	r3, [r4, #12]
 800bc5e:	431d      	orrs	r5, r3
 800bc60:	81a5      	strh	r5, [r4, #12]
 800bc62:	e7cf      	b.n	800bc04 <__smakebuf_r+0x18>

0800bc64 <memmove>:
 800bc64:	4288      	cmp	r0, r1
 800bc66:	b510      	push	{r4, lr}
 800bc68:	eb01 0402 	add.w	r4, r1, r2
 800bc6c:	d902      	bls.n	800bc74 <memmove+0x10>
 800bc6e:	4284      	cmp	r4, r0
 800bc70:	4623      	mov	r3, r4
 800bc72:	d807      	bhi.n	800bc84 <memmove+0x20>
 800bc74:	1e43      	subs	r3, r0, #1
 800bc76:	42a1      	cmp	r1, r4
 800bc78:	d008      	beq.n	800bc8c <memmove+0x28>
 800bc7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc82:	e7f8      	b.n	800bc76 <memmove+0x12>
 800bc84:	4402      	add	r2, r0
 800bc86:	4601      	mov	r1, r0
 800bc88:	428a      	cmp	r2, r1
 800bc8a:	d100      	bne.n	800bc8e <memmove+0x2a>
 800bc8c:	bd10      	pop	{r4, pc}
 800bc8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc96:	e7f7      	b.n	800bc88 <memmove+0x24>

0800bc98 <_fstat_r>:
 800bc98:	b538      	push	{r3, r4, r5, lr}
 800bc9a:	4d07      	ldr	r5, [pc, #28]	@ (800bcb8 <_fstat_r+0x20>)
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	4604      	mov	r4, r0
 800bca0:	4608      	mov	r0, r1
 800bca2:	4611      	mov	r1, r2
 800bca4:	602b      	str	r3, [r5, #0]
 800bca6:	f7f5 fd25 	bl	80016f4 <_fstat>
 800bcaa:	1c43      	adds	r3, r0, #1
 800bcac:	d102      	bne.n	800bcb4 <_fstat_r+0x1c>
 800bcae:	682b      	ldr	r3, [r5, #0]
 800bcb0:	b103      	cbz	r3, 800bcb4 <_fstat_r+0x1c>
 800bcb2:	6023      	str	r3, [r4, #0]
 800bcb4:	bd38      	pop	{r3, r4, r5, pc}
 800bcb6:	bf00      	nop
 800bcb8:	200031fc 	.word	0x200031fc

0800bcbc <_isatty_r>:
 800bcbc:	b538      	push	{r3, r4, r5, lr}
 800bcbe:	4d06      	ldr	r5, [pc, #24]	@ (800bcd8 <_isatty_r+0x1c>)
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	4604      	mov	r4, r0
 800bcc4:	4608      	mov	r0, r1
 800bcc6:	602b      	str	r3, [r5, #0]
 800bcc8:	f7f5 fd24 	bl	8001714 <_isatty>
 800bccc:	1c43      	adds	r3, r0, #1
 800bcce:	d102      	bne.n	800bcd6 <_isatty_r+0x1a>
 800bcd0:	682b      	ldr	r3, [r5, #0]
 800bcd2:	b103      	cbz	r3, 800bcd6 <_isatty_r+0x1a>
 800bcd4:	6023      	str	r3, [r4, #0]
 800bcd6:	bd38      	pop	{r3, r4, r5, pc}
 800bcd8:	200031fc 	.word	0x200031fc

0800bcdc <_sbrk_r>:
 800bcdc:	b538      	push	{r3, r4, r5, lr}
 800bcde:	4d06      	ldr	r5, [pc, #24]	@ (800bcf8 <_sbrk_r+0x1c>)
 800bce0:	2300      	movs	r3, #0
 800bce2:	4604      	mov	r4, r0
 800bce4:	4608      	mov	r0, r1
 800bce6:	602b      	str	r3, [r5, #0]
 800bce8:	f7f5 fd2c 	bl	8001744 <_sbrk>
 800bcec:	1c43      	adds	r3, r0, #1
 800bcee:	d102      	bne.n	800bcf6 <_sbrk_r+0x1a>
 800bcf0:	682b      	ldr	r3, [r5, #0]
 800bcf2:	b103      	cbz	r3, 800bcf6 <_sbrk_r+0x1a>
 800bcf4:	6023      	str	r3, [r4, #0]
 800bcf6:	bd38      	pop	{r3, r4, r5, pc}
 800bcf8:	200031fc 	.word	0x200031fc

0800bcfc <abort>:
 800bcfc:	b508      	push	{r3, lr}
 800bcfe:	2006      	movs	r0, #6
 800bd00:	f000 f85a 	bl	800bdb8 <raise>
 800bd04:	2001      	movs	r0, #1
 800bd06:	f7f5 fcc1 	bl	800168c <_exit>

0800bd0a <_realloc_r>:
 800bd0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd0e:	4607      	mov	r7, r0
 800bd10:	4614      	mov	r4, r2
 800bd12:	460d      	mov	r5, r1
 800bd14:	b921      	cbnz	r1, 800bd20 <_realloc_r+0x16>
 800bd16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd1a:	4611      	mov	r1, r2
 800bd1c:	f7ff b9d0 	b.w	800b0c0 <_malloc_r>
 800bd20:	b92a      	cbnz	r2, 800bd2e <_realloc_r+0x24>
 800bd22:	f7ff f959 	bl	800afd8 <_free_r>
 800bd26:	4625      	mov	r5, r4
 800bd28:	4628      	mov	r0, r5
 800bd2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd2e:	f000 f85f 	bl	800bdf0 <_malloc_usable_size_r>
 800bd32:	4284      	cmp	r4, r0
 800bd34:	4606      	mov	r6, r0
 800bd36:	d802      	bhi.n	800bd3e <_realloc_r+0x34>
 800bd38:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bd3c:	d8f4      	bhi.n	800bd28 <_realloc_r+0x1e>
 800bd3e:	4621      	mov	r1, r4
 800bd40:	4638      	mov	r0, r7
 800bd42:	f7ff f9bd 	bl	800b0c0 <_malloc_r>
 800bd46:	4680      	mov	r8, r0
 800bd48:	b908      	cbnz	r0, 800bd4e <_realloc_r+0x44>
 800bd4a:	4645      	mov	r5, r8
 800bd4c:	e7ec      	b.n	800bd28 <_realloc_r+0x1e>
 800bd4e:	42b4      	cmp	r4, r6
 800bd50:	4622      	mov	r2, r4
 800bd52:	4629      	mov	r1, r5
 800bd54:	bf28      	it	cs
 800bd56:	4632      	movcs	r2, r6
 800bd58:	f7ff f911 	bl	800af7e <memcpy>
 800bd5c:	4629      	mov	r1, r5
 800bd5e:	4638      	mov	r0, r7
 800bd60:	f7ff f93a 	bl	800afd8 <_free_r>
 800bd64:	e7f1      	b.n	800bd4a <_realloc_r+0x40>

0800bd66 <_raise_r>:
 800bd66:	291f      	cmp	r1, #31
 800bd68:	b538      	push	{r3, r4, r5, lr}
 800bd6a:	4605      	mov	r5, r0
 800bd6c:	460c      	mov	r4, r1
 800bd6e:	d904      	bls.n	800bd7a <_raise_r+0x14>
 800bd70:	2316      	movs	r3, #22
 800bd72:	6003      	str	r3, [r0, #0]
 800bd74:	f04f 30ff 	mov.w	r0, #4294967295
 800bd78:	bd38      	pop	{r3, r4, r5, pc}
 800bd7a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd7c:	b112      	cbz	r2, 800bd84 <_raise_r+0x1e>
 800bd7e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd82:	b94b      	cbnz	r3, 800bd98 <_raise_r+0x32>
 800bd84:	4628      	mov	r0, r5
 800bd86:	f000 f831 	bl	800bdec <_getpid_r>
 800bd8a:	4622      	mov	r2, r4
 800bd8c:	4601      	mov	r1, r0
 800bd8e:	4628      	mov	r0, r5
 800bd90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd94:	f000 b818 	b.w	800bdc8 <_kill_r>
 800bd98:	2b01      	cmp	r3, #1
 800bd9a:	d00a      	beq.n	800bdb2 <_raise_r+0x4c>
 800bd9c:	1c59      	adds	r1, r3, #1
 800bd9e:	d103      	bne.n	800bda8 <_raise_r+0x42>
 800bda0:	2316      	movs	r3, #22
 800bda2:	6003      	str	r3, [r0, #0]
 800bda4:	2001      	movs	r0, #1
 800bda6:	e7e7      	b.n	800bd78 <_raise_r+0x12>
 800bda8:	2100      	movs	r1, #0
 800bdaa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bdae:	4620      	mov	r0, r4
 800bdb0:	4798      	blx	r3
 800bdb2:	2000      	movs	r0, #0
 800bdb4:	e7e0      	b.n	800bd78 <_raise_r+0x12>
	...

0800bdb8 <raise>:
 800bdb8:	4b02      	ldr	r3, [pc, #8]	@ (800bdc4 <raise+0xc>)
 800bdba:	4601      	mov	r1, r0
 800bdbc:	6818      	ldr	r0, [r3, #0]
 800bdbe:	f7ff bfd2 	b.w	800bd66 <_raise_r>
 800bdc2:	bf00      	nop
 800bdc4:	2000001c 	.word	0x2000001c

0800bdc8 <_kill_r>:
 800bdc8:	b538      	push	{r3, r4, r5, lr}
 800bdca:	4d07      	ldr	r5, [pc, #28]	@ (800bde8 <_kill_r+0x20>)
 800bdcc:	2300      	movs	r3, #0
 800bdce:	4604      	mov	r4, r0
 800bdd0:	4608      	mov	r0, r1
 800bdd2:	4611      	mov	r1, r2
 800bdd4:	602b      	str	r3, [r5, #0]
 800bdd6:	f7f5 fc49 	bl	800166c <_kill>
 800bdda:	1c43      	adds	r3, r0, #1
 800bddc:	d102      	bne.n	800bde4 <_kill_r+0x1c>
 800bdde:	682b      	ldr	r3, [r5, #0]
 800bde0:	b103      	cbz	r3, 800bde4 <_kill_r+0x1c>
 800bde2:	6023      	str	r3, [r4, #0]
 800bde4:	bd38      	pop	{r3, r4, r5, pc}
 800bde6:	bf00      	nop
 800bde8:	200031fc 	.word	0x200031fc

0800bdec <_getpid_r>:
 800bdec:	f7f5 bc36 	b.w	800165c <_getpid>

0800bdf0 <_malloc_usable_size_r>:
 800bdf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdf4:	1f18      	subs	r0, r3, #4
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	bfbc      	itt	lt
 800bdfa:	580b      	ldrlt	r3, [r1, r0]
 800bdfc:	18c0      	addlt	r0, r0, r3
 800bdfe:	4770      	bx	lr

0800be00 <_init>:
 800be00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be02:	bf00      	nop
 800be04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be06:	bc08      	pop	{r3}
 800be08:	469e      	mov	lr, r3
 800be0a:	4770      	bx	lr

0800be0c <_fini>:
 800be0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be0e:	bf00      	nop
 800be10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be12:	bc08      	pop	{r3}
 800be14:	469e      	mov	lr, r3
 800be16:	4770      	bx	lr
