
STATE_MACHINE_TIMER_POTANSIYO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000682  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000c8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000014c  00800100  00800100  00000682  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  00000682  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 0000001c  00000000  00000000  000006b1  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000098  00000000  00000000  000006cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001071  00000000  00000000  00000765  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000817  00000000  00000000  000017d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000004db  00000000  00000000  00001fed  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000018c  00000000  00000000  000024c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000255  00000000  00000000  00002654  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000271  00000000  00000000  000028a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00002b1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  000005bc  000005bc  00000670  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002bc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .text.__vector_21 0000001e  00000540  00000540  000005f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.adc_init_rig 00000022  000004fc  000004fc  000005b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.adc_pin_enable 0000001e  0000055e  0000055e  00000612  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.adc_pin_disable 00000022  0000051e  0000051e  000005d2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.adc_pin_select 00000012  00000592  00000592  00000646  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.adc_convert 00000044  0000041a  0000041a  000004ce  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.set_adc_sample_amount 00000006  000005b0  000005b0  00000664  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .data.adc_convert_done 00000001  0080024c  000005ca  0000067e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 23 .text.set_counter 00000006  000005b6  000005b6  0000066a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.inc_counter 0000000c  000005a4  000005a4  00000658  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.__vector_11 00000032  000004a2  000004a2  00000556  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.__vector_12 00000194  00000286  00000286  0000033a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.__vector_10 00000044  0000045e  0000045e  00000512  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.main    000001be  000000c8  000000c8  0000017c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .data.toogle_C 00000001  0080024d  000005cb  0000067f  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 30 .data.toogle_B 00000001  0080024e  000005cc  00000680  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 31 .data.toogle_A 00000001  0080024f  000005cd  00000681  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 32 .text.libgcc.div 00000028  000004d4  000004d4  00000588  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.__dummy_fini 00000002  000005c4  000005c4  00000678  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.__dummy_funcs_on_exit 00000002  000005c6  000005c6  0000067a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.__dummy_simulator_exit 00000002  000005c8  000005c8  0000067c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.exit    00000016  0000057c  0000057c  00000630  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text._Exit   00000004  000005c0  000005c0  00000674  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3a 00 	jmp	0x74	; 0x74 <__ctors_end>
   4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
   8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
   c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  10:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  14:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  18:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  1c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  20:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  24:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  28:	0c 94 2f 02 	jmp	0x45e	; 0x45e <__vector_10>
  2c:	0c 94 51 02 	jmp	0x4a2	; 0x4a2 <__vector_11>
  30:	0c 94 43 01 	jmp	0x286	; 0x286 <__vector_12>
  34:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  38:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  3c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  40:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  44:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  48:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  4c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  50:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  54:	0c 94 a0 02 	jmp	0x540	; 0x540 <__vector_21>
  58:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  5c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  60:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
  64:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>

00000068 <.dinit>:
  68:	01 00       	.word	0x0001	; ????
  6a:	02 4c       	sbci	r16, 0xC2	; 194
  6c:	80 02       	muls	r24, r16
  6e:	4c 02       	muls	r20, r28
  70:	50 00       	.word	0x0050	; ????
  72:	05 ca       	rjmp	.-3062   	; 0xfffff47e <__eeprom_end+0xff7ef47e>

00000074 <__ctors_end>:
  74:	11 24       	eor	r1, r1
  76:	1f be       	out	0x3f, r1	; 63
  78:	cf ef       	ldi	r28, 0xFF	; 255
  7a:	d8 e0       	ldi	r29, 0x08	; 8
  7c:	de bf       	out	0x3e, r29	; 62
  7e:	cd bf       	out	0x3d, r28	; 61

00000080 <__do_copy_data>:
  80:	e8 e6       	ldi	r30, 0x68	; 104
  82:	f0 e0       	ldi	r31, 0x00	; 0
  84:	40 e0       	ldi	r20, 0x00	; 0
  86:	17 c0       	rjmp	.+46     	; 0xb6 <__do_clear_bss+0x8>
  88:	b5 91       	lpm	r27, Z+
  8a:	a5 91       	lpm	r26, Z+
  8c:	35 91       	lpm	r19, Z+
  8e:	25 91       	lpm	r18, Z+
  90:	05 91       	lpm	r16, Z+
  92:	07 fd       	sbrc	r16, 7
  94:	0c c0       	rjmp	.+24     	; 0xae <__do_clear_bss>
  96:	95 91       	lpm	r25, Z+
  98:	85 91       	lpm	r24, Z+
  9a:	ef 01       	movw	r28, r30
  9c:	f9 2f       	mov	r31, r25
  9e:	e8 2f       	mov	r30, r24
  a0:	05 90       	lpm	r0, Z+
  a2:	0d 92       	st	X+, r0
  a4:	a2 17       	cp	r26, r18
  a6:	b3 07       	cpc	r27, r19
  a8:	d9 f7       	brne	.-10     	; 0xa0 <__do_copy_data+0x20>
  aa:	fe 01       	movw	r30, r28
  ac:	04 c0       	rjmp	.+8      	; 0xb6 <__do_clear_bss+0x8>

000000ae <__do_clear_bss>:
  ae:	1d 92       	st	X+, r1
  b0:	a2 17       	cp	r26, r18
  b2:	b3 07       	cpc	r27, r19
  b4:	e1 f7       	brne	.-8      	; 0xae <__do_clear_bss>
  b6:	e4 37       	cpi	r30, 0x74	; 116
  b8:	f4 07       	cpc	r31, r20
  ba:	31 f7       	brne	.-52     	; 0x88 <__do_copy_data+0x8>
  bc:	0e 94 64 00 	call	0xc8	; 0xc8 <_etext>
  c0:	0c 94 be 02 	jmp	0x57c	; 0x57c <exit>

000000c4 <_exit>:
  c4:	f8 94       	cli

000000c6 <__stop_program>:
  c6:	ff cf       	rjmp	.-2      	; 0xc6 <__stop_program>

Disassembly of section .text:

000005bc <__bad_interrupt>:
 5bc:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.__vector_21:

00000540 <__vector_21>:
//volatile float CoefA;
//volatile unsigned long int_coefA;
//volatile unsigned long int_coefB;

 volatile static uint8_t adc_convert_done = 1;
 ISR(ADC_vect){
 540:	1f 92       	push	r1
 542:	0f 92       	push	r0
 544:	0f b6       	in	r0, 0x3f	; 63
 546:	0f 92       	push	r0
 548:	11 24       	eor	r1, r1
 54a:	8f 93       	push	r24
	adc_convert_done = 1;
 54c:	81 e0       	ldi	r24, 0x01	; 1
 54e:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <_end>
 }
 552:	8f 91       	pop	r24
 554:	0f 90       	pop	r0
 556:	0f be       	out	0x3f, r0	; 63
 558:	0f 90       	pop	r0
 55a:	1f 90       	pop	r1
 55c:	18 95       	reti

Disassembly of section .text.adc_init_rig:

000004fc <adc_init_rig>:
// 	int_coefB = 104858 ;//(1-CoefA)*(1<<18);
// }
*/

void adc_init_rig(void){
	ADMUX |= 0b01 << REFS0; //referance sellection  right adjust
 4fc:	ec e7       	ldi	r30, 0x7C	; 124
 4fe:	f0 e0       	ldi	r31, 0x00	; 0
 500:	80 81       	ld	r24, Z
 502:	80 64       	ori	r24, 0x40	; 64
 504:	80 83       	st	Z, r24
	ADCSRA |= 1 << ADEN | 1 << ADIE | 0b111 << ADPS0;//adcenable interruptenable divisionfactor
 506:	ea e7       	ldi	r30, 0x7A	; 122
 508:	f0 e0       	ldi	r31, 0x00	; 0
 50a:	80 81       	ld	r24, Z
 50c:	8f 68       	ori	r24, 0x8F	; 143
 50e:	80 83       	st	Z, r24
	ADCSRA &= 0xF0;//clear dvision factor
 510:	80 81       	ld	r24, Z
 512:	80 7f       	andi	r24, 0xF0	; 240
 514:	80 83       	st	Z, r24
	ADCSRA |=0b110 << ADPS0;//set divison factor as 64
 516:	80 81       	ld	r24, Z
 518:	86 60       	ori	r24, 0x06	; 6
 51a:	80 83       	st	Z, r24
 51c:	08 95       	ret

Disassembly of section .text.adc_pin_enable:

0000055e <adc_pin_enable>:
	//filtreInit();
}


void adc_pin_enable(void){
	DIDR0 |= 1 << pin;
 55e:	20 91 41 02 	lds	r18, 0x0241	; 0x800241 <pin>
 562:	81 e0       	ldi	r24, 0x01	; 1
 564:	90 e0       	ldi	r25, 0x00	; 0
 566:	02 c0       	rjmp	.+4      	; 0x56c <adc_pin_enable+0xe>
 568:	88 0f       	add	r24, r24
 56a:	99 1f       	adc	r25, r25
 56c:	2a 95       	dec	r18
 56e:	e2 f7       	brpl	.-8      	; 0x568 <adc_pin_enable+0xa>
 570:	ee e7       	ldi	r30, 0x7E	; 126
 572:	f0 e0       	ldi	r31, 0x00	; 0
 574:	90 81       	ld	r25, Z
 576:	89 2b       	or	r24, r25
 578:	80 83       	st	Z, r24
 57a:	08 95       	ret

Disassembly of section .text.adc_pin_disable:

0000051e <adc_pin_disable>:
}

void adc_pin_disable(void){
	DIDR0 &= ~(1 << pin);
 51e:	20 91 41 02 	lds	r18, 0x0241	; 0x800241 <pin>
 522:	81 e0       	ldi	r24, 0x01	; 1
 524:	90 e0       	ldi	r25, 0x00	; 0
 526:	02 c0       	rjmp	.+4      	; 0x52c <adc_pin_disable+0xe>
 528:	88 0f       	add	r24, r24
 52a:	99 1f       	adc	r25, r25
 52c:	2a 95       	dec	r18
 52e:	e2 f7       	brpl	.-8      	; 0x528 <adc_pin_disable+0xa>
 530:	80 95       	com	r24
 532:	90 95       	com	r25
 534:	ee e7       	ldi	r30, 0x7E	; 126
 536:	f0 e0       	ldi	r31, 0x00	; 0
 538:	90 81       	ld	r25, Z
 53a:	89 23       	and	r24, r25
 53c:	80 83       	st	Z, r24
 53e:	08 95       	ret

Disassembly of section .text.adc_pin_select:

00000592 <adc_pin_select>:
}

void adc_pin_select(void){
	ADMUX = (ADMUX & 0xF0) | pin;
 592:	ec e7       	ldi	r30, 0x7C	; 124
 594:	f0 e0       	ldi	r31, 0x00	; 0
 596:	80 81       	ld	r24, Z
 598:	90 91 41 02 	lds	r25, 0x0241	; 0x800241 <pin>
 59c:	80 7f       	andi	r24, 0xF0	; 240
 59e:	89 2b       	or	r24, r25
 5a0:	80 83       	st	Z, r24
 5a2:	08 95       	ret

Disassembly of section .text.adc_convert:

0000041a <adc_convert>:
	//ADMUX &= 0xF0 | pin;
	
}


uint16_t adc_convert(void){
 41a:	cf 93       	push	r28
 41c:	df 93       	push	r29
	
	uint8_t adcl = 0;
	uint8_t adch = 0;
	
	//adc_convert_done = 0;
	ADCSRA &= ~(0x1<<ADIF);
 41e:	ea e7       	ldi	r30, 0x7A	; 122
 420:	f0 e0       	ldi	r31, 0x00	; 0
 422:	80 81       	ld	r24, Z
 424:	8f 7e       	andi	r24, 0xEF	; 239
 426:	80 83       	st	Z, r24
	
	ADCSRA |= 1 << ADSC;
 428:	80 81       	ld	r24, Z
 42a:	80 64       	ori	r24, 0x40	; 64
 42c:	80 83       	st	Z, r24
	while(adc_convert_done == 0);
 42e:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <_end>
 432:	88 23       	and	r24, r24
 434:	e1 f3       	breq	.-8      	; 0x42e <adc_convert+0x14>
	//while((0x1 & (ADCSRA >>ADIF)) == 0x1);
	adcl = ADCL;
 436:	d0 91 78 00 	lds	r29, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
	adch = ADCH;
 43a:	c0 91 79 00 	lds	r28, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
	adc_pin_disable();
 43e:	0e 94 8f 02 	call	0x51e	; 0x51e <adc_pin_disable>
	pin=1-pin;
 442:	90 91 41 02 	lds	r25, 0x0241	; 0x800241 <pin>
 446:	81 e0       	ldi	r24, 0x01	; 1
 448:	89 1b       	sub	r24, r25
 44a:	80 93 41 02 	sts	0x0241, r24	; 0x800241 <pin>
	return (adch<<8)|adcl ;
 44e:	8c 2f       	mov	r24, r28
 450:	90 e0       	ldi	r25, 0x00	; 0
 452:	98 2f       	mov	r25, r24
 454:	88 27       	eor	r24, r24
	
}
 456:	8d 2b       	or	r24, r29
 458:	df 91       	pop	r29
 45a:	cf 91       	pop	r28
 45c:	08 95       	ret

Disassembly of section .text.set_adc_sample_amount:

000005b0 <set_adc_sample_amount>:
// }
*/


void set_adc_sample_amount(int8_t amount){
	times_sample = amount;
 5b0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 5b4:	08 95       	ret

Disassembly of section .text.set_counter:

000005b6 <set_counter>:
	uint8_t switch_6 :1;
	uint8_t switch_7 :1;
};

void set_counter(uint8_t set){
	counter=set;
 5b6:	80 93 43 02 	sts	0x0243, r24	; 0x800243 <counter>
 5ba:	08 95       	ret

Disassembly of section .text.inc_counter:

000005a4 <inc_counter>:
}
void inc_counter(void){
	counter++;
 5a4:	80 91 43 02 	lds	r24, 0x0243	; 0x800243 <counter>
 5a8:	8f 5f       	subi	r24, 0xFF	; 255
 5aa:	80 93 43 02 	sts	0x0243, r24	; 0x800243 <counter>
 5ae:	08 95       	ret

Disassembly of section .text.__vector_11:

000004a2 <__vector_11>:
}
	
struct ADCPWM_1_20ms ADCPWM_20ms;

//interrupt service routine
ISR(TIMER1_COMPA_vect){	//A TYPE
 4a2:	1f 92       	push	r1
 4a4:	0f 92       	push	r0
 4a6:	0f b6       	in	r0, 0x3f	; 63
 4a8:	0f 92       	push	r0
 4aa:	11 24       	eor	r1, r1
 4ac:	8f 93       	push	r24
 4ae:	9f 93       	push	r25
	PORTB = (PORTB & 0b11111110) | (toogle_A<<0);
 4b0:	85 b1       	in	r24, 0x05	; 5
 4b2:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <toogle_A>
 4b6:	8e 7f       	andi	r24, 0xFE	; 254
 4b8:	89 2b       	or	r24, r25
 4ba:	85 b9       	out	0x05, r24	; 5
	toogle_A = ~toogle_A;
 4bc:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <toogle_A>
 4c0:	80 95       	com	r24
 4c2:	80 93 4f 02 	sts	0x024F, r24	; 0x80024f <toogle_A>
}
 4c6:	9f 91       	pop	r25
 4c8:	8f 91       	pop	r24
 4ca:	0f 90       	pop	r0
 4cc:	0f be       	out	0x3f, r0	; 63
 4ce:	0f 90       	pop	r0
 4d0:	1f 90       	pop	r1
 4d2:	18 95       	reti

Disassembly of section .text.__vector_12:

00000286 <__vector_12>:
ISR(TIMER1_COMPB_vect){	//B TYPE
 286:	1f 92       	push	r1
 288:	0f 92       	push	r0
 28a:	0f b6       	in	r0, 0x3f	; 63
 28c:	0f 92       	push	r0
 28e:	11 24       	eor	r1, r1
 290:	2f 93       	push	r18
 292:	3f 93       	push	r19
 294:	4f 93       	push	r20
 296:	5f 93       	push	r21
 298:	6f 93       	push	r22
 29a:	7f 93       	push	r23
 29c:	8f 93       	push	r24
 29e:	9f 93       	push	r25
 2a0:	af 93       	push	r26
 2a2:	bf 93       	push	r27
 2a4:	ef 93       	push	r30
 2a6:	ff 93       	push	r31
	
	ADCPWM_20ms.switch_0 = counter%20 ==4;//servo HIGH
 2a8:	90 91 43 02 	lds	r25, 0x0243	; 0x800243 <counter>
 2ac:	8d ec       	ldi	r24, 0xCD	; 205
 2ae:	98 9f       	mul	r25, r24
 2b0:	81 2d       	mov	r24, r1
 2b2:	11 24       	eor	r1, r1
 2b4:	82 95       	swap	r24
 2b6:	8f 70       	andi	r24, 0x0F	; 15
 2b8:	88 0f       	add	r24, r24
 2ba:	88 0f       	add	r24, r24
 2bc:	28 2f       	mov	r18, r24
 2be:	22 0f       	add	r18, r18
 2c0:	22 0f       	add	r18, r18
 2c2:	82 0f       	add	r24, r18
 2c4:	98 1b       	sub	r25, r24
 2c6:	21 e0       	ldi	r18, 0x01	; 1
 2c8:	94 30       	cpi	r25, 0x04	; 4
 2ca:	09 f0       	breq	.+2      	; 0x2ce <__vector_12+0x48>
 2cc:	20 e0       	ldi	r18, 0x00	; 0
 2ce:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <ADCPWM_20ms>
 2d2:	20 fb       	bst	r18, 0
 2d4:	80 f9       	bld	r24, 0
 2d6:	80 93 42 02 	sts	0x0242, r24	; 0x800242 <ADCPWM_20ms>
	ADCPWM_20ms.switch_1 = counter%20 ==5;//servo control
 2da:	90 91 43 02 	lds	r25, 0x0243	; 0x800243 <counter>
 2de:	8d ec       	ldi	r24, 0xCD	; 205
 2e0:	98 9f       	mul	r25, r24
 2e2:	81 2d       	mov	r24, r1
 2e4:	11 24       	eor	r1, r1
 2e6:	82 95       	swap	r24
 2e8:	8f 70       	andi	r24, 0x0F	; 15
 2ea:	88 0f       	add	r24, r24
 2ec:	88 0f       	add	r24, r24
 2ee:	28 2f       	mov	r18, r24
 2f0:	22 0f       	add	r18, r18
 2f2:	22 0f       	add	r18, r18
 2f4:	82 0f       	add	r24, r18
 2f6:	98 1b       	sub	r25, r24
 2f8:	21 e0       	ldi	r18, 0x01	; 1
 2fa:	95 30       	cpi	r25, 0x05	; 5
 2fc:	09 f0       	breq	.+2      	; 0x300 <__vector_12+0x7a>
 2fe:	20 e0       	ldi	r18, 0x00	; 0
 300:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <ADCPWM_20ms>
 304:	20 fb       	bst	r18, 0
 306:	81 f9       	bld	r24, 1
 308:	80 93 42 02 	sts	0x0242, r24	; 0x800242 <ADCPWM_20ms>
	ADCPWM_20ms.switch_2 = counter%20 ==6;//servo LOW
 30c:	90 91 43 02 	lds	r25, 0x0243	; 0x800243 <counter>
 310:	8d ec       	ldi	r24, 0xCD	; 205
 312:	98 9f       	mul	r25, r24
 314:	81 2d       	mov	r24, r1
 316:	11 24       	eor	r1, r1
 318:	82 95       	swap	r24
 31a:	8f 70       	andi	r24, 0x0F	; 15
 31c:	88 0f       	add	r24, r24
 31e:	88 0f       	add	r24, r24
 320:	28 2f       	mov	r18, r24
 322:	22 0f       	add	r18, r18
 324:	22 0f       	add	r18, r18
 326:	82 0f       	add	r24, r18
 328:	98 1b       	sub	r25, r24
 32a:	21 e0       	ldi	r18, 0x01	; 1
 32c:	96 30       	cpi	r25, 0x06	; 6
 32e:	09 f0       	breq	.+2      	; 0x332 <__vector_12+0xac>
 330:	20 e0       	ldi	r18, 0x00	; 0
 332:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <ADCPWM_20ms>
 336:	20 fb       	bst	r18, 0
 338:	82 f9       	bld	r24, 2
 33a:	80 93 42 02 	sts	0x0242, r24	; 0x800242 <ADCPWM_20ms>
	ADCPWM_20ms.switch_3 = counter%20 ==7;//potX <-- adc_buffer
 33e:	90 91 43 02 	lds	r25, 0x0243	; 0x800243 <counter>
 342:	8d ec       	ldi	r24, 0xCD	; 205
 344:	98 9f       	mul	r25, r24
 346:	81 2d       	mov	r24, r1
 348:	11 24       	eor	r1, r1
 34a:	82 95       	swap	r24
 34c:	8f 70       	andi	r24, 0x0F	; 15
 34e:	88 0f       	add	r24, r24
 350:	88 0f       	add	r24, r24
 352:	28 2f       	mov	r18, r24
 354:	22 0f       	add	r18, r18
 356:	22 0f       	add	r18, r18
 358:	82 0f       	add	r24, r18
 35a:	98 1b       	sub	r25, r24
 35c:	21 e0       	ldi	r18, 0x01	; 1
 35e:	97 30       	cpi	r25, 0x07	; 7
 360:	09 f0       	breq	.+2      	; 0x364 <__vector_12+0xde>
 362:	20 e0       	ldi	r18, 0x00	; 0
 364:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <ADCPWM_20ms>
 368:	20 fb       	bst	r18, 0
 36a:	83 f9       	bld	r24, 3
 36c:	80 93 42 02 	sts	0x0242, r24	; 0x800242 <ADCPWM_20ms>
	
	ADCPWM_20ms.switch_4 = counter%20 >8;//adc start
 370:	90 91 43 02 	lds	r25, 0x0243	; 0x800243 <counter>
 374:	8d ec       	ldi	r24, 0xCD	; 205
 376:	98 9f       	mul	r25, r24
 378:	81 2d       	mov	r24, r1
 37a:	11 24       	eor	r1, r1
 37c:	82 95       	swap	r24
 37e:	8f 70       	andi	r24, 0x0F	; 15
 380:	88 0f       	add	r24, r24
 382:	88 0f       	add	r24, r24
 384:	28 2f       	mov	r18, r24
 386:	22 0f       	add	r18, r18
 388:	22 0f       	add	r18, r18
 38a:	82 0f       	add	r24, r18
 38c:	98 1b       	sub	r25, r24
 38e:	21 e0       	ldi	r18, 0x01	; 1
 390:	99 30       	cpi	r25, 0x09	; 9
 392:	08 f4       	brcc	.+2      	; 0x396 <__vector_12+0x110>
 394:	20 e0       	ldi	r18, 0x00	; 0
 396:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <ADCPWM_20ms>
 39a:	20 fb       	bst	r18, 0
 39c:	84 f9       	bld	r24, 4
 39e:	80 93 42 02 	sts	0x0242, r24	; 0x800242 <ADCPWM_20ms>
	ADCPWM_20ms.switch_5 = counter%20==2;//adc_iç_control 1
 3a2:	90 91 43 02 	lds	r25, 0x0243	; 0x800243 <counter>
 3a6:	8d ec       	ldi	r24, 0xCD	; 205
 3a8:	98 9f       	mul	r25, r24
 3aa:	81 2d       	mov	r24, r1
 3ac:	11 24       	eor	r1, r1
 3ae:	82 95       	swap	r24
 3b0:	8f 70       	andi	r24, 0x0F	; 15
 3b2:	88 0f       	add	r24, r24
 3b4:	88 0f       	add	r24, r24
 3b6:	28 2f       	mov	r18, r24
 3b8:	22 0f       	add	r18, r18
 3ba:	22 0f       	add	r18, r18
 3bc:	82 0f       	add	r24, r18
 3be:	98 1b       	sub	r25, r24
 3c0:	21 e0       	ldi	r18, 0x01	; 1
 3c2:	92 30       	cpi	r25, 0x02	; 2
 3c4:	09 f0       	breq	.+2      	; 0x3c8 <__vector_12+0x142>
 3c6:	20 e0       	ldi	r18, 0x00	; 0
 3c8:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <ADCPWM_20ms>
 3cc:	20 fb       	bst	r18, 0
 3ce:	85 f9       	bld	r24, 5
 3d0:	80 93 42 02 	sts	0x0242, r24	; 0x800242 <ADCPWM_20ms>
	// 	ADCPWM_20ms.switch_6 = (counter%20==0);
	// 	ADCPWM_20ms.switch_7 = (counter%20==0);
	
	PORTB = (PORTB & 0b11111101) | (toogle_B<<1);
 3d4:	25 b1       	in	r18, 0x05	; 5
 3d6:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <toogle_B>
 3da:	89 2f       	mov	r24, r25
 3dc:	90 e0       	ldi	r25, 0x00	; 0
 3de:	88 0f       	add	r24, r24
 3e0:	99 1f       	adc	r25, r25
 3e2:	92 2f       	mov	r25, r18
 3e4:	9d 7f       	andi	r25, 0xFD	; 253
 3e6:	89 2b       	or	r24, r25
 3e8:	85 b9       	out	0x05, r24	; 5
	toogle_B = ~toogle_B;
 3ea:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <toogle_B>
 3ee:	80 95       	com	r24
 3f0:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <toogle_B>
	inc_counter();
 3f4:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <inc_counter>
}
 3f8:	ff 91       	pop	r31
 3fa:	ef 91       	pop	r30
 3fc:	bf 91       	pop	r27
 3fe:	af 91       	pop	r26
 400:	9f 91       	pop	r25
 402:	8f 91       	pop	r24
 404:	7f 91       	pop	r23
 406:	6f 91       	pop	r22
 408:	5f 91       	pop	r21
 40a:	4f 91       	pop	r20
 40c:	3f 91       	pop	r19
 40e:	2f 91       	pop	r18
 410:	0f 90       	pop	r0
 412:	0f be       	out	0x3f, r0	; 63
 414:	0f 90       	pop	r0
 416:	1f 90       	pop	r1
 418:	18 95       	reti

Disassembly of section .text.__vector_10:

0000045e <__vector_10>:

ISR(TIMER1_CAPT_vect){	//CAPTLOW ÝÇ COUNTER
 45e:	1f 92       	push	r1
 460:	0f 92       	push	r0
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	0f 92       	push	r0
 466:	11 24       	eor	r1, r1
 468:	2f 93       	push	r18
 46a:	8f 93       	push	r24
 46c:	9f 93       	push	r25
	//INTERRUPT_MS.FLAG_1ms = counter%1==0;
	
	PORTB = (PORTB & 0b11111011) | (toogle_C<<2);
 46e:	25 b1       	in	r18, 0x05	; 5
 470:	90 91 4d 02 	lds	r25, 0x024D	; 0x80024d <toogle_C>
 474:	89 2f       	mov	r24, r25
 476:	90 e0       	ldi	r25, 0x00	; 0
 478:	88 0f       	add	r24, r24
 47a:	99 1f       	adc	r25, r25
 47c:	88 0f       	add	r24, r24
 47e:	99 1f       	adc	r25, r25
 480:	92 2f       	mov	r25, r18
 482:	9b 7f       	andi	r25, 0xFB	; 251
 484:	89 2b       	or	r24, r25
 486:	85 b9       	out	0x05, r24	; 5
	toogle_C = ~toogle_C;
 488:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <toogle_C>
 48c:	80 95       	com	r24
 48e:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <toogle_C>
	
	
}
 492:	9f 91       	pop	r25
 494:	8f 91       	pop	r24
 496:	2f 91       	pop	r18
 498:	0f 90       	pop	r0
 49a:	0f be       	out	0x3f, r0	; 63
 49c:	0f 90       	pop	r0
 49e:	1f 90       	pop	r1
 4a0:	18 95       	reti

Disassembly of section .text.main:

000000c8 <main>:



int main(void)
{
	DDRB =0xF;//portB 0,1 pwm reserved
  c8:	8f e0       	ldi	r24, 0x0F	; 15
  ca:	84 b9       	out	0x04, r24	; 4
	DDRC =0x0;//portC 0,1 adc reserved
  cc:	17 b8       	out	0x07, r1	; 7
	
	pin=0;
  ce:	10 92 41 02 	sts	0x0241, r1	; 0x800241 <pin>
	set_counter(0);
  d2:	80 e0       	ldi	r24, 0x00	; 0
  d4:	0e 94 db 02 	call	0x5b6	; 0x5b6 <set_counter>
	adc_init_rig();
  d8:	0e 94 7e 02 	call	0x4fc	; 0x4fc <adc_init_rig>
	set_adc_sample_amount(10);//seted to defoult canot be more than 
  dc:	8a e0       	ldi	r24, 0x0A	; 10
  de:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <set_adc_sample_amount>
	//CS12  CS11  CS10  Prescaler
	//  0    1     1      64
	//COM1A1  COM1A0  COM1B1  COM1B0     (For Fast PWM Compare Mode)
	//  1       1       1       1    Set OC1A/OC1B on compare match, clear OC1A/OC1B at	BOTTOM (NON-inverting mode)
	TCCR1B |= (3<<WGM12) | (3<<CS10);
  e2:	e1 e8       	ldi	r30, 0x81	; 129
  e4:	f0 e0       	ldi	r31, 0x00	; 0
  e6:	80 81       	ld	r24, Z
  e8:	8b 61       	ori	r24, 0x1B	; 27
  ea:	80 83       	st	Z, r24
	TCCR1A |= (2<<WGM10) | (10<<COM1B0);
  ec:	e0 e8       	ldi	r30, 0x80	; 128
  ee:	f0 e0       	ldi	r31, 0x00	; 0
  f0:	80 81       	ld	r24, Z
  f2:	82 6a       	ori	r24, 0xA2	; 162
  f4:	80 83       	st	Z, r24
	
	//clk =(16E6)^-1 prescaler =64 => Target ferq : 250000    1ms takes 250 cycle 
	
	ICR1 = (25*200)-1;// (20.0)ms  
  f6:	87 e8       	ldi	r24, 0x87	; 135
  f8:	93 e1       	ldi	r25, 0x13	; 19
  fa:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
  fe:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
	OCR1A = (25*5)-1;// (0.5)ms  0deg
 102:	8c e7       	ldi	r24, 0x7C	; 124
 104:	90 e0       	ldi	r25, 0x00	; 0
 106:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 10a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
	OCR1B = (25*10)-1;// (1.0)ms  
 10e:	89 ef       	ldi	r24, 0xF9	; 249
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 116:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
	TIMSK1 |=(1<<ICIE1)|(1<<OCIE1B);// Enable   | (1<<OCIE1A) 
 11a:	ef e6       	ldi	r30, 0x6F	; 111
 11c:	f0 e0       	ldi	r31, 0x00	; 0
 11e:	80 81       	ld	r24, Z
 120:	84 62       	ori	r24, 0x24	; 36
 122:	80 83       	st	Z, r24
	
	
	
	sei();
 124:	78 94       	sei
	
    while(1)
    {
	
		
		if (ADCPWM_20ms.switch_0){
 126:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <ADCPWM_20ms>
 12a:	80 ff       	sbrs	r24, 0
 12c:	06 c0       	rjmp	.+12     	; 0x13a <main+0x72>
			
			TIMSK1 |= (1<<OCIE1A) /*| (1<<OCIE1B)*/;
 12e:	ef e6       	ldi	r30, 0x6F	; 111
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 81       	ld	r24, Z
 134:	82 60       	ori	r24, 0x02	; 2
 136:	80 83       	st	Z, r24
 138:	f6 cf       	rjmp	.-20     	; 0x126 <main+0x5e>
		}
		else if (ADCPWM_20ms.switch_1){
 13a:	81 fd       	sbrc	r24, 1
 13c:	f4 cf       	rjmp	.-24     	; 0x126 <main+0x5e>
		}
			
		else if (ADCPWM_20ms.switch_2){
 13e:	82 ff       	sbrs	r24, 2
 140:	06 c0       	rjmp	.+12     	; 0x14e <main+0x86>
			//TIMSK1 &= ~(1<<OCIE1B) ;
			TIMSK1 &= ~(1<<OCIE1A);//Disable  
 142:	ef e6       	ldi	r30, 0x6F	; 111
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	8d 7f       	andi	r24, 0xFD	; 253
 14a:	80 83       	st	Z, r24
 14c:	ec cf       	rjmp	.-40     	; 0x126 <main+0x5e>
			
		}
		else if (ADCPWM_20ms.switch_3){//potX <-- adc_buffer
 14e:	83 ff       	sbrs	r24, 3
 150:	14 c0       	rjmp	.+40     	; 0x17a <main+0xb2>
			uint16_t a =  ((250*adc_buffer[0][0])/1024)-1;// buffer/1024 milisec
 152:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <adc_buffer>
 156:	30 91 02 01 	lds	r19, 0x0102	; 0x800102 <adc_buffer+0x1>
 15a:	4a ef       	ldi	r20, 0xFA	; 250
 15c:	42 9f       	mul	r20, r18
 15e:	c0 01       	movw	r24, r0
 160:	43 9f       	mul	r20, r19
 162:	90 0d       	add	r25, r0
 164:	11 24       	eor	r1, r1
 166:	89 2f       	mov	r24, r25
 168:	99 27       	eor	r25, r25
 16a:	86 95       	lsr	r24
 16c:	86 95       	lsr	r24
 16e:	01 97       	sbiw	r24, 0x01	; 1
			//uint16_t b = ((250*adc_buffer[1][0])/1024)-1;// 
			OCR1A =a;
 170:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 174:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 178:	d6 cf       	rjmp	.-84     	; 0x126 <main+0x5e>
			//OCR1B =b;
			
		}
		else if (ADCPWM_20ms.switch_4){//adc start
 17a:	84 ff       	sbrs	r24, 4
 17c:	3c c0       	rjmp	.+120    	; 0x1f6 <main+0x12e>
			adc_pin_enable();
 17e:	0e 94 af 02 	call	0x55e	; 0x55e <adc_pin_enable>
			adc_pin_select();
 182:	0e 94 c9 02 	call	0x592	; 0x592 <adc_pin_select>
			(th_sample[pin]<(times_sample-1))?(th_sample[pin])++:th_sample[pin];
 186:	e0 91 41 02 	lds	r30, 0x0241	; 0x800241 <pin>
 18a:	f0 e0       	ldi	r31, 0x00	; 0
 18c:	ec 5b       	subi	r30, 0xBC	; 188
 18e:	fd 4f       	sbci	r31, 0xFD	; 253
 190:	20 81       	ld	r18, Z
 192:	30 e0       	ldi	r19, 0x00	; 0
 194:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	01 97       	sbiw	r24, 0x01	; 1
 19c:	28 17       	cp	r18, r24
 19e:	39 07       	cpc	r19, r25
 1a0:	4c f4       	brge	.+18     	; 0x1b4 <main+0xec>
 1a2:	e0 91 41 02 	lds	r30, 0x0241	; 0x800241 <pin>
 1a6:	f0 e0       	ldi	r31, 0x00	; 0
 1a8:	ec 5b       	subi	r30, 0xBC	; 188
 1aa:	fd 4f       	sbci	r31, 0xFD	; 253
 1ac:	80 81       	ld	r24, Z
 1ae:	8f 5f       	subi	r24, 0xFF	; 255
 1b0:	80 83       	st	Z, r24
 1b2:	06 c0       	rjmp	.+12     	; 0x1c0 <main+0xf8>
 1b4:	e0 91 41 02 	lds	r30, 0x0241	; 0x800241 <pin>
 1b8:	f0 e0       	ldi	r31, 0x00	; 0
 1ba:	ec 5b       	subi	r30, 0xBC	; 188
 1bc:	fd 4f       	sbci	r31, 0xFD	; 253
 1be:	80 81       	ld	r24, Z
			adc_buffer[pin][th_sample[pin]]=adc_convert();
 1c0:	00 91 41 02 	lds	r16, 0x0241	; 0x800241 <pin>
 1c4:	10 e0       	ldi	r17, 0x00	; 0
 1c6:	e0 91 41 02 	lds	r30, 0x0241	; 0x800241 <pin>
 1ca:	f0 e0       	ldi	r31, 0x00	; 0
 1cc:	ec 5b       	subi	r30, 0xBC	; 188
 1ce:	fd 4f       	sbci	r31, 0xFD	; 253
 1d0:	c0 81       	ld	r28, Z
 1d2:	d0 e0       	ldi	r29, 0x00	; 0
 1d4:	0e 94 0d 02 	call	0x41a	; 0x41a <adc_convert>
 1d8:	44 e1       	ldi	r20, 0x14	; 20
 1da:	40 9f       	mul	r20, r16
 1dc:	90 01       	movw	r18, r0
 1de:	41 9f       	mul	r20, r17
 1e0:	30 0d       	add	r19, r0
 1e2:	11 24       	eor	r1, r1
 1e4:	c2 0f       	add	r28, r18
 1e6:	d3 1f       	adc	r29, r19
 1e8:	cc 0f       	add	r28, r28
 1ea:	dd 1f       	adc	r29, r29
 1ec:	cf 5f       	subi	r28, 0xFF	; 255
 1ee:	de 4f       	sbci	r29, 0xFE	; 254
 1f0:	99 83       	std	Y+1, r25	; 0x01
 1f2:	88 83       	st	Y, r24
 1f4:	98 cf       	rjmp	.-208    	; 0x126 <main+0x5e>
			
		}
		else if (ADCPWM_20ms.switch_5)
 1f6:	85 fd       	sbrc	r24, 5
 1f8:	42 c0       	rjmp	.+132    	; 0x27e <main+0x1b6>
 1fa:	95 cf       	rjmp	.-214    	; 0x126 <main+0x5e>
		{///bu durumda sadece okunan kadarý 
			for(uint8_t pin_jj =0 ; pin_jj<2 ; pin_jj++)
			{
				for (int ii =1 ; ii<(th_sample[0]-1) ; ii++)
				{
					adc_buffer[pin_jj][0] +=adc_buffer[pin_jj][ii];   //th_sample[0]+ =th_sample[ii];
 1fc:	64 2f       	mov	r22, r20
 1fe:	70 e0       	ldi	r23, 0x00	; 0
 200:	84 e1       	ldi	r24, 0x14	; 20
 202:	86 9f       	mul	r24, r22
 204:	f0 01       	movw	r30, r0
 206:	87 9f       	mul	r24, r23
 208:	f0 0d       	add	r31, r0
 20a:	11 24       	eor	r1, r1
 20c:	e2 0f       	add	r30, r18
 20e:	f3 1f       	adc	r31, r19
 210:	ee 0f       	add	r30, r30
 212:	ff 1f       	adc	r31, r31
 214:	ef 5f       	subi	r30, 0xFF	; 255
 216:	fe 4f       	sbci	r31, 0xFE	; 254
 218:	a0 81       	ld	r26, Z
 21a:	b1 81       	ldd	r27, Z+1	; 0x01
 21c:	88 e2       	ldi	r24, 0x28	; 40
 21e:	86 9f       	mul	r24, r22
 220:	f0 01       	movw	r30, r0
 222:	87 9f       	mul	r24, r23
 224:	f0 0d       	add	r31, r0
 226:	11 24       	eor	r1, r1
 228:	ef 5f       	subi	r30, 0xFF	; 255
 22a:	fe 4f       	sbci	r31, 0xFE	; 254
 22c:	80 81       	ld	r24, Z
 22e:	91 81       	ldd	r25, Z+1	; 0x01
 230:	8a 0f       	add	r24, r26
 232:	9b 1f       	adc	r25, r27
 234:	91 83       	std	Z+1, r25	; 0x01
 236:	80 83       	st	Z, r24
		}
		else if (ADCPWM_20ms.switch_5)
		{///bu durumda sadece okunan kadarý 
			for(uint8_t pin_jj =0 ; pin_jj<2 ; pin_jj++)
			{
				for (int ii =1 ; ii<(th_sample[0]-1) ; ii++)
 238:	2f 5f       	subi	r18, 0xFF	; 255
 23a:	3f 4f       	sbci	r19, 0xFF	; 255
 23c:	02 c0       	rjmp	.+4      	; 0x242 <main+0x17a>
 23e:	21 e0       	ldi	r18, 0x01	; 1
 240:	30 e0       	ldi	r19, 0x00	; 0
 242:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <th_sample>
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	01 97       	sbiw	r24, 0x01	; 1
 24a:	28 17       	cp	r18, r24
 24c:	39 07       	cpc	r19, r25
 24e:	b4 f2       	brlt	.-84     	; 0x1fc <main+0x134>
				{
					adc_buffer[pin_jj][0] +=adc_buffer[pin_jj][ii];   //th_sample[0]+ =th_sample[ii];
				}
				adc_buffer[pin_jj][0] =adc_buffer[pin_jj][0] / th_sample[pin_jj] ;
 250:	24 2f       	mov	r18, r20
 252:	30 e0       	ldi	r19, 0x00	; 0
 254:	88 e2       	ldi	r24, 0x28	; 40
 256:	82 9f       	mul	r24, r18
 258:	f0 01       	movw	r30, r0
 25a:	83 9f       	mul	r24, r19
 25c:	f0 0d       	add	r31, r0
 25e:	11 24       	eor	r1, r1
 260:	ef 5f       	subi	r30, 0xFF	; 255
 262:	fe 4f       	sbci	r31, 0xFE	; 254
 264:	80 81       	ld	r24, Z
 266:	91 81       	ldd	r25, Z+1	; 0x01
 268:	d9 01       	movw	r26, r18
 26a:	ac 5b       	subi	r26, 0xBC	; 188
 26c:	bd 4f       	sbci	r27, 0xFD	; 253
 26e:	6c 91       	ld	r22, X
 270:	70 e0       	ldi	r23, 0x00	; 0
 272:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <__udivmodhi4>
 276:	71 83       	std	Z+1, r23	; 0x01
 278:	60 83       	st	Z, r22
			adc_buffer[pin][th_sample[pin]]=adc_convert();
			
		}
		else if (ADCPWM_20ms.switch_5)
		{///bu durumda sadece okunan kadarý 
			for(uint8_t pin_jj =0 ; pin_jj<2 ; pin_jj++)
 27a:	4f 5f       	subi	r20, 0xFF	; 255
 27c:	01 c0       	rjmp	.+2      	; 0x280 <main+0x1b8>
 27e:	40 e0       	ldi	r20, 0x00	; 0
 280:	42 30       	cpi	r20, 0x02	; 2
 282:	e8 f2       	brcs	.-70     	; 0x23e <main+0x176>
 284:	50 cf       	rjmp	.-352    	; 0x126 <main+0x5e>

Disassembly of section .text.libgcc.div:

000004d4 <__udivmodhi4>:
 4d4:	aa 1b       	sub	r26, r26
 4d6:	bb 1b       	sub	r27, r27
 4d8:	51 e1       	ldi	r21, 0x11	; 17
 4da:	07 c0       	rjmp	.+14     	; 0x4ea <__udivmodhi4_ep>

000004dc <__udivmodhi4_loop>:
 4dc:	aa 1f       	adc	r26, r26
 4de:	bb 1f       	adc	r27, r27
 4e0:	a6 17       	cp	r26, r22
 4e2:	b7 07       	cpc	r27, r23
 4e4:	10 f0       	brcs	.+4      	; 0x4ea <__udivmodhi4_ep>
 4e6:	a6 1b       	sub	r26, r22
 4e8:	b7 0b       	sbc	r27, r23

000004ea <__udivmodhi4_ep>:
 4ea:	88 1f       	adc	r24, r24
 4ec:	99 1f       	adc	r25, r25
 4ee:	5a 95       	dec	r21
 4f0:	a9 f7       	brne	.-22     	; 0x4dc <__udivmodhi4_loop>
 4f2:	80 95       	com	r24
 4f4:	90 95       	com	r25
 4f6:	bc 01       	movw	r22, r24
 4f8:	cd 01       	movw	r24, r26
 4fa:	08 95       	ret

Disassembly of section .text.__dummy_fini:

000005c4 <_fini>:
 5c4:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

000005c6 <__funcs_on_exit>:
 5c6:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

000005c8 <__simulator_exit>:
 5c8:	08 95       	ret

Disassembly of section .text.exit:

0000057c <exit>:
 57c:	ec 01       	movw	r28, r24
 57e:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <__funcs_on_exit>
 582:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <_fini>
 586:	ce 01       	movw	r24, r28
 588:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <__simulator_exit>
 58c:	ce 01       	movw	r24, r28
 58e:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <_Exit>

Disassembly of section .text._Exit:

000005c0 <_Exit>:
 5c0:	0e 94 62 00 	call	0xc4	; 0xc4 <_exit>
