<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="AstRoot" language="1800-2017"/>
    <file id="b" filename="COMMAND_LINE" language="1800-2017"/>
    <file id="e" filename="COMMAND_LINE_DEFINE" language="1800-2017"/>
    <file id="c" filename="INTERNAL_VERILATOR_DEFINE" language="1800-2017"/>
    <file id="d" filename="input.vc" language="1800-2017"/>
    <file id="f" filename="t/t_xml_tag.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="f" filename="t/t_xml_tag.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="f6" name="m" submodname="m" hier="m"/>
  </cells>
  <netlist>
    <module fl="f6" name="m" origName="m">
      <var fl="f8" name="clk_ip" tag="clk_ip" dtype_id="1" origName="clk_ip"/>
      <var fl="f9" name="rst_ip" dtype_id="1" origName="rst_ip"/>
      <var fl="f10" name="foo_op" tag="foo_op" dtype_id="1" origName="foo_op"/>
      <typedef fl="f14" name="my_struct" tag="my_struct" dtype_id="2"/>
      <var fl="f23" name="this_struct" tag="this_struct" dtype_id="3" origName="this_struct"/>
    </module>
    <typetable fl="a0">
      <basicdtype  fl="f23" id="4" name="logic" left="31" right="0"/>
      <basicdtype  fl="f8" id="1" name="logic"/>
      <structdtype fl="f14" id="2" name="m.my_struct">
        <memberdtype fl="f15" id="5" name="clk" tag="this is clk" sub_dtype_id="6"/>
        <memberdtype fl="f16" id="7" name="k" sub_dtype_id="8"/>
        <memberdtype fl="f17" id="9" name="enable" tag="enable" sub_dtype_id="10"/>
        <memberdtype fl="f18" id="11" name="data" tag="data" sub_dtype_id="12"/>
      </structdtype>
      <basicdtype  fl="f15" id="6" name="logic"/>
      <basicdtype  fl="f16" id="8" name="logic"/>
      <basicdtype  fl="f17" id="10" name="logic"/>
      <basicdtype  fl="f18" id="12" name="logic"/>
      <unpackarraydtype fl="f23" id="3" sub_dtype_id="2">
        <range fl="f23">
          <const fl="f23" name="32'h1" dtype_id="4"/>
          <const fl="f23" name="32'h0" dtype_id="4"/>
        </range>
      </unpackarraydtype>
      <refdtype fl="f23" id="13" name="my_struct" sub_dtype_id="2"/>
    </typetable>
  </netlist>
</verilator_xml>
