Determining the location of the ModelSim executable...

Using: /opt/intelFPGA/16.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off J17 -c J17 --vector_source="/home-local/aluno/J17/Quartus/Waveform.vwf" --testbench_file="/home-local/aluno/J17/Quartus/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Wed Apr 19 16:33:27 2017Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off J17 -c J17 --vector_source=/home-local/aluno/J17/Quartus/Waveform.vwf --testbench_file=/home-local/aluno/J17/Quartus/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
source file when writing test bench files
 bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home-local/aluno/J17/Quartus/simulation/qsim/" J17 -c J17

Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Wed Apr 19 16:33:29 2017Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home-local/aluno/J17/Quartus/simulation/qsim/ J17 -c J17Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file J17.vo in folder "/home-local/aluno/J17/Quartus/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1150 megabytes    Info: Processing ended: Wed Apr 19 16:33:31 2017    Info: Elapsed time: 00:00:02    Info: Total CPU time (on all processors): 00:00:02
Completed successfully. 

**** Generating the ModelSim .do script ****

/home-local/aluno/J17/Quartus/simulation/qsim/J17.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA/16.1/modelsim_ase/linuxaloem/vsim -c -do J17.do

Reading pref.tcl
# 10.5b
# do J17.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:34 on Apr 19,2017# vlog -work work J17.vo 
# -- Compiling module DP
# 
# Top level modules:# 	DP# End time: 16:33:35 on Apr 19,2017, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:35 on Apr 19,2017# vlog -work work Waveform.vwf.vt 
# -- Compiling module DP_vlg_vec_tst
# 
# Top level modules:# 	DP_vlg_vec_tst
# End time: 16:33:35 on Apr 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DP_vlg_vec_tst # Start time: 16:33:35 on Apr 19,2017# Loading work.DP_vlg_vec_tst# Loading work.DP# Loading altera_ver.dffeas# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: (vsim-3015) J17.vo(12167): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~8  File: nofile# ** Warning: (vsim-3015) J17.vo(12167): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~8  File: nofile# ** Warning: (vsim-3015) J17.vo(12167): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~8  File: nofile# ** Warning: (vsim-3015) J17.vo(12167): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~8  File: nofile# ** Warning: (vsim-3015) J17.vo(12167): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~8  File: nofile# ** Warning: (vsim-3015) J17.vo(12167): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~8  File: nofile# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /DP_vlg_vec_tst/i1/\Mult0~8 // File: nofile# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /DP_vlg_vec_tst/i1/\Mult0~8 // File: nofile# ** Warning: (vsim-3015) J17.vo(16206): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~405  File: nofile# ** Warning: (vsim-3015) J17.vo(16206): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~405  File: nofile# ** Warning: (vsim-3015) J17.vo(16206): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~405  File: nofile# ** Warning: (vsim-3015) J17.vo(16206): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /DP_vlg_vec_tst/i1/\Mult0~405  File: nofile# ** Warning: Design size of 22285 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# ** Note: $finish    : Waveform.vwf.vt(67)#    Time: 1 us  Iteration: 0  Instance: /DP_vlg_vec_tst
# End time: 16:33:41 on Apr 19,2017, Elapsed time: 0:00:06# Errors: 0, Warnings: 13
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home-local/aluno/J17/Quartus/Waveform.vwf...

Reading /home-local/aluno/J17/Quartus/simulation/qsim/J17.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home-local/aluno/J17/Quartus/simulation/qsim/J17_20170419163341.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.