# 2020/9/12

* Verilator Note：From Verilog to C++

- Chisel Note：
    - Generate Verilog with SBT
    - Run Scala testbench 

# 2020/9/13

* Implement `RegFile` with Scala testbench
