
BTL_HTN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005674  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08005780  08005780  00015780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058d8  080058d8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  080058d8  080058d8  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080058d8  080058d8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058d8  080058d8  000158d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058dc  080058dc  000158dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080058e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  20000080  0800595c  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  0800595c  000204a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bd80  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c2b  00000000  00000000  0002be68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce0  00000000  00000000  0002da98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a1a  00000000  00000000  0002e778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017a58  00000000  00000000  0002f192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f05f  00000000  00000000  00046bea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a9ba  00000000  00000000  00055c49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003b74  00000000  00000000  000e0604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000e4178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08005768 	.word	0x08005768

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08005768 	.word	0x08005768

0800014c <decToBcd>:
bool flag_cho_phep_nhan_nut =1;
#define DS3231_ADDRESS 0xD0

// Convert normal decimal numbers to binary coded decimal
uint8_t decToBcd(int val)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  return (uint8_t)( (val/10*16) + (val%10) );
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4a0e      	ldr	r2, [pc, #56]	; (8000190 <decToBcd+0x44>)
 8000158:	fb82 1203 	smull	r1, r2, r2, r3
 800015c:	1092      	asrs	r2, r2, #2
 800015e:	17db      	asrs	r3, r3, #31
 8000160:	1ad3      	subs	r3, r2, r3
 8000162:	b2db      	uxtb	r3, r3
 8000164:	011b      	lsls	r3, r3, #4
 8000166:	b2d8      	uxtb	r0, r3
 8000168:	687a      	ldr	r2, [r7, #4]
 800016a:	4b09      	ldr	r3, [pc, #36]	; (8000190 <decToBcd+0x44>)
 800016c:	fb83 1302 	smull	r1, r3, r3, r2
 8000170:	1099      	asrs	r1, r3, #2
 8000172:	17d3      	asrs	r3, r2, #31
 8000174:	1ac9      	subs	r1, r1, r3
 8000176:	460b      	mov	r3, r1
 8000178:	009b      	lsls	r3, r3, #2
 800017a:	440b      	add	r3, r1
 800017c:	005b      	lsls	r3, r3, #1
 800017e:	1ad1      	subs	r1, r2, r3
 8000180:	b2cb      	uxtb	r3, r1
 8000182:	4403      	add	r3, r0
 8000184:	b2db      	uxtb	r3, r3
}
 8000186:	4618      	mov	r0, r3
 8000188:	370c      	adds	r7, #12
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	66666667 	.word	0x66666667

08000194 <bcdToDec>:
// Convert binary coded decimal to normal decimal numbers
int bcdToDec(uint8_t val)
{
 8000194:	b480      	push	{r7}
 8000196:	b083      	sub	sp, #12
 8000198:	af00      	add	r7, sp, #0
 800019a:	4603      	mov	r3, r0
 800019c:	71fb      	strb	r3, [r7, #7]
  return (int)( (val/16*10) + (val%16) );
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	091b      	lsrs	r3, r3, #4
 80001a2:	b2db      	uxtb	r3, r3
 80001a4:	461a      	mov	r2, r3
 80001a6:	4613      	mov	r3, r2
 80001a8:	009b      	lsls	r3, r3, #2
 80001aa:	4413      	add	r3, r2
 80001ac:	005b      	lsls	r3, r3, #1
 80001ae:	461a      	mov	r2, r3
 80001b0:	79fb      	ldrb	r3, [r7, #7]
 80001b2:	f003 030f 	and.w	r3, r3, #15
 80001b6:	4413      	add	r3, r2
}
 80001b8:	4618      	mov	r0, r3
 80001ba:	370c      	adds	r7, #12
 80001bc:	46bd      	mov	sp, r7
 80001be:	bc80      	pop	{r7}
 80001c0:	4770      	bx	lr
	...

080001c4 <Set_Time>:
TIME time;

// function to set time

void Set_Time (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 80001c4:	b590      	push	{r4, r7, lr}
 80001c6:	b089      	sub	sp, #36	; 0x24
 80001c8:	af04      	add	r7, sp, #16
 80001ca:	4604      	mov	r4, r0
 80001cc:	4608      	mov	r0, r1
 80001ce:	4611      	mov	r1, r2
 80001d0:	461a      	mov	r2, r3
 80001d2:	4623      	mov	r3, r4
 80001d4:	71fb      	strb	r3, [r7, #7]
 80001d6:	4603      	mov	r3, r0
 80001d8:	71bb      	strb	r3, [r7, #6]
 80001da:	460b      	mov	r3, r1
 80001dc:	717b      	strb	r3, [r7, #5]
 80001de:	4613      	mov	r3, r2
 80001e0:	713b      	strb	r3, [r7, #4]
	uint8_t set_time[7];
	set_time[0] = decToBcd(sec);
 80001e2:	79fb      	ldrb	r3, [r7, #7]
 80001e4:	4618      	mov	r0, r3
 80001e6:	f7ff ffb1 	bl	800014c <decToBcd>
 80001ea:	4603      	mov	r3, r0
 80001ec:	723b      	strb	r3, [r7, #8]
	set_time[1] = decToBcd(min);
 80001ee:	79bb      	ldrb	r3, [r7, #6]
 80001f0:	4618      	mov	r0, r3
 80001f2:	f7ff ffab 	bl	800014c <decToBcd>
 80001f6:	4603      	mov	r3, r0
 80001f8:	727b      	strb	r3, [r7, #9]
	set_time[2] = decToBcd(hour);
 80001fa:	797b      	ldrb	r3, [r7, #5]
 80001fc:	4618      	mov	r0, r3
 80001fe:	f7ff ffa5 	bl	800014c <decToBcd>
 8000202:	4603      	mov	r3, r0
 8000204:	72bb      	strb	r3, [r7, #10]
	set_time[3] = decToBcd(dow);
 8000206:	793b      	ldrb	r3, [r7, #4]
 8000208:	4618      	mov	r0, r3
 800020a:	f7ff ff9f 	bl	800014c <decToBcd>
 800020e:	4603      	mov	r3, r0
 8000210:	72fb      	strb	r3, [r7, #11]
	set_time[4] = decToBcd(dom);
 8000212:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000216:	4618      	mov	r0, r3
 8000218:	f7ff ff98 	bl	800014c <decToBcd>
 800021c:	4603      	mov	r3, r0
 800021e:	733b      	strb	r3, [r7, #12]
	set_time[5] = decToBcd(month);
 8000220:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000224:	4618      	mov	r0, r3
 8000226:	f7ff ff91 	bl	800014c <decToBcd>
 800022a:	4603      	mov	r3, r0
 800022c:	737b      	strb	r3, [r7, #13]
	set_time[6] = decToBcd(year);
 800022e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000232:	4618      	mov	r0, r3
 8000234:	f7ff ff8a 	bl	800014c <decToBcd>
 8000238:	4603      	mov	r3, r0
 800023a:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x00, 1, set_time, 7, 1000);
 800023c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000240:	9302      	str	r3, [sp, #8]
 8000242:	2307      	movs	r3, #7
 8000244:	9301      	str	r3, [sp, #4]
 8000246:	f107 0308 	add.w	r3, r7, #8
 800024a:	9300      	str	r3, [sp, #0]
 800024c:	2301      	movs	r3, #1
 800024e:	2200      	movs	r2, #0
 8000250:	21d0      	movs	r1, #208	; 0xd0
 8000252:	4803      	ldr	r0, [pc, #12]	; (8000260 <Set_Time+0x9c>)
 8000254:	f002 fd2e 	bl	8002cb4 <HAL_I2C_Mem_Write>
}
 8000258:	bf00      	nop
 800025a:	3714      	adds	r7, #20
 800025c:	46bd      	mov	sp, r7
 800025e:	bd90      	pop	{r4, r7, pc}
 8000260:	2000009c 	.word	0x2000009c

08000264 <Get_Time>:

void Get_Time (void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b086      	sub	sp, #24
 8000268:	af04      	add	r7, sp, #16
	uint8_t get_time[7];
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, 1, get_time, 7, 1000);
 800026a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800026e:	9302      	str	r3, [sp, #8]
 8000270:	2307      	movs	r3, #7
 8000272:	9301      	str	r3, [sp, #4]
 8000274:	463b      	mov	r3, r7
 8000276:	9300      	str	r3, [sp, #0]
 8000278:	2301      	movs	r3, #1
 800027a:	2200      	movs	r2, #0
 800027c:	21d0      	movs	r1, #208	; 0xd0
 800027e:	481f      	ldr	r0, [pc, #124]	; (80002fc <Get_Time+0x98>)
 8000280:	f002 fe12 	bl	8002ea8 <HAL_I2C_Mem_Read>
	time.seconds = bcdToDec(get_time[0]);
 8000284:	783b      	ldrb	r3, [r7, #0]
 8000286:	4618      	mov	r0, r3
 8000288:	f7ff ff84 	bl	8000194 <bcdToDec>
 800028c:	4603      	mov	r3, r0
 800028e:	b2da      	uxtb	r2, r3
 8000290:	4b1b      	ldr	r3, [pc, #108]	; (8000300 <Get_Time+0x9c>)
 8000292:	701a      	strb	r2, [r3, #0]
	time.minutes = bcdToDec(get_time[1]);
 8000294:	787b      	ldrb	r3, [r7, #1]
 8000296:	4618      	mov	r0, r3
 8000298:	f7ff ff7c 	bl	8000194 <bcdToDec>
 800029c:	4603      	mov	r3, r0
 800029e:	b2da      	uxtb	r2, r3
 80002a0:	4b17      	ldr	r3, [pc, #92]	; (8000300 <Get_Time+0x9c>)
 80002a2:	705a      	strb	r2, [r3, #1]
	time.hour = bcdToDec(get_time[2]);
 80002a4:	78bb      	ldrb	r3, [r7, #2]
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ff74 	bl	8000194 <bcdToDec>
 80002ac:	4603      	mov	r3, r0
 80002ae:	b2da      	uxtb	r2, r3
 80002b0:	4b13      	ldr	r3, [pc, #76]	; (8000300 <Get_Time+0x9c>)
 80002b2:	709a      	strb	r2, [r3, #2]
	time.dayofweek = bcdToDec(get_time[3]);
 80002b4:	78fb      	ldrb	r3, [r7, #3]
 80002b6:	4618      	mov	r0, r3
 80002b8:	f7ff ff6c 	bl	8000194 <bcdToDec>
 80002bc:	4603      	mov	r3, r0
 80002be:	b2da      	uxtb	r2, r3
 80002c0:	4b0f      	ldr	r3, [pc, #60]	; (8000300 <Get_Time+0x9c>)
 80002c2:	70da      	strb	r2, [r3, #3]
	time.dayofmonth = bcdToDec(get_time[4]);
 80002c4:	793b      	ldrb	r3, [r7, #4]
 80002c6:	4618      	mov	r0, r3
 80002c8:	f7ff ff64 	bl	8000194 <bcdToDec>
 80002cc:	4603      	mov	r3, r0
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	4b0b      	ldr	r3, [pc, #44]	; (8000300 <Get_Time+0x9c>)
 80002d2:	711a      	strb	r2, [r3, #4]
	time.month = bcdToDec(get_time[5]);
 80002d4:	797b      	ldrb	r3, [r7, #5]
 80002d6:	4618      	mov	r0, r3
 80002d8:	f7ff ff5c 	bl	8000194 <bcdToDec>
 80002dc:	4603      	mov	r3, r0
 80002de:	b2da      	uxtb	r2, r3
 80002e0:	4b07      	ldr	r3, [pc, #28]	; (8000300 <Get_Time+0x9c>)
 80002e2:	715a      	strb	r2, [r3, #5]
	time.year = bcdToDec(get_time[6]);
 80002e4:	79bb      	ldrb	r3, [r7, #6]
 80002e6:	4618      	mov	r0, r3
 80002e8:	f7ff ff54 	bl	8000194 <bcdToDec>
 80002ec:	4603      	mov	r3, r0
 80002ee:	b2da      	uxtb	r2, r3
 80002f0:	4b03      	ldr	r3, [pc, #12]	; (8000300 <Get_Time+0x9c>)
 80002f2:	719a      	strb	r2, [r3, #6]
}
 80002f4:	bf00      	nop
 80002f6:	3708      	adds	r7, #8
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	2000009c 	.word	0x2000009c
 8000300:	20000350 	.word	0x20000350

08000304 <lay_data_tu_lcd>:

void lay_data_tu_lcd(uint8_t *value_set_ngay,uint8_t* ngay,uint8_t *thang, int* nam,uint8_t *gio,uint8_t *phut,uint8_t *giay)
{
 8000304:	b480      	push	{r7}
 8000306:	b085      	sub	sp, #20
 8000308:	af00      	add	r7, sp, #0
 800030a:	60f8      	str	r0, [r7, #12]
 800030c:	60b9      	str	r1, [r7, #8]
 800030e:	607a      	str	r2, [r7, #4]
 8000310:	603b      	str	r3, [r7, #0]
	*ngay = value_set_ngay[0]*10 + value_set_ngay[1];
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	461a      	mov	r2, r3
 8000318:	0092      	lsls	r2, r2, #2
 800031a:	4413      	add	r3, r2
 800031c:	005b      	lsls	r3, r3, #1
 800031e:	b2da      	uxtb	r2, r3
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	3301      	adds	r3, #1
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	4413      	add	r3, r2
 8000328:	b2da      	uxtb	r2, r3
 800032a:	68bb      	ldr	r3, [r7, #8]
 800032c:	701a      	strb	r2, [r3, #0]
	*thang = value_set_ngay[2]*10 + value_set_ngay[3];
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	3302      	adds	r3, #2
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	461a      	mov	r2, r3
 8000336:	0092      	lsls	r2, r2, #2
 8000338:	4413      	add	r3, r2
 800033a:	005b      	lsls	r3, r3, #1
 800033c:	b2da      	uxtb	r2, r3
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	3303      	adds	r3, #3
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	4413      	add	r3, r2
 8000346:	b2da      	uxtb	r2, r3
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	701a      	strb	r2, [r3, #0]
	*nam = value_set_ngay[4]*1000 + value_set_ngay[5]*100 + value_set_ngay[6]*10 + value_set_ngay[7] ;
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	3304      	adds	r3, #4
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	461a      	mov	r2, r3
 8000354:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000358:	fb03 f202 	mul.w	r2, r3, r2
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	3305      	adds	r3, #5
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	4619      	mov	r1, r3
 8000364:	2364      	movs	r3, #100	; 0x64
 8000366:	fb01 f303 	mul.w	r3, r1, r3
 800036a:	441a      	add	r2, r3
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	3306      	adds	r3, #6
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	4619      	mov	r1, r3
 8000374:	460b      	mov	r3, r1
 8000376:	009b      	lsls	r3, r3, #2
 8000378:	440b      	add	r3, r1
 800037a:	005b      	lsls	r3, r3, #1
 800037c:	4413      	add	r3, r2
 800037e:	68fa      	ldr	r2, [r7, #12]
 8000380:	3207      	adds	r2, #7
 8000382:	7812      	ldrb	r2, [r2, #0]
 8000384:	441a      	add	r2, r3
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	601a      	str	r2, [r3, #0]
	*gio = value_set_ngay[8]*10 + value_set_ngay[9];
 800038a:	68fb      	ldr	r3, [r7, #12]
 800038c:	3308      	adds	r3, #8
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	461a      	mov	r2, r3
 8000392:	0092      	lsls	r2, r2, #2
 8000394:	4413      	add	r3, r2
 8000396:	005b      	lsls	r3, r3, #1
 8000398:	b2da      	uxtb	r2, r3
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	3309      	adds	r3, #9
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	4413      	add	r3, r2
 80003a2:	b2da      	uxtb	r2, r3
 80003a4:	69bb      	ldr	r3, [r7, #24]
 80003a6:	701a      	strb	r2, [r3, #0]
	*phut = value_set_ngay[10]*10 + value_set_ngay[11];
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	330a      	adds	r3, #10
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	461a      	mov	r2, r3
 80003b0:	0092      	lsls	r2, r2, #2
 80003b2:	4413      	add	r3, r2
 80003b4:	005b      	lsls	r3, r3, #1
 80003b6:	b2da      	uxtb	r2, r3
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	330b      	adds	r3, #11
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	4413      	add	r3, r2
 80003c0:	b2da      	uxtb	r2, r3
 80003c2:	69fb      	ldr	r3, [r7, #28]
 80003c4:	701a      	strb	r2, [r3, #0]
	*giay = value_set_ngay[12]*10 + value_set_ngay[13];
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	330c      	adds	r3, #12
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	461a      	mov	r2, r3
 80003ce:	0092      	lsls	r2, r2, #2
 80003d0:	4413      	add	r3, r2
 80003d2:	005b      	lsls	r3, r3, #1
 80003d4:	b2da      	uxtb	r2, r3
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	330d      	adds	r3, #13
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	4413      	add	r3, r2
 80003de:	b2da      	uxtb	r2, r3
 80003e0:	6a3b      	ldr	r3, [r7, #32]
 80003e2:	701a      	strb	r2, [r3, #0]
}
 80003e4:	bf00      	nop
 80003e6:	3714      	adds	r7, #20
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bc80      	pop	{r7}
 80003ec:	4770      	bx	lr
	...

080003f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f0:	b5b0      	push	{r4, r5, r7, lr}
 80003f2:	b08e      	sub	sp, #56	; 0x38
 80003f4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f6:	f001 fe89 	bl	800210c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fa:	f000 fdc9 	bl	8000f90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003fe:	f000 ff23 	bl	8001248 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000402:	f000 fe39 	bl	8001078 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000406:	f000 fe83 	bl	8001110 <MX_TIM3_Init>
  MX_I2C1_Init();
 800040a:	f000 fe07 	bl	800101c <MX_I2C1_Init>
  MX_TIM4_Init();
 800040e:	f000 fecd 	bl	80011ac <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000412:	f004 fca5 	bl	8004d60 <lcd_init>
  HAL_Delay(100);
 8000416:	2064      	movs	r0, #100	; 0x64
 8000418:	f001 feda 	bl	80021d0 <HAL_Delay>
  lcd_clear();
 800041c:	f004 fc6a 	bl	8004cf4 <lcd_clear>
  HAL_TIM_Base_Stop_IT(&htim2);
 8000420:	48a2      	ldr	r0, [pc, #648]	; (80006ac <main+0x2bc>)
 8000422:	f004 f87d 	bl	8004520 <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8000426:	48a2      	ldr	r0, [pc, #648]	; (80006b0 <main+0x2c0>)
 8000428:	f004 f828 	bl	800447c <HAL_TIM_Base_Start_IT>
  Set_Time(20, 30, 20, 5, 26, 4, 24);
 800042c:	2318      	movs	r3, #24
 800042e:	9302      	str	r3, [sp, #8]
 8000430:	2304      	movs	r3, #4
 8000432:	9301      	str	r3, [sp, #4]
 8000434:	231a      	movs	r3, #26
 8000436:	9300      	str	r3, [sp, #0]
 8000438:	2305      	movs	r3, #5
 800043a:	2214      	movs	r2, #20
 800043c:	211e      	movs	r1, #30
 800043e:	2014      	movs	r0, #20
 8000440:	f7ff fec0 	bl	80001c4 <Set_Time>
  HAL_Delay(300);
 8000444:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000448:	f001 fec2 	bl	80021d0 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // lưu ý khi cách đ�?c dht11 là dùng ngắt ngoài nên sử dụng ngắt ưu tiên cao nhất
	  // trước khi đ�?c dht11 thì g�?i hàm doc_dht11() sau đó delay 10ms và g�?i hàm xy_ly_tick_dht11
	  HAL_Delay(500);
 800044c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000450:	f001 febe 	bl	80021d0 <HAL_Delay>
		doc_dht11();
 8000454:	f001 fb9a 	bl	8001b8c <doc_dht11>
		HAL_Delay(10);
 8000458:	200a      	movs	r0, #10
 800045a:	f001 feb9 	bl	80021d0 <HAL_Delay>
		xu_ly_tick_dht11(tick,data_dht11); // hàm này lấy pointer cho ra data_dht11 là 1 mảng với
 800045e:	4995      	ldr	r1, [pc, #596]	; (80006b4 <main+0x2c4>)
 8000460:	4895      	ldr	r0, [pc, #596]	; (80006b8 <main+0x2c8>)
 8000462:	f001 fbf1 	bl	8001c48 <xu_ly_tick_dht11>
		/* tương ứng 	data_dht11[0] là phần nguyên độ ẩm
						data_dht11[0] là phần thập phân độ ẩm
						data_dht11[0] là phần nguyên nhiệt độ
						data_dht11[0] là phần thập phân nhiệt độ
						*/
		bool a = (time.year == value_nam_bao_thuc)? 1:0 ;
 8000466:	4b95      	ldr	r3, [pc, #596]	; (80006bc <main+0x2cc>)
 8000468:	799b      	ldrb	r3, [r3, #6]
 800046a:	461a      	mov	r2, r3
 800046c:	4b94      	ldr	r3, [pc, #592]	; (80006c0 <main+0x2d0>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	429a      	cmp	r2, r3
 8000472:	bf0c      	ite	eq
 8000474:	2301      	moveq	r3, #1
 8000476:	2300      	movne	r3, #0
 8000478:	77fb      	strb	r3, [r7, #31]
		bool b = (time.month == value_thang_bao_thuc)? 1:0 ;
 800047a:	4b90      	ldr	r3, [pc, #576]	; (80006bc <main+0x2cc>)
 800047c:	795a      	ldrb	r2, [r3, #5]
 800047e:	4b91      	ldr	r3, [pc, #580]	; (80006c4 <main+0x2d4>)
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	429a      	cmp	r2, r3
 8000484:	bf0c      	ite	eq
 8000486:	2301      	moveq	r3, #1
 8000488:	2300      	movne	r3, #0
 800048a:	77bb      	strb	r3, [r7, #30]
		bool c = (time.dayofmonth == value_ngay_bao_thuc)? 1:0 ;
 800048c:	4b8b      	ldr	r3, [pc, #556]	; (80006bc <main+0x2cc>)
 800048e:	791a      	ldrb	r2, [r3, #4]
 8000490:	4b8d      	ldr	r3, [pc, #564]	; (80006c8 <main+0x2d8>)
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	429a      	cmp	r2, r3
 8000496:	bf0c      	ite	eq
 8000498:	2301      	moveq	r3, #1
 800049a:	2300      	movne	r3, #0
 800049c:	777b      	strb	r3, [r7, #29]
		bool d = (time.hour == value_gio_bao_thuc)? 1:0 ;
 800049e:	4b87      	ldr	r3, [pc, #540]	; (80006bc <main+0x2cc>)
 80004a0:	789a      	ldrb	r2, [r3, #2]
 80004a2:	4b8a      	ldr	r3, [pc, #552]	; (80006cc <main+0x2dc>)
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	429a      	cmp	r2, r3
 80004a8:	bf0c      	ite	eq
 80004aa:	2301      	moveq	r3, #1
 80004ac:	2300      	movne	r3, #0
 80004ae:	773b      	strb	r3, [r7, #28]
		bool e = (time.minutes == value_phut_bao_thuc)? 1:0 ;
 80004b0:	4b82      	ldr	r3, [pc, #520]	; (80006bc <main+0x2cc>)
 80004b2:	785a      	ldrb	r2, [r3, #1]
 80004b4:	4b86      	ldr	r3, [pc, #536]	; (80006d0 <main+0x2e0>)
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	429a      	cmp	r2, r3
 80004ba:	bf0c      	ite	eq
 80004bc:	2301      	moveq	r3, #1
 80004be:	2300      	movne	r3, #0
 80004c0:	76fb      	strb	r3, [r7, #27]
		bool f = (time.seconds >= value_giay_bao_thuc)? 1:0 ;
 80004c2:	4b7e      	ldr	r3, [pc, #504]	; (80006bc <main+0x2cc>)
 80004c4:	781a      	ldrb	r2, [r3, #0]
 80004c6:	4b83      	ldr	r3, [pc, #524]	; (80006d4 <main+0x2e4>)
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	429a      	cmp	r2, r3
 80004cc:	bf2c      	ite	cs
 80004ce:	2301      	movcs	r3, #1
 80004d0:	2300      	movcc	r3, #0
 80004d2:	76bb      	strb	r3, [r7, #26]
		bool flag_bat_bao_thuc = a&b&c&d&e&f;
 80004d4:	7ffa      	ldrb	r2, [r7, #31]
 80004d6:	7fbb      	ldrb	r3, [r7, #30]
 80004d8:	401a      	ands	r2, r3
 80004da:	7f7b      	ldrb	r3, [r7, #29]
 80004dc:	401a      	ands	r2, r3
 80004de:	7f3b      	ldrb	r3, [r7, #28]
 80004e0:	401a      	ands	r2, r3
 80004e2:	7efb      	ldrb	r3, [r7, #27]
 80004e4:	401a      	ands	r2, r3
 80004e6:	7ebb      	ldrb	r3, [r7, #26]
 80004e8:	4013      	ands	r3, r2
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	bf14      	ite	ne
 80004ee:	2301      	movne	r3, #1
 80004f0:	2300      	moveq	r3, #0
 80004f2:	767b      	strb	r3, [r7, #25]
		if(flag_bat_bao_thuc)
 80004f4:	7e7b      	ldrb	r3, [r7, #25]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d006      	beq.n	8000508 <main+0x118>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80004fa:	2200      	movs	r2, #0
 80004fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000500:	4875      	ldr	r0, [pc, #468]	; (80006d8 <main+0x2e8>)
 8000502:	f002 f964 	bl	80027ce <HAL_GPIO_WritePin>
 8000506:	e005      	b.n	8000514 <main+0x124>
		} else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000508:	2201      	movs	r2, #1
 800050a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800050e:	4872      	ldr	r0, [pc, #456]	; (80006d8 <main+0x2e8>)
 8000510:	f002 f95d 	bl	80027ce <HAL_GPIO_WritePin>
		}



		if(flag_ngat_timer3)
 8000514:	4b71      	ldr	r3, [pc, #452]	; (80006dc <main+0x2ec>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2b00      	cmp	r3, #0
 800051a:	d097      	beq.n	800044c <main+0x5c>
		{
			flag_ngat_timer3=0;
 800051c:	4b6f      	ldr	r3, [pc, #444]	; (80006dc <main+0x2ec>)
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
			switch(state_lcd%6) {
 8000522:	4b6f      	ldr	r3, [pc, #444]	; (80006e0 <main+0x2f0>)
 8000524:	6819      	ldr	r1, [r3, #0]
 8000526:	4b6f      	ldr	r3, [pc, #444]	; (80006e4 <main+0x2f4>)
 8000528:	fb83 3201 	smull	r3, r2, r3, r1
 800052c:	17cb      	asrs	r3, r1, #31
 800052e:	1ad2      	subs	r2, r2, r3
 8000530:	4613      	mov	r3, r2
 8000532:	005b      	lsls	r3, r3, #1
 8000534:	4413      	add	r3, r2
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	1aca      	subs	r2, r1, r3
 800053a:	2a05      	cmp	r2, #5
 800053c:	d886      	bhi.n	800044c <main+0x5c>
 800053e:	a301      	add	r3, pc, #4	; (adr r3, 8000544 <main+0x154>)
 8000540:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000544:	0800055d 	.word	0x0800055d
 8000548:	080005a7 	.word	0x080005a7
 800054c:	0800044d 	.word	0x0800044d
 8000550:	08000779 	.word	0x08000779
 8000554:	08000f23 	.word	0x08000f23
 8000558:	08000b1b 	.word	0x08000b1b
				case 0:
				{

					  sprintf(nhiet_do,"Nhiet do:%d.%doC", data_dht11[2], data_dht11[3]); // hàm này ghép chuỗi thành chuỗi nhiet_do để tiện hiển thị LCD
 800055c:	4b55      	ldr	r3, [pc, #340]	; (80006b4 <main+0x2c4>)
 800055e:	789b      	ldrb	r3, [r3, #2]
 8000560:	461a      	mov	r2, r3
 8000562:	4b54      	ldr	r3, [pc, #336]	; (80006b4 <main+0x2c4>)
 8000564:	78db      	ldrb	r3, [r3, #3]
 8000566:	4960      	ldr	r1, [pc, #384]	; (80006e8 <main+0x2f8>)
 8000568:	4860      	ldr	r0, [pc, #384]	; (80006ec <main+0x2fc>)
 800056a:	f004 fc4b 	bl	8004e04 <siprintf>
					  sprintf(do_am, "Do am:  %d.%d ", data_dht11[0],data_dht11[1]);		// hàm ghép chuỗi độ ẩm để hiển thị LCD
 800056e:	4b51      	ldr	r3, [pc, #324]	; (80006b4 <main+0x2c4>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	461a      	mov	r2, r3
 8000574:	4b4f      	ldr	r3, [pc, #316]	; (80006b4 <main+0x2c4>)
 8000576:	785b      	ldrb	r3, [r3, #1]
 8000578:	495d      	ldr	r1, [pc, #372]	; (80006f0 <main+0x300>)
 800057a:	485e      	ldr	r0, [pc, #376]	; (80006f4 <main+0x304>)
 800057c:	f004 fc42 	bl	8004e04 <siprintf>
					  lcd_send_cmd (0x0C);
 8000580:	200c      	movs	r0, #12
 8000582:	f004 fb57 	bl	8004c34 <lcd_send_cmd>
					  lcd_put_cur(0,1);
 8000586:	2101      	movs	r1, #1
 8000588:	2000      	movs	r0, #0
 800058a:	f004 fbca 	bl	8004d22 <lcd_put_cur>
					  lcd_send_string(nhiet_do);
 800058e:	4857      	ldr	r0, [pc, #348]	; (80006ec <main+0x2fc>)
 8000590:	f004 fc23 	bl	8004dda <lcd_send_string>
					  lcd_put_cur(1,1);
 8000594:	2101      	movs	r1, #1
 8000596:	2001      	movs	r0, #1
 8000598:	f004 fbc3 	bl	8004d22 <lcd_put_cur>
					  lcd_send_string(do_am);
 800059c:	4855      	ldr	r0, [pc, #340]	; (80006f4 <main+0x304>)
 800059e:	f004 fc1c 	bl	8004dda <lcd_send_string>
					  break;
 80005a2:	f000 bcd1 	b.w	8000f48 <main+0xb58>
				}
				case 1:
				{

					if(flag_chuyen_lcd)
 80005a6:	4b54      	ldr	r3, [pc, #336]	; (80006f8 <main+0x308>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d019      	beq.n	80005e2 <main+0x1f2>
					{
						count_mat_khau=-2;
 80005ae:	4b53      	ldr	r3, [pc, #332]	; (80006fc <main+0x30c>)
 80005b0:	f06f 0201 	mvn.w	r2, #1
 80005b4:	601a      	str	r2, [r3, #0]
						count_may_chu_nhap_vao=0;
 80005b6:	4b52      	ldr	r3, [pc, #328]	; (8000700 <main+0x310>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
						flag_lan_dau_nhap_mat_khau =1;
 80005bc:	4b51      	ldr	r3, [pc, #324]	; (8000704 <main+0x314>)
 80005be:	2201      	movs	r2, #1
 80005c0:	601a      	str	r2, [r3, #0]
						flag_chuyen_lcd=0;
 80005c2:	4b4d      	ldr	r3, [pc, #308]	; (80006f8 <main+0x308>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
						lcd_clear();
 80005c8:	f004 fb94 	bl	8004cf4 <lcd_clear>
						lcd_put_cur(0,1);
 80005cc:	2101      	movs	r1, #1
 80005ce:	2000      	movs	r0, #0
 80005d0:	f004 fba7 	bl	8004d22 <lcd_put_cur>
						lcd_send_string("Nhap mat khau:");
 80005d4:	484c      	ldr	r0, [pc, #304]	; (8000708 <main+0x318>)
 80005d6:	f004 fc00 	bl	8004dda <lcd_send_string>
						lcd_put_cur(1,0);
 80005da:	2100      	movs	r1, #0
 80005dc:	2001      	movs	r0, #1
 80005de:	f004 fba0 	bl	8004d22 <lcd_put_cur>
					}
						count_mat_khau++;
 80005e2:	4b46      	ldr	r3, [pc, #280]	; (80006fc <main+0x30c>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	3301      	adds	r3, #1
 80005e8:	4a44      	ldr	r2, [pc, #272]	; (80006fc <main+0x30c>)
 80005ea:	6013      	str	r3, [r2, #0]
						count_may_chu_nhap_vao++;
 80005ec:	4b44      	ldr	r3, [pc, #272]	; (8000700 <main+0x310>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	4a43      	ldr	r2, [pc, #268]	; (8000700 <main+0x310>)
 80005f4:	6013      	str	r3, [r2, #0]
						if((flag_number <= 9) && (flag_number >=0))
 80005f6:	4b45      	ldr	r3, [pc, #276]	; (800070c <main+0x31c>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	2b09      	cmp	r3, #9
 80005fc:	dc0a      	bgt.n	8000614 <main+0x224>
 80005fe:	4b43      	ldr	r3, [pc, #268]	; (800070c <main+0x31c>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	db06      	blt.n	8000614 <main+0x224>
						{
							mat_khau_user[count_mat_khau] = flag_number;
 8000606:	4b41      	ldr	r3, [pc, #260]	; (800070c <main+0x31c>)
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	4b3c      	ldr	r3, [pc, #240]	; (80006fc <main+0x30c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	b2d1      	uxtb	r1, r2
 8000610:	4a3f      	ldr	r2, [pc, #252]	; (8000710 <main+0x320>)
 8000612:	54d1      	strb	r1, [r2, r3]
						}
						  switch(flag_number) {
 8000614:	4b3d      	ldr	r3, [pc, #244]	; (800070c <main+0x31c>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2b0b      	cmp	r3, #11
 800061a:	f040 80a4 	bne.w	8000766 <main+0x376>
							  case 11:
							  {
								  for(int i=0 ;i < 6 ; i++)
 800061e:	2300      	movs	r3, #0
 8000620:	627b      	str	r3, [r7, #36]	; 0x24
 8000622:	e013      	b.n	800064c <main+0x25c>
									{
										if(mat_khau_user[i] != mat_khau_dung[i])
 8000624:	4a3a      	ldr	r2, [pc, #232]	; (8000710 <main+0x320>)
 8000626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000628:	4413      	add	r3, r2
 800062a:	781a      	ldrb	r2, [r3, #0]
 800062c:	4939      	ldr	r1, [pc, #228]	; (8000714 <main+0x324>)
 800062e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000630:	440b      	add	r3, r1
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	429a      	cmp	r2, r3
 8000636:	d003      	beq.n	8000640 <main+0x250>
										{
											check_pass_LCD=0;
 8000638:	4b37      	ldr	r3, [pc, #220]	; (8000718 <main+0x328>)
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
											break;
 800063e:	e008      	b.n	8000652 <main+0x262>
										}
										check_pass_LCD=1;
 8000640:	4b35      	ldr	r3, [pc, #212]	; (8000718 <main+0x328>)
 8000642:	2201      	movs	r2, #1
 8000644:	601a      	str	r2, [r3, #0]
								  for(int i=0 ;i < 6 ; i++)
 8000646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000648:	3301      	adds	r3, #1
 800064a:	627b      	str	r3, [r7, #36]	; 0x24
 800064c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800064e:	2b05      	cmp	r3, #5
 8000650:	dde8      	ble.n	8000624 <main+0x234>
									}
									for(int i=0;i<6;i++)
 8000652:	2300      	movs	r3, #0
 8000654:	623b      	str	r3, [r7, #32]
 8000656:	e007      	b.n	8000668 <main+0x278>
									{
										mat_khau_user[i] =0;
 8000658:	4a2d      	ldr	r2, [pc, #180]	; (8000710 <main+0x320>)
 800065a:	6a3b      	ldr	r3, [r7, #32]
 800065c:	4413      	add	r3, r2
 800065e:	2200      	movs	r2, #0
 8000660:	701a      	strb	r2, [r3, #0]
									for(int i=0;i<6;i++)
 8000662:	6a3b      	ldr	r3, [r7, #32]
 8000664:	3301      	adds	r3, #1
 8000666:	623b      	str	r3, [r7, #32]
 8000668:	6a3b      	ldr	r3, [r7, #32]
 800066a:	2b05      	cmp	r3, #5
 800066c:	ddf4      	ble.n	8000658 <main+0x268>
									}
									if(check_pass_LCD) {
 800066e:	4b2a      	ldr	r3, [pc, #168]	; (8000718 <main+0x328>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d056      	beq.n	8000724 <main+0x334>
										state_lcd =2;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <main+0x2f0>)
 8000678:	2202      	movs	r2, #2
 800067a:	601a      	str	r2, [r3, #0]
										flag_ngat_timer3=1;
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <main+0x2ec>)
 800067e:	2201      	movs	r2, #1
 8000680:	601a      	str	r2, [r3, #0]
										lcd_clear();
 8000682:	f004 fb37 	bl	8004cf4 <lcd_clear>
										lcd_put_cur(0,1);
 8000686:	2101      	movs	r1, #1
 8000688:	2000      	movs	r0, #0
 800068a:	f004 fb4a 	bl	8004d22 <lcd_put_cur>
										lcd_send_string("Mat khau dung ->>");
 800068e:	4823      	ldr	r0, [pc, #140]	; (800071c <main+0x32c>)
 8000690:	f004 fba3 	bl	8004dda <lcd_send_string>
										flag_di_qua_nhap_mat_khau=1;
 8000694:	4b22      	ldr	r3, [pc, #136]	; (8000720 <main+0x330>)
 8000696:	2201      	movs	r2, #1
 8000698:	601a      	str	r2, [r3, #0]
										HAL_Delay(2000);
 800069a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800069e:	f001 fd97 	bl	80021d0 <HAL_Delay>
										flag_number=0;
 80006a2:	4b1a      	ldr	r3, [pc, #104]	; (800070c <main+0x31c>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
										lcd_put_cur(1,1);
										lcd_send_string("Moi nhap lai  ");
										HAL_Delay(2000);
										flag_number=0;
									}
								  break;
 80006a8:	e065      	b.n	8000776 <main+0x386>
 80006aa:	bf00      	nop
 80006ac:	200000f0 	.word	0x200000f0
 80006b0:	20000180 	.word	0x20000180
 80006b4:	2000022c 	.word	0x2000022c
 80006b8:	200001c8 	.word	0x200001c8
 80006bc:	20000350 	.word	0x20000350
 80006c0:	20000018 	.word	0x20000018
 80006c4:	2000034b 	.word	0x2000034b
 80006c8:	2000034a 	.word	0x2000034a
 80006cc:	2000034e 	.word	0x2000034e
 80006d0:	2000034d 	.word	0x2000034d
 80006d4:	2000034c 	.word	0x2000034c
 80006d8:	40011000 	.word	0x40011000
 80006dc:	20000004 	.word	0x20000004
 80006e0:	200002a8 	.word	0x200002a8
 80006e4:	2aaaaaab 	.word	0x2aaaaaab
 80006e8:	08005780 	.word	0x08005780
 80006ec:	20000280 	.word	0x20000280
 80006f0:	08005794 	.word	0x08005794
 80006f4:	20000294 	.word	0x20000294
 80006f8:	200002c4 	.word	0x200002c4
 80006fc:	200002b8 	.word	0x200002b8
 8000700:	200002bc 	.word	0x200002bc
 8000704:	200002c8 	.word	0x200002c8
 8000708:	080057a4 	.word	0x080057a4
 800070c:	20000248 	.word	0x20000248
 8000710:	200002ac 	.word	0x200002ac
 8000714:	20000008 	.word	0x20000008
 8000718:	200002b4 	.word	0x200002b4
 800071c:	080057b4 	.word	0x080057b4
 8000720:	200002c0 	.word	0x200002c0
										state_lcd =1;
 8000724:	4b9a      	ldr	r3, [pc, #616]	; (8000990 <main+0x5a0>)
 8000726:	2201      	movs	r2, #1
 8000728:	601a      	str	r2, [r3, #0]
										flag_chuyen_lcd=1;
 800072a:	4b9a      	ldr	r3, [pc, #616]	; (8000994 <main+0x5a4>)
 800072c:	2201      	movs	r2, #1
 800072e:	601a      	str	r2, [r3, #0]
										flag_ngat_timer3=1;
 8000730:	4b99      	ldr	r3, [pc, #612]	; (8000998 <main+0x5a8>)
 8000732:	2201      	movs	r2, #1
 8000734:	601a      	str	r2, [r3, #0]
										lcd_clear();
 8000736:	f004 fadd 	bl	8004cf4 <lcd_clear>
										lcd_put_cur(0,1);
 800073a:	2101      	movs	r1, #1
 800073c:	2000      	movs	r0, #0
 800073e:	f004 faf0 	bl	8004d22 <lcd_put_cur>
										lcd_send_string("Mat khau sai ");
 8000742:	4896      	ldr	r0, [pc, #600]	; (800099c <main+0x5ac>)
 8000744:	f004 fb49 	bl	8004dda <lcd_send_string>
										lcd_put_cur(1,1);
 8000748:	2101      	movs	r1, #1
 800074a:	2001      	movs	r0, #1
 800074c:	f004 fae9 	bl	8004d22 <lcd_put_cur>
										lcd_send_string("Moi nhap lai  ");
 8000750:	4893      	ldr	r0, [pc, #588]	; (80009a0 <main+0x5b0>)
 8000752:	f004 fb42 	bl	8004dda <lcd_send_string>
										HAL_Delay(2000);
 8000756:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800075a:	f001 fd39 	bl	80021d0 <HAL_Delay>
										flag_number=0;
 800075e:	4b91      	ldr	r3, [pc, #580]	; (80009a4 <main+0x5b4>)
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
								  break;
 8000764:	e007      	b.n	8000776 <main+0x386>
							  }
							  default :
							  {
								  if(count_mat_khau <0)
 8000766:	4b90      	ldr	r3, [pc, #576]	; (80009a8 <main+0x5b8>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	2b00      	cmp	r3, #0
 800076c:	db02      	blt.n	8000774 <main+0x384>
								  {

								  } else {

								  lcd_send_string("*");
 800076e:	488f      	ldr	r0, [pc, #572]	; (80009ac <main+0x5bc>)
 8000770:	f004 fb33 	bl	8004dda <lcd_send_string>
								  }
								  break;
 8000774:	bf00      	nop
							  }
						  }
					  break;
 8000776:	e3e7      	b.n	8000f48 <main+0xb58>
				}


				case 3:
				{
					if(flag_chuyen_lcd)
 8000778:	4b86      	ldr	r3, [pc, #536]	; (8000994 <main+0x5a4>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d03b      	beq.n	80007f8 <main+0x408>
					{
						flag_chuyen_lcd=0;
 8000780:	4b84      	ldr	r3, [pc, #528]	; (8000994 <main+0x5a4>)
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
						lcd_clear();
 8000786:	f004 fab5 	bl	8004cf4 <lcd_clear>
						lcd_put_cur(0,1);
 800078a:	2101      	movs	r1, #1
 800078c:	2000      	movs	r0, #0
 800078e:	f004 fac8 	bl	8004d22 <lcd_put_cur>
						sprintf(ngay_string,"%02d / %02d / 20%02d",time.dayofmonth,time.month,time.year);
 8000792:	4b87      	ldr	r3, [pc, #540]	; (80009b0 <main+0x5c0>)
 8000794:	791b      	ldrb	r3, [r3, #4]
 8000796:	461a      	mov	r2, r3
 8000798:	4b85      	ldr	r3, [pc, #532]	; (80009b0 <main+0x5c0>)
 800079a:	795b      	ldrb	r3, [r3, #5]
 800079c:	4619      	mov	r1, r3
 800079e:	4b84      	ldr	r3, [pc, #528]	; (80009b0 <main+0x5c0>)
 80007a0:	799b      	ldrb	r3, [r3, #6]
 80007a2:	9300      	str	r3, [sp, #0]
 80007a4:	460b      	mov	r3, r1
 80007a6:	4983      	ldr	r1, [pc, #524]	; (80009b4 <main+0x5c4>)
 80007a8:	4883      	ldr	r0, [pc, #524]	; (80009b8 <main+0x5c8>)
 80007aa:	f004 fb2b 	bl	8004e04 <siprintf>
						lcd_send_string(ngay_string);
 80007ae:	4882      	ldr	r0, [pc, #520]	; (80009b8 <main+0x5c8>)
 80007b0:	f004 fb13 	bl	8004dda <lcd_send_string>
						sprintf(gio_string,"%02d : %02d : %02d ",time.hour,time.minutes,time.seconds);
 80007b4:	4b7e      	ldr	r3, [pc, #504]	; (80009b0 <main+0x5c0>)
 80007b6:	789b      	ldrb	r3, [r3, #2]
 80007b8:	461a      	mov	r2, r3
 80007ba:	4b7d      	ldr	r3, [pc, #500]	; (80009b0 <main+0x5c0>)
 80007bc:	785b      	ldrb	r3, [r3, #1]
 80007be:	4619      	mov	r1, r3
 80007c0:	4b7b      	ldr	r3, [pc, #492]	; (80009b0 <main+0x5c0>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	9300      	str	r3, [sp, #0]
 80007c6:	460b      	mov	r3, r1
 80007c8:	497c      	ldr	r1, [pc, #496]	; (80009bc <main+0x5cc>)
 80007ca:	487d      	ldr	r0, [pc, #500]	; (80009c0 <main+0x5d0>)
 80007cc:	f004 fb1a 	bl	8004e04 <siprintf>
						lcd_put_cur(1,1);
 80007d0:	2101      	movs	r1, #1
 80007d2:	2001      	movs	r0, #1
 80007d4:	f004 faa5 	bl	8004d22 <lcd_put_cur>
						lcd_send_string(gio_string);
 80007d8:	4879      	ldr	r0, [pc, #484]	; (80009c0 <main+0x5d0>)
 80007da:	f004 fafe 	bl	8004dda <lcd_send_string>
						lcd_put_cur(0,1);
 80007de:	2101      	movs	r1, #1
 80007e0:	2000      	movs	r0, #0
 80007e2:	f004 fa9e 	bl	8004d22 <lcd_put_cur>
						lcd_send_cmd (0x0F);
 80007e6:	200f      	movs	r0, #15
 80007e8:	f004 fa24 	bl	8004c34 <lcd_send_cmd>
						count_set_ngay=0;
 80007ec:	4b75      	ldr	r3, [pc, #468]	; (80009c4 <main+0x5d4>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
						count_set_ngay1=0;
 80007f2:	4b75      	ldr	r3, [pc, #468]	; (80009c8 <main+0x5d8>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
					}
					count_set_ngay++;
 80007f8:	4b72      	ldr	r3, [pc, #456]	; (80009c4 <main+0x5d4>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a71      	ldr	r2, [pc, #452]	; (80009c4 <main+0x5d4>)
 8000800:	6013      	str	r3, [r2, #0]
					if(count_set_ngay>=2)
 8000802:	4b70      	ldr	r3, [pc, #448]	; (80009c4 <main+0x5d4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	f340 8398 	ble.w	8000f3c <main+0xb4c>

					{
					 	 count_set_ngay1 = count_set_ngay - 2;
 800080c:	4b6d      	ldr	r3, [pc, #436]	; (80009c4 <main+0x5d4>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	3b02      	subs	r3, #2
 8000812:	4a6d      	ldr	r2, [pc, #436]	; (80009c8 <main+0x5d8>)
 8000814:	6013      	str	r3, [r2, #0]
					 	 val_set_ngay[count_set_ngay1] = flag_number;
 8000816:	4b63      	ldr	r3, [pc, #396]	; (80009a4 <main+0x5b4>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	4b6b      	ldr	r3, [pc, #428]	; (80009c8 <main+0x5d8>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	b2d1      	uxtb	r1, r2
 8000820:	4a6a      	ldr	r2, [pc, #424]	; (80009cc <main+0x5dc>)
 8000822:	54d1      	strb	r1, [r2, r3]
						 switch(flag_number)
 8000824:	4b5f      	ldr	r3, [pc, #380]	; (80009a4 <main+0x5b4>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b0b      	cmp	r3, #11
 800082a:	f200 8145 	bhi.w	8000ab8 <main+0x6c8>
 800082e:	a201      	add	r2, pc, #4	; (adr r2, 8000834 <main+0x444>)
 8000830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000834:	08000865 	.word	0x08000865
 8000838:	0800086d 	.word	0x0800086d
 800083c:	08000875 	.word	0x08000875
 8000840:	0800087d 	.word	0x0800087d
 8000844:	08000885 	.word	0x08000885
 8000848:	0800088d 	.word	0x0800088d
 800084c:	08000895 	.word	0x08000895
 8000850:	0800089d 	.word	0x0800089d
 8000854:	080008a5 	.word	0x080008a5
 8000858:	080008ad 	.word	0x080008ad
 800085c:	08000ab9 	.word	0x08000ab9
 8000860:	080008b5 	.word	0x080008b5
						 {
							 case 0:
							 {
								 lcd_send_string("0");
 8000864:	485a      	ldr	r0, [pc, #360]	; (80009d0 <main+0x5e0>)
 8000866:	f004 fab8 	bl	8004dda <lcd_send_string>
								 break;
 800086a:	e125      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 1:
							 {
								 lcd_send_string("1");
 800086c:	4859      	ldr	r0, [pc, #356]	; (80009d4 <main+0x5e4>)
 800086e:	f004 fab4 	bl	8004dda <lcd_send_string>
								 break;
 8000872:	e121      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 2:
							 {
								 lcd_send_string("2");
 8000874:	4858      	ldr	r0, [pc, #352]	; (80009d8 <main+0x5e8>)
 8000876:	f004 fab0 	bl	8004dda <lcd_send_string>
								 break;
 800087a:	e11d      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 3:
							 {
								 lcd_send_string("3");
 800087c:	4857      	ldr	r0, [pc, #348]	; (80009dc <main+0x5ec>)
 800087e:	f004 faac 	bl	8004dda <lcd_send_string>
								 break;
 8000882:	e119      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 4:
							 {
								 lcd_send_string("4");
 8000884:	4856      	ldr	r0, [pc, #344]	; (80009e0 <main+0x5f0>)
 8000886:	f004 faa8 	bl	8004dda <lcd_send_string>
								 break;
 800088a:	e115      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 5:
							 {
								 lcd_send_string("5");
 800088c:	4855      	ldr	r0, [pc, #340]	; (80009e4 <main+0x5f4>)
 800088e:	f004 faa4 	bl	8004dda <lcd_send_string>
								 break;
 8000892:	e111      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 6:
							 {
								 lcd_send_string("6");
 8000894:	4854      	ldr	r0, [pc, #336]	; (80009e8 <main+0x5f8>)
 8000896:	f004 faa0 	bl	8004dda <lcd_send_string>
								 break;
 800089a:	e10d      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 7:
							 {
								 lcd_send_string("7");
 800089c:	4853      	ldr	r0, [pc, #332]	; (80009ec <main+0x5fc>)
 800089e:	f004 fa9c 	bl	8004dda <lcd_send_string>
								 break;
 80008a2:	e109      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 8:
							 {
								 lcd_send_string("8");
 80008a4:	4852      	ldr	r0, [pc, #328]	; (80009f0 <main+0x600>)
 80008a6:	f004 fa98 	bl	8004dda <lcd_send_string>
								 break;
 80008aa:	e105      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 9:
							 {
								 lcd_send_string("9");
 80008ac:	4851      	ldr	r0, [pc, #324]	; (80009f4 <main+0x604>)
 80008ae:	f004 fa94 	bl	8004dda <lcd_send_string>
								 break;
 80008b2:	e101      	b.n	8000ab8 <main+0x6c8>
							 }
							 case 11:
							 {
								 uint8_t value_ngay=0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	72bb      	strb	r3, [r7, #10]
								 uint8_t value_thang=0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	727b      	strb	r3, [r7, #9]
								 int value_nam =0;
 80008bc:	2300      	movs	r3, #0
 80008be:	607b      	str	r3, [r7, #4]
								 uint8_t value_giay=0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	70fb      	strb	r3, [r7, #3]
								 uint8_t value_phut=0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	70bb      	strb	r3, [r7, #2]
								 uint8_t value_gio=0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	707b      	strb	r3, [r7, #1]
								 lay_data_tu_lcd(val_set_ngay,&value_ngay,&value_thang,&value_nam,&value_gio,&value_phut,&value_giay);
 80008cc:	1d38      	adds	r0, r7, #4
 80008ce:	f107 0209 	add.w	r2, r7, #9
 80008d2:	f107 010a 	add.w	r1, r7, #10
 80008d6:	1cfb      	adds	r3, r7, #3
 80008d8:	9302      	str	r3, [sp, #8]
 80008da:	1cbb      	adds	r3, r7, #2
 80008dc:	9301      	str	r3, [sp, #4]
 80008de:	1c7b      	adds	r3, r7, #1
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	4603      	mov	r3, r0
 80008e4:	4839      	ldr	r0, [pc, #228]	; (80009cc <main+0x5dc>)
 80008e6:	f7ff fd0d 	bl	8000304 <lay_data_tu_lcd>
								 bool check1 = value_ngay >0 && value_ngay<=31;
 80008ea:	7abb      	ldrb	r3, [r7, #10]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d004      	beq.n	80008fa <main+0x50a>
 80008f0:	7abb      	ldrb	r3, [r7, #10]
 80008f2:	2b1f      	cmp	r3, #31
 80008f4:	d801      	bhi.n	80008fa <main+0x50a>
 80008f6:	2301      	movs	r3, #1
 80008f8:	e000      	b.n	80008fc <main+0x50c>
 80008fa:	2300      	movs	r3, #0
 80008fc:	747b      	strb	r3, [r7, #17]
 80008fe:	7c7b      	ldrb	r3, [r7, #17]
 8000900:	f003 0301 	and.w	r3, r3, #1
 8000904:	747b      	strb	r3, [r7, #17]
								 bool check2 = value_thang >0 && value_thang <= 12;
 8000906:	7a7b      	ldrb	r3, [r7, #9]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d004      	beq.n	8000916 <main+0x526>
 800090c:	7a7b      	ldrb	r3, [r7, #9]
 800090e:	2b0c      	cmp	r3, #12
 8000910:	d801      	bhi.n	8000916 <main+0x526>
 8000912:	2301      	movs	r3, #1
 8000914:	e000      	b.n	8000918 <main+0x528>
 8000916:	2300      	movs	r3, #0
 8000918:	743b      	strb	r3, [r7, #16]
 800091a:	7c3b      	ldrb	r3, [r7, #16]
 800091c:	f003 0301 	and.w	r3, r3, #1
 8000920:	743b      	strb	r3, [r7, #16]
								 bool check3 = value_nam >2000 && value_nam <=3000;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000928:	dd06      	ble.n	8000938 <main+0x548>
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000930:	4293      	cmp	r3, r2
 8000932:	dc01      	bgt.n	8000938 <main+0x548>
 8000934:	2301      	movs	r3, #1
 8000936:	e000      	b.n	800093a <main+0x54a>
 8000938:	2300      	movs	r3, #0
 800093a:	73fb      	strb	r3, [r7, #15]
 800093c:	7bfb      	ldrb	r3, [r7, #15]
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	73fb      	strb	r3, [r7, #15]
								 bool check4 = value_gio>=0 && value_gio <=23;
 8000944:	787b      	ldrb	r3, [r7, #1]
 8000946:	2b17      	cmp	r3, #23
 8000948:	bf94      	ite	ls
 800094a:	2301      	movls	r3, #1
 800094c:	2300      	movhi	r3, #0
 800094e:	73bb      	strb	r3, [r7, #14]
								 bool check5 = value_phut>=0 && value_phut <=59;
 8000950:	78bb      	ldrb	r3, [r7, #2]
 8000952:	2b3b      	cmp	r3, #59	; 0x3b
 8000954:	bf94      	ite	ls
 8000956:	2301      	movls	r3, #1
 8000958:	2300      	movhi	r3, #0
 800095a:	737b      	strb	r3, [r7, #13]
								 bool check6 = value_giay>=0 && value_giay <=59;
 800095c:	78fb      	ldrb	r3, [r7, #3]
 800095e:	2b3b      	cmp	r3, #59	; 0x3b
 8000960:	bf94      	ite	ls
 8000962:	2301      	movls	r3, #1
 8000964:	2300      	movhi	r3, #0
 8000966:	733b      	strb	r3, [r7, #12]
								 bool check = check1 && check2 && check3 && check4 && check5 &&check6;
 8000968:	7c7b      	ldrb	r3, [r7, #17]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d044      	beq.n	80009f8 <main+0x608>
 800096e:	7c3b      	ldrb	r3, [r7, #16]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d041      	beq.n	80009f8 <main+0x608>
 8000974:	7bfb      	ldrb	r3, [r7, #15]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d03e      	beq.n	80009f8 <main+0x608>
 800097a:	7bbb      	ldrb	r3, [r7, #14]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d03b      	beq.n	80009f8 <main+0x608>
 8000980:	7b7b      	ldrb	r3, [r7, #13]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d038      	beq.n	80009f8 <main+0x608>
 8000986:	7b3b      	ldrb	r3, [r7, #12]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d035      	beq.n	80009f8 <main+0x608>
 800098c:	2301      	movs	r3, #1
 800098e:	e034      	b.n	80009fa <main+0x60a>
 8000990:	200002a8 	.word	0x200002a8
 8000994:	200002c4 	.word	0x200002c4
 8000998:	20000004 	.word	0x20000004
 800099c:	080057c8 	.word	0x080057c8
 80009a0:	080057d8 	.word	0x080057d8
 80009a4:	20000248 	.word	0x20000248
 80009a8:	200002b8 	.word	0x200002b8
 80009ac:	080057e8 	.word	0x080057e8
 80009b0:	20000350 	.word	0x20000350
 80009b4:	080057ec 	.word	0x080057ec
 80009b8:	200002d0 	.word	0x200002d0
 80009bc:	08005804 	.word	0x08005804
 80009c0:	200002e4 	.word	0x200002e4
 80009c4:	200002cc 	.word	0x200002cc
 80009c8:	20000320 	.word	0x20000320
 80009cc:	2000032c 	.word	0x2000032c
 80009d0:	08005818 	.word	0x08005818
 80009d4:	0800581c 	.word	0x0800581c
 80009d8:	08005820 	.word	0x08005820
 80009dc:	08005824 	.word	0x08005824
 80009e0:	08005828 	.word	0x08005828
 80009e4:	0800582c 	.word	0x0800582c
 80009e8:	08005830 	.word	0x08005830
 80009ec:	08005834 	.word	0x08005834
 80009f0:	08005838 	.word	0x08005838
 80009f4:	0800583c 	.word	0x0800583c
 80009f8:	2300      	movs	r3, #0
 80009fa:	72fb      	strb	r3, [r7, #11]
 80009fc:	7afb      	ldrb	r3, [r7, #11]
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	72fb      	strb	r3, [r7, #11]
								 value_nam = value_nam - 2000;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8000a0a:	607b      	str	r3, [r7, #4]
								 if(check){
 8000a0c:	7afb      	ldrb	r3, [r7, #11]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d02b      	beq.n	8000a6a <main+0x67a>
										state_lcd =4;
 8000a12:	4baa      	ldr	r3, [pc, #680]	; (8000cbc <main+0x8cc>)
 8000a14:	2204      	movs	r2, #4
 8000a16:	601a      	str	r2, [r3, #0]
										flag_ngat_timer3=1;
 8000a18:	4ba9      	ldr	r3, [pc, #676]	; (8000cc0 <main+0x8d0>)
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	601a      	str	r2, [r3, #0]
										lcd_clear();
 8000a1e:	f004 f969 	bl	8004cf4 <lcd_clear>
										lcd_put_cur(0,1);
 8000a22:	2101      	movs	r1, #1
 8000a24:	2000      	movs	r0, #0
 8000a26:	f004 f97c 	bl	8004d22 <lcd_put_cur>
										lcd_send_string("OK ->>");
 8000a2a:	48a6      	ldr	r0, [pc, #664]	; (8000cc4 <main+0x8d4>)
 8000a2c:	f004 f9d5 	bl	8004dda <lcd_send_string>
										flag_number=0;
 8000a30:	4ba5      	ldr	r3, [pc, #660]	; (8000cc8 <main+0x8d8>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
										flag_cho_phep_chuyen_lcd =1;
 8000a36:	4ba5      	ldr	r3, [pc, #660]	; (8000ccc <main+0x8dc>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	601a      	str	r2, [r3, #0]
										lcd_send_cmd (0x0C);
 8000a3c:	200c      	movs	r0, #12
 8000a3e:	f004 f8f9 	bl	8004c34 <lcd_send_cmd>
										Set_Time(value_giay, value_phut, value_gio, 0, value_ngay, value_thang, value_nam);
 8000a42:	78f8      	ldrb	r0, [r7, #3]
 8000a44:	78bc      	ldrb	r4, [r7, #2]
 8000a46:	787d      	ldrb	r5, [r7, #1]
 8000a48:	7abb      	ldrb	r3, [r7, #10]
 8000a4a:	7a7a      	ldrb	r2, [r7, #9]
 8000a4c:	6879      	ldr	r1, [r7, #4]
 8000a4e:	b2c9      	uxtb	r1, r1
 8000a50:	9102      	str	r1, [sp, #8]
 8000a52:	9201      	str	r2, [sp, #4]
 8000a54:	9300      	str	r3, [sp, #0]
 8000a56:	2300      	movs	r3, #0
 8000a58:	462a      	mov	r2, r5
 8000a5a:	4621      	mov	r1, r4
 8000a5c:	f7ff fbb2 	bl	80001c4 <Set_Time>
										HAL_Delay(2000);
 8000a60:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a64:	f001 fbb4 	bl	80021d0 <HAL_Delay>
									flag_chuyen_lcd =1;
									flag_cho_phep_chuyen_lcd =1;
									lcd_send_cmd (0x0C);
									HAL_Delay(2000);
								 }
								 break;
 8000a68:	e025      	b.n	8000ab6 <main+0x6c6>
									 state_lcd =3;
 8000a6a:	4b94      	ldr	r3, [pc, #592]	; (8000cbc <main+0x8cc>)
 8000a6c:	2203      	movs	r2, #3
 8000a6e:	601a      	str	r2, [r3, #0]
									flag_ngat_timer3=1;
 8000a70:	4b93      	ldr	r3, [pc, #588]	; (8000cc0 <main+0x8d0>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	601a      	str	r2, [r3, #0]
									lcd_clear();
 8000a76:	f004 f93d 	bl	8004cf4 <lcd_clear>
									lcd_put_cur(0,1);
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f004 f950 	bl	8004d22 <lcd_put_cur>
									lcd_send_string("Nhap sai ");
 8000a82:	4893      	ldr	r0, [pc, #588]	; (8000cd0 <main+0x8e0>)
 8000a84:	f004 f9a9 	bl	8004dda <lcd_send_string>
									lcd_put_cur(1,1);
 8000a88:	2101      	movs	r1, #1
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	f004 f949 	bl	8004d22 <lcd_put_cur>
									lcd_send_string("Moi nhap lai ->> ");
 8000a90:	4890      	ldr	r0, [pc, #576]	; (8000cd4 <main+0x8e4>)
 8000a92:	f004 f9a2 	bl	8004dda <lcd_send_string>
									flag_number=0;
 8000a96:	4b8c      	ldr	r3, [pc, #560]	; (8000cc8 <main+0x8d8>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
									flag_chuyen_lcd =1;
 8000a9c:	4b8e      	ldr	r3, [pc, #568]	; (8000cd8 <main+0x8e8>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	601a      	str	r2, [r3, #0]
									flag_cho_phep_chuyen_lcd =1;
 8000aa2:	4b8a      	ldr	r3, [pc, #552]	; (8000ccc <main+0x8dc>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	601a      	str	r2, [r3, #0]
									lcd_send_cmd (0x0C);
 8000aa8:	200c      	movs	r0, #12
 8000aaa:	f004 f8c3 	bl	8004c34 <lcd_send_cmd>
									HAL_Delay(2000);
 8000aae:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ab2:	f001 fb8d 	bl	80021d0 <HAL_Delay>
								 break;
 8000ab6:	bf00      	nop
							 }

						 }
					if(count_set_ngay ==3)
 8000ab8:	4b88      	ldr	r3, [pc, #544]	; (8000cdc <main+0x8ec>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b03      	cmp	r3, #3
 8000abe:	d103      	bne.n	8000ac8 <main+0x6d8>
					{
						lcd_put_cur(0,6);
 8000ac0:	2106      	movs	r1, #6
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	f004 f92d 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_ngay ==5)
 8000ac8:	4b84      	ldr	r3, [pc, #528]	; (8000cdc <main+0x8ec>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	2b05      	cmp	r3, #5
 8000ace:	d103      	bne.n	8000ad8 <main+0x6e8>
					{
						lcd_put_cur(0,11);
 8000ad0:	210b      	movs	r1, #11
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	f004 f925 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_ngay ==9)
 8000ad8:	4b80      	ldr	r3, [pc, #512]	; (8000cdc <main+0x8ec>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b09      	cmp	r3, #9
 8000ade:	d103      	bne.n	8000ae8 <main+0x6f8>
					{
						lcd_put_cur(1,1);
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	2001      	movs	r0, #1
 8000ae4:	f004 f91d 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_ngay ==11)
 8000ae8:	4b7c      	ldr	r3, [pc, #496]	; (8000cdc <main+0x8ec>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b0b      	cmp	r3, #11
 8000aee:	d103      	bne.n	8000af8 <main+0x708>
					{
						lcd_put_cur(1,6);
 8000af0:	2106      	movs	r1, #6
 8000af2:	2001      	movs	r0, #1
 8000af4:	f004 f915 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_ngay ==13)
 8000af8:	4b78      	ldr	r3, [pc, #480]	; (8000cdc <main+0x8ec>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	2b0d      	cmp	r3, #13
 8000afe:	d103      	bne.n	8000b08 <main+0x718>
					{
						lcd_put_cur(1,11);
 8000b00:	210b      	movs	r1, #11
 8000b02:	2001      	movs	r0, #1
 8000b04:	f004 f90d 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_ngay ==15 )
 8000b08:	4b74      	ldr	r3, [pc, #464]	; (8000cdc <main+0x8ec>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b0f      	cmp	r3, #15
 8000b0e:	f040 8215 	bne.w	8000f3c <main+0xb4c>
					{
						lcd_send_cmd (0x0C);
 8000b12:	200c      	movs	r0, #12
 8000b14:	f004 f88e 	bl	8004c34 <lcd_send_cmd>
					}
					}
					  break;
 8000b18:	e210      	b.n	8000f3c <main+0xb4c>
				}
				case 5:
				{
					if(flag_chuyen_lcd)
 8000b1a:	4b6f      	ldr	r3, [pc, #444]	; (8000cd8 <main+0x8e8>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d06d      	beq.n	8000bfe <main+0x80e>
					{
						flag_chuyen_lcd=0;
 8000b22:	4b6d      	ldr	r3, [pc, #436]	; (8000cd8 <main+0x8e8>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
						lcd_clear();
 8000b28:	f004 f8e4 	bl	8004cf4 <lcd_clear>

						if(flag_lan_dau_cai_bao_thuc ==1)
 8000b2c:	4b6c      	ldr	r3, [pc, #432]	; (8000ce0 <main+0x8f0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d12d      	bne.n	8000b90 <main+0x7a0>
						{
							lcd_put_cur(0,1);
 8000b34:	2101      	movs	r1, #1
 8000b36:	2000      	movs	r0, #0
 8000b38:	f004 f8f3 	bl	8004d22 <lcd_put_cur>
							sprintf(ngay_string,"%02d / %02d / 20%02d",time.dayofmonth,time.month,time.year);
 8000b3c:	4b69      	ldr	r3, [pc, #420]	; (8000ce4 <main+0x8f4>)
 8000b3e:	791b      	ldrb	r3, [r3, #4]
 8000b40:	461a      	mov	r2, r3
 8000b42:	4b68      	ldr	r3, [pc, #416]	; (8000ce4 <main+0x8f4>)
 8000b44:	795b      	ldrb	r3, [r3, #5]
 8000b46:	4619      	mov	r1, r3
 8000b48:	4b66      	ldr	r3, [pc, #408]	; (8000ce4 <main+0x8f4>)
 8000b4a:	799b      	ldrb	r3, [r3, #6]
 8000b4c:	9300      	str	r3, [sp, #0]
 8000b4e:	460b      	mov	r3, r1
 8000b50:	4965      	ldr	r1, [pc, #404]	; (8000ce8 <main+0x8f8>)
 8000b52:	4866      	ldr	r0, [pc, #408]	; (8000cec <main+0x8fc>)
 8000b54:	f004 f956 	bl	8004e04 <siprintf>
							lcd_send_string(ngay_string);
 8000b58:	4864      	ldr	r0, [pc, #400]	; (8000cec <main+0x8fc>)
 8000b5a:	f004 f93e 	bl	8004dda <lcd_send_string>
							sprintf(gio_string,"%02d : %02d : %02d ",time.hour,time.minutes,time.seconds);
 8000b5e:	4b61      	ldr	r3, [pc, #388]	; (8000ce4 <main+0x8f4>)
 8000b60:	789b      	ldrb	r3, [r3, #2]
 8000b62:	461a      	mov	r2, r3
 8000b64:	4b5f      	ldr	r3, [pc, #380]	; (8000ce4 <main+0x8f4>)
 8000b66:	785b      	ldrb	r3, [r3, #1]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4b5e      	ldr	r3, [pc, #376]	; (8000ce4 <main+0x8f4>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	460b      	mov	r3, r1
 8000b72:	495f      	ldr	r1, [pc, #380]	; (8000cf0 <main+0x900>)
 8000b74:	485f      	ldr	r0, [pc, #380]	; (8000cf4 <main+0x904>)
 8000b76:	f004 f945 	bl	8004e04 <siprintf>
							lcd_put_cur(1,1);
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f004 f8d0 	bl	8004d22 <lcd_put_cur>
							lcd_send_string(gio_string);
 8000b82:	485c      	ldr	r0, [pc, #368]	; (8000cf4 <main+0x904>)
 8000b84:	f004 f929 	bl	8004dda <lcd_send_string>
							flag_lan_dau_cai_bao_thuc=0;
 8000b88:	4b55      	ldr	r3, [pc, #340]	; (8000ce0 <main+0x8f0>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	e029      	b.n	8000be4 <main+0x7f4>
						} else {
							lcd_put_cur(0,1);
 8000b90:	2101      	movs	r1, #1
 8000b92:	2000      	movs	r0, #0
 8000b94:	f004 f8c5 	bl	8004d22 <lcd_put_cur>
							sprintf(ngay_bao_thuc_string,"%02d / %02d / 20%02d",value_ngay_bao_thuc,value_thang_bao_thuc,value_nam_bao_thuc);
 8000b98:	4b57      	ldr	r3, [pc, #348]	; (8000cf8 <main+0x908>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	4b57      	ldr	r3, [pc, #348]	; (8000cfc <main+0x90c>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4b56      	ldr	r3, [pc, #344]	; (8000d00 <main+0x910>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	9300      	str	r3, [sp, #0]
 8000baa:	460b      	mov	r3, r1
 8000bac:	494e      	ldr	r1, [pc, #312]	; (8000ce8 <main+0x8f8>)
 8000bae:	4855      	ldr	r0, [pc, #340]	; (8000d04 <main+0x914>)
 8000bb0:	f004 f928 	bl	8004e04 <siprintf>
							lcd_send_string(ngay_bao_thuc_string);
 8000bb4:	4853      	ldr	r0, [pc, #332]	; (8000d04 <main+0x914>)
 8000bb6:	f004 f910 	bl	8004dda <lcd_send_string>
							sprintf(gio_bao_thuc_string,"%02d : %02d : %02d ",value_gio_bao_thuc,value_phut_bao_thuc,value_giay_bao_thuc);
 8000bba:	4b53      	ldr	r3, [pc, #332]	; (8000d08 <main+0x918>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	4b52      	ldr	r3, [pc, #328]	; (8000d0c <main+0x91c>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4b52      	ldr	r3, [pc, #328]	; (8000d10 <main+0x920>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	460b      	mov	r3, r1
 8000bce:	4948      	ldr	r1, [pc, #288]	; (8000cf0 <main+0x900>)
 8000bd0:	4850      	ldr	r0, [pc, #320]	; (8000d14 <main+0x924>)
 8000bd2:	f004 f917 	bl	8004e04 <siprintf>
							lcd_put_cur(1,1);
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	2001      	movs	r0, #1
 8000bda:	f004 f8a2 	bl	8004d22 <lcd_put_cur>
							lcd_send_string(gio_bao_thuc_string);
 8000bde:	484d      	ldr	r0, [pc, #308]	; (8000d14 <main+0x924>)
 8000be0:	f004 f8fb 	bl	8004dda <lcd_send_string>
						}

						lcd_put_cur(0,1);
 8000be4:	2101      	movs	r1, #1
 8000be6:	2000      	movs	r0, #0
 8000be8:	f004 f89b 	bl	8004d22 <lcd_put_cur>
						lcd_send_cmd (0x0F);
 8000bec:	200f      	movs	r0, #15
 8000bee:	f004 f821 	bl	8004c34 <lcd_send_cmd>
						count_set_bao_thuc=0;
 8000bf2:	4b49      	ldr	r3, [pc, #292]	; (8000d18 <main+0x928>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
						count_set_bao_thuc1=0;
 8000bf8:	4b48      	ldr	r3, [pc, #288]	; (8000d1c <main+0x92c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
					}
					count_set_bao_thuc++;
 8000bfe:	4b46      	ldr	r3, [pc, #280]	; (8000d18 <main+0x928>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	3301      	adds	r3, #1
 8000c04:	4a44      	ldr	r2, [pc, #272]	; (8000d18 <main+0x928>)
 8000c06:	6013      	str	r3, [r2, #0]
					if(count_set_bao_thuc>=2)
 8000c08:	4b43      	ldr	r3, [pc, #268]	; (8000d18 <main+0x928>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	f340 8198 	ble.w	8000f42 <main+0xb52>

					{
					 	 count_set_bao_thuc1 = count_set_bao_thuc - 2;
 8000c12:	4b41      	ldr	r3, [pc, #260]	; (8000d18 <main+0x928>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	3b02      	subs	r3, #2
 8000c18:	4a40      	ldr	r2, [pc, #256]	; (8000d1c <main+0x92c>)
 8000c1a:	6013      	str	r3, [r2, #0]
					 	 val_set_ngay_bao_thuc[count_set_bao_thuc1] = flag_number;
 8000c1c:	4b2a      	ldr	r3, [pc, #168]	; (8000cc8 <main+0x8d8>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4b3e      	ldr	r3, [pc, #248]	; (8000d1c <main+0x92c>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	b2d1      	uxtb	r1, r2
 8000c26:	4a3e      	ldr	r2, [pc, #248]	; (8000d20 <main+0x930>)
 8000c28:	54d1      	strb	r1, [r2, r3]
						 switch(flag_number)
 8000c2a:	4b27      	ldr	r3, [pc, #156]	; (8000cc8 <main+0x8d8>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	2b0b      	cmp	r3, #11
 8000c30:	f200 8147 	bhi.w	8000ec2 <main+0xad2>
 8000c34:	a201      	add	r2, pc, #4	; (adr r2, 8000c3c <main+0x84c>)
 8000c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c3a:	bf00      	nop
 8000c3c:	08000c6d 	.word	0x08000c6d
 8000c40:	08000c75 	.word	0x08000c75
 8000c44:	08000c7d 	.word	0x08000c7d
 8000c48:	08000c85 	.word	0x08000c85
 8000c4c:	08000c8d 	.word	0x08000c8d
 8000c50:	08000c95 	.word	0x08000c95
 8000c54:	08000c9d 	.word	0x08000c9d
 8000c58:	08000ca5 	.word	0x08000ca5
 8000c5c:	08000cad 	.word	0x08000cad
 8000c60:	08000cb5 	.word	0x08000cb5
 8000c64:	08000ec3 	.word	0x08000ec3
 8000c68:	08000d4d 	.word	0x08000d4d
						 {
							 case 0:
							 {
								 lcd_send_string("0");
 8000c6c:	482d      	ldr	r0, [pc, #180]	; (8000d24 <main+0x934>)
 8000c6e:	f004 f8b4 	bl	8004dda <lcd_send_string>
								 break;
 8000c72:	e126      	b.n	8000ec2 <main+0xad2>
							 }
							 case 1:
							 {
								 lcd_send_string("1");
 8000c74:	482c      	ldr	r0, [pc, #176]	; (8000d28 <main+0x938>)
 8000c76:	f004 f8b0 	bl	8004dda <lcd_send_string>
								 break;
 8000c7a:	e122      	b.n	8000ec2 <main+0xad2>
							 }
							 case 2:
							 {
								 lcd_send_string("2");
 8000c7c:	482b      	ldr	r0, [pc, #172]	; (8000d2c <main+0x93c>)
 8000c7e:	f004 f8ac 	bl	8004dda <lcd_send_string>
								 break;
 8000c82:	e11e      	b.n	8000ec2 <main+0xad2>
							 }
							 case 3:
							 {
								 lcd_send_string("3");
 8000c84:	482a      	ldr	r0, [pc, #168]	; (8000d30 <main+0x940>)
 8000c86:	f004 f8a8 	bl	8004dda <lcd_send_string>
								 break;
 8000c8a:	e11a      	b.n	8000ec2 <main+0xad2>
							 }
							 case 4:
							 {
								 lcd_send_string("4");
 8000c8c:	4829      	ldr	r0, [pc, #164]	; (8000d34 <main+0x944>)
 8000c8e:	f004 f8a4 	bl	8004dda <lcd_send_string>
								 break;
 8000c92:	e116      	b.n	8000ec2 <main+0xad2>
							 }
							 case 5:
							 {
								 lcd_send_string("5");
 8000c94:	4828      	ldr	r0, [pc, #160]	; (8000d38 <main+0x948>)
 8000c96:	f004 f8a0 	bl	8004dda <lcd_send_string>
								 break;
 8000c9a:	e112      	b.n	8000ec2 <main+0xad2>
							 }
							 case 6:
							 {
								 lcd_send_string("6");
 8000c9c:	4827      	ldr	r0, [pc, #156]	; (8000d3c <main+0x94c>)
 8000c9e:	f004 f89c 	bl	8004dda <lcd_send_string>
								 break;
 8000ca2:	e10e      	b.n	8000ec2 <main+0xad2>
							 }
							 case 7:
							 {
								 lcd_send_string("7");
 8000ca4:	4826      	ldr	r0, [pc, #152]	; (8000d40 <main+0x950>)
 8000ca6:	f004 f898 	bl	8004dda <lcd_send_string>
								 break;
 8000caa:	e10a      	b.n	8000ec2 <main+0xad2>
							 }
							 case 8:
							 {
								 lcd_send_string("8");
 8000cac:	4825      	ldr	r0, [pc, #148]	; (8000d44 <main+0x954>)
 8000cae:	f004 f894 	bl	8004dda <lcd_send_string>
								 break;
 8000cb2:	e106      	b.n	8000ec2 <main+0xad2>
							 }
							 case 9:
							 {
								 lcd_send_string("9");
 8000cb4:	4824      	ldr	r0, [pc, #144]	; (8000d48 <main+0x958>)
 8000cb6:	f004 f890 	bl	8004dda <lcd_send_string>
								 break;
 8000cba:	e102      	b.n	8000ec2 <main+0xad2>
 8000cbc:	200002a8 	.word	0x200002a8
 8000cc0:	20000004 	.word	0x20000004
 8000cc4:	08005840 	.word	0x08005840
 8000cc8:	20000248 	.word	0x20000248
 8000ccc:	20000014 	.word	0x20000014
 8000cd0:	08005848 	.word	0x08005848
 8000cd4:	08005854 	.word	0x08005854
 8000cd8:	200002c4 	.word	0x200002c4
 8000cdc:	200002cc 	.word	0x200002cc
 8000ce0:	20000010 	.word	0x20000010
 8000ce4:	20000350 	.word	0x20000350
 8000ce8:	080057ec 	.word	0x080057ec
 8000cec:	200002d0 	.word	0x200002d0
 8000cf0:	08005804 	.word	0x08005804
 8000cf4:	200002e4 	.word	0x200002e4
 8000cf8:	2000034a 	.word	0x2000034a
 8000cfc:	2000034b 	.word	0x2000034b
 8000d00:	20000018 	.word	0x20000018
 8000d04:	200002f8 	.word	0x200002f8
 8000d08:	2000034e 	.word	0x2000034e
 8000d0c:	2000034d 	.word	0x2000034d
 8000d10:	2000034c 	.word	0x2000034c
 8000d14:	2000030c 	.word	0x2000030c
 8000d18:	20000328 	.word	0x20000328
 8000d1c:	20000324 	.word	0x20000324
 8000d20:	2000033c 	.word	0x2000033c
 8000d24:	08005818 	.word	0x08005818
 8000d28:	0800581c 	.word	0x0800581c
 8000d2c:	08005820 	.word	0x08005820
 8000d30:	08005824 	.word	0x08005824
 8000d34:	08005828 	.word	0x08005828
 8000d38:	0800582c 	.word	0x0800582c
 8000d3c:	08005830 	.word	0x08005830
 8000d40:	08005834 	.word	0x08005834
 8000d44:	08005838 	.word	0x08005838
 8000d48:	0800583c 	.word	0x0800583c
							 }
							 case 11:
							 {
								 lay_data_tu_lcd(val_set_ngay_bao_thuc,&value_ngay_bao_thuc,&value_thang_bao_thuc,&value_nam_bao_thuc,&value_gio_bao_thuc,&value_phut_bao_thuc,&value_giay_bao_thuc);
 8000d4c:	4b7f      	ldr	r3, [pc, #508]	; (8000f4c <main+0xb5c>)
 8000d4e:	9302      	str	r3, [sp, #8]
 8000d50:	4b7f      	ldr	r3, [pc, #508]	; (8000f50 <main+0xb60>)
 8000d52:	9301      	str	r3, [sp, #4]
 8000d54:	4b7f      	ldr	r3, [pc, #508]	; (8000f54 <main+0xb64>)
 8000d56:	9300      	str	r3, [sp, #0]
 8000d58:	4b7f      	ldr	r3, [pc, #508]	; (8000f58 <main+0xb68>)
 8000d5a:	4a80      	ldr	r2, [pc, #512]	; (8000f5c <main+0xb6c>)
 8000d5c:	4980      	ldr	r1, [pc, #512]	; (8000f60 <main+0xb70>)
 8000d5e:	4881      	ldr	r0, [pc, #516]	; (8000f64 <main+0xb74>)
 8000d60:	f7ff fad0 	bl	8000304 <lay_data_tu_lcd>
								 bool check1 = value_ngay_bao_thuc >0 && value_ngay_bao_thuc<=31;
 8000d64:	4b7e      	ldr	r3, [pc, #504]	; (8000f60 <main+0xb70>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d005      	beq.n	8000d78 <main+0x988>
 8000d6c:	4b7c      	ldr	r3, [pc, #496]	; (8000f60 <main+0xb70>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b1f      	cmp	r3, #31
 8000d72:	d801      	bhi.n	8000d78 <main+0x988>
 8000d74:	2301      	movs	r3, #1
 8000d76:	e000      	b.n	8000d7a <main+0x98a>
 8000d78:	2300      	movs	r3, #0
 8000d7a:	763b      	strb	r3, [r7, #24]
 8000d7c:	7e3b      	ldrb	r3, [r7, #24]
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	763b      	strb	r3, [r7, #24]
								 bool check2 = value_thang_bao_thuc >0 && value_thang_bao_thuc <= 12;
 8000d84:	4b75      	ldr	r3, [pc, #468]	; (8000f5c <main+0xb6c>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d005      	beq.n	8000d98 <main+0x9a8>
 8000d8c:	4b73      	ldr	r3, [pc, #460]	; (8000f5c <main+0xb6c>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b0c      	cmp	r3, #12
 8000d92:	d801      	bhi.n	8000d98 <main+0x9a8>
 8000d94:	2301      	movs	r3, #1
 8000d96:	e000      	b.n	8000d9a <main+0x9aa>
 8000d98:	2300      	movs	r3, #0
 8000d9a:	75fb      	strb	r3, [r7, #23]
 8000d9c:	7dfb      	ldrb	r3, [r7, #23]
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	75fb      	strb	r3, [r7, #23]
								 bool check3 = value_nam_bao_thuc >2000 && value_nam_bao_thuc <=3000;
 8000da4:	4b6c      	ldr	r3, [pc, #432]	; (8000f58 <main+0xb68>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000dac:	dd07      	ble.n	8000dbe <main+0x9ce>
 8000dae:	4b6a      	ldr	r3, [pc, #424]	; (8000f58 <main+0xb68>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000db6:	4293      	cmp	r3, r2
 8000db8:	dc01      	bgt.n	8000dbe <main+0x9ce>
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e000      	b.n	8000dc0 <main+0x9d0>
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	75bb      	strb	r3, [r7, #22]
 8000dc2:	7dbb      	ldrb	r3, [r7, #22]
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	75bb      	strb	r3, [r7, #22]
								 bool check4 = value_gio_bao_thuc>=0 && value_gio_bao_thuc <=23;
 8000dca:	4b62      	ldr	r3, [pc, #392]	; (8000f54 <main+0xb64>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b17      	cmp	r3, #23
 8000dd0:	bf94      	ite	ls
 8000dd2:	2301      	movls	r3, #1
 8000dd4:	2300      	movhi	r3, #0
 8000dd6:	757b      	strb	r3, [r7, #21]
								 bool check5 = value_phut_bao_thuc>=0 && value_phut_bao_thuc <=59;
 8000dd8:	4b5d      	ldr	r3, [pc, #372]	; (8000f50 <main+0xb60>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b3b      	cmp	r3, #59	; 0x3b
 8000dde:	bf94      	ite	ls
 8000de0:	2301      	movls	r3, #1
 8000de2:	2300      	movhi	r3, #0
 8000de4:	753b      	strb	r3, [r7, #20]
								 bool check6 = value_giay_bao_thuc>=0 && value_giay_bao_thuc <=59;
 8000de6:	4b59      	ldr	r3, [pc, #356]	; (8000f4c <main+0xb5c>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	2b3b      	cmp	r3, #59	; 0x3b
 8000dec:	bf94      	ite	ls
 8000dee:	2301      	movls	r3, #1
 8000df0:	2300      	movhi	r3, #0
 8000df2:	74fb      	strb	r3, [r7, #19]
								 bool check = check1 && check2 && check3 && check4 && check5 &&check6;
 8000df4:	7e3b      	ldrb	r3, [r7, #24]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d010      	beq.n	8000e1c <main+0xa2c>
 8000dfa:	7dfb      	ldrb	r3, [r7, #23]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d00d      	beq.n	8000e1c <main+0xa2c>
 8000e00:	7dbb      	ldrb	r3, [r7, #22]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d00a      	beq.n	8000e1c <main+0xa2c>
 8000e06:	7d7b      	ldrb	r3, [r7, #21]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d007      	beq.n	8000e1c <main+0xa2c>
 8000e0c:	7d3b      	ldrb	r3, [r7, #20]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d004      	beq.n	8000e1c <main+0xa2c>
 8000e12:	7cfb      	ldrb	r3, [r7, #19]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <main+0xa2c>
 8000e18:	2301      	movs	r3, #1
 8000e1a:	e000      	b.n	8000e1e <main+0xa2e>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	74bb      	strb	r3, [r7, #18]
 8000e20:	7cbb      	ldrb	r3, [r7, #18]
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	74bb      	strb	r3, [r7, #18]
								 value_nam_bao_thuc = value_nam_bao_thuc - 2000;
 8000e28:	4b4b      	ldr	r3, [pc, #300]	; (8000f58 <main+0xb68>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8000e30:	4a49      	ldr	r2, [pc, #292]	; (8000f58 <main+0xb68>)
 8000e32:	6013      	str	r3, [r2, #0]
								 if(check){
 8000e34:	7cbb      	ldrb	r3, [r7, #18]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d01c      	beq.n	8000e74 <main+0xa84>
										state_lcd =0;
 8000e3a:	4b4b      	ldr	r3, [pc, #300]	; (8000f68 <main+0xb78>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
										flag_ngat_timer3=1;
 8000e40:	4b4a      	ldr	r3, [pc, #296]	; (8000f6c <main+0xb7c>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	601a      	str	r2, [r3, #0]
										lcd_clear();
 8000e46:	f003 ff55 	bl	8004cf4 <lcd_clear>
										lcd_put_cur(0,1);
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	2000      	movs	r0, #0
 8000e4e:	f003 ff68 	bl	8004d22 <lcd_put_cur>
										lcd_send_string("OK ->>");
 8000e52:	4847      	ldr	r0, [pc, #284]	; (8000f70 <main+0xb80>)
 8000e54:	f003 ffc1 	bl	8004dda <lcd_send_string>
										flag_number=0;
 8000e58:	4b46      	ldr	r3, [pc, #280]	; (8000f74 <main+0xb84>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
										flag_cho_phep_chuyen_lcd =1;
 8000e5e:	4b46      	ldr	r3, [pc, #280]	; (8000f78 <main+0xb88>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	601a      	str	r2, [r3, #0]
										lcd_send_cmd (0x0C);
 8000e64:	200c      	movs	r0, #12
 8000e66:	f003 fee5 	bl	8004c34 <lcd_send_cmd>
										HAL_Delay(1500);
 8000e6a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000e6e:	f001 f9af 	bl	80021d0 <HAL_Delay>
									flag_chuyen_lcd =1;
									flag_cho_phep_chuyen_lcd =1;
									lcd_send_cmd (0x0C);
									HAL_Delay(1500);
								 }
								 break;
 8000e72:	e025      	b.n	8000ec0 <main+0xad0>
									 state_lcd =5;
 8000e74:	4b3c      	ldr	r3, [pc, #240]	; (8000f68 <main+0xb78>)
 8000e76:	2205      	movs	r2, #5
 8000e78:	601a      	str	r2, [r3, #0]
									flag_ngat_timer3=1;
 8000e7a:	4b3c      	ldr	r3, [pc, #240]	; (8000f6c <main+0xb7c>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	601a      	str	r2, [r3, #0]
									lcd_clear();
 8000e80:	f003 ff38 	bl	8004cf4 <lcd_clear>
									lcd_put_cur(0,1);
 8000e84:	2101      	movs	r1, #1
 8000e86:	2000      	movs	r0, #0
 8000e88:	f003 ff4b 	bl	8004d22 <lcd_put_cur>
									lcd_send_string("Nhap sai ");
 8000e8c:	483b      	ldr	r0, [pc, #236]	; (8000f7c <main+0xb8c>)
 8000e8e:	f003 ffa4 	bl	8004dda <lcd_send_string>
									lcd_put_cur(1,1);
 8000e92:	2101      	movs	r1, #1
 8000e94:	2001      	movs	r0, #1
 8000e96:	f003 ff44 	bl	8004d22 <lcd_put_cur>
									lcd_send_string("Moi nhap lai ->> ");
 8000e9a:	4839      	ldr	r0, [pc, #228]	; (8000f80 <main+0xb90>)
 8000e9c:	f003 ff9d 	bl	8004dda <lcd_send_string>
									flag_number=0;
 8000ea0:	4b34      	ldr	r3, [pc, #208]	; (8000f74 <main+0xb84>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
									flag_chuyen_lcd =1;
 8000ea6:	4b37      	ldr	r3, [pc, #220]	; (8000f84 <main+0xb94>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	601a      	str	r2, [r3, #0]
									flag_cho_phep_chuyen_lcd =1;
 8000eac:	4b32      	ldr	r3, [pc, #200]	; (8000f78 <main+0xb88>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	601a      	str	r2, [r3, #0]
									lcd_send_cmd (0x0C);
 8000eb2:	200c      	movs	r0, #12
 8000eb4:	f003 febe 	bl	8004c34 <lcd_send_cmd>
									HAL_Delay(1500);
 8000eb8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000ebc:	f001 f988 	bl	80021d0 <HAL_Delay>
								 break;
 8000ec0:	bf00      	nop
							 }

						 }
					if(count_set_bao_thuc ==3)
 8000ec2:	4b31      	ldr	r3, [pc, #196]	; (8000f88 <main+0xb98>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2b03      	cmp	r3, #3
 8000ec8:	d103      	bne.n	8000ed2 <main+0xae2>
					{
						lcd_put_cur(0,6);
 8000eca:	2106      	movs	r1, #6
 8000ecc:	2000      	movs	r0, #0
 8000ece:	f003 ff28 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_bao_thuc ==5)
 8000ed2:	4b2d      	ldr	r3, [pc, #180]	; (8000f88 <main+0xb98>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2b05      	cmp	r3, #5
 8000ed8:	d103      	bne.n	8000ee2 <main+0xaf2>
					{
						lcd_put_cur(0,11);
 8000eda:	210b      	movs	r1, #11
 8000edc:	2000      	movs	r0, #0
 8000ede:	f003 ff20 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_bao_thuc ==9)
 8000ee2:	4b29      	ldr	r3, [pc, #164]	; (8000f88 <main+0xb98>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b09      	cmp	r3, #9
 8000ee8:	d103      	bne.n	8000ef2 <main+0xb02>
					{
						lcd_put_cur(1,1);
 8000eea:	2101      	movs	r1, #1
 8000eec:	2001      	movs	r0, #1
 8000eee:	f003 ff18 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_bao_thuc ==11)
 8000ef2:	4b25      	ldr	r3, [pc, #148]	; (8000f88 <main+0xb98>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	2b0b      	cmp	r3, #11
 8000ef8:	d103      	bne.n	8000f02 <main+0xb12>
					{
						lcd_put_cur(1,6);
 8000efa:	2106      	movs	r1, #6
 8000efc:	2001      	movs	r0, #1
 8000efe:	f003 ff10 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_bao_thuc ==13)
 8000f02:	4b21      	ldr	r3, [pc, #132]	; (8000f88 <main+0xb98>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2b0d      	cmp	r3, #13
 8000f08:	d103      	bne.n	8000f12 <main+0xb22>
					{
						lcd_put_cur(1,11);
 8000f0a:	210b      	movs	r1, #11
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f003 ff08 	bl	8004d22 <lcd_put_cur>
					}
					if(count_set_bao_thuc ==15 )
 8000f12:	4b1d      	ldr	r3, [pc, #116]	; (8000f88 <main+0xb98>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	2b0f      	cmp	r3, #15
 8000f18:	d113      	bne.n	8000f42 <main+0xb52>
					{
						lcd_send_cmd (0x0C);
 8000f1a:	200c      	movs	r0, #12
 8000f1c:	f003 fe8a 	bl	8004c34 <lcd_send_cmd>
					}
					}
					  break;
 8000f20:	e00f      	b.n	8000f42 <main+0xb52>
				}
				case 4:
				{

					lcd_clear();
 8000f22:	f003 fee7 	bl	8004cf4 <lcd_clear>
					lcd_send_cmd (0x0C);
 8000f26:	200c      	movs	r0, #12
 8000f28:	f003 fe84 	bl	8004c34 <lcd_send_cmd>
					lcd_put_cur(0,1);
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f003 fef7 	bl	8004d22 <lcd_put_cur>
					lcd_send_string("cai bao thuc");
 8000f34:	4815      	ldr	r0, [pc, #84]	; (8000f8c <main+0xb9c>)
 8000f36:	f003 ff50 	bl	8004dda <lcd_send_string>
					break;
 8000f3a:	e005      	b.n	8000f48 <main+0xb58>
					  break;
 8000f3c:	bf00      	nop
 8000f3e:	f7ff ba85 	b.w	800044c <main+0x5c>
					  break;
 8000f42:	bf00      	nop
 8000f44:	f7ff ba82 	b.w	800044c <main+0x5c>
  {
 8000f48:	f7ff ba80 	b.w	800044c <main+0x5c>
 8000f4c:	2000034c 	.word	0x2000034c
 8000f50:	2000034d 	.word	0x2000034d
 8000f54:	2000034e 	.word	0x2000034e
 8000f58:	20000018 	.word	0x20000018
 8000f5c:	2000034b 	.word	0x2000034b
 8000f60:	2000034a 	.word	0x2000034a
 8000f64:	2000033c 	.word	0x2000033c
 8000f68:	200002a8 	.word	0x200002a8
 8000f6c:	20000004 	.word	0x20000004
 8000f70:	08005840 	.word	0x08005840
 8000f74:	20000248 	.word	0x20000248
 8000f78:	20000014 	.word	0x20000014
 8000f7c:	08005848 	.word	0x08005848
 8000f80:	08005854 	.word	0x08005854
 8000f84:	200002c4 	.word	0x200002c4
 8000f88:	20000328 	.word	0x20000328
 8000f8c:	08005868 	.word	0x08005868

08000f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b090      	sub	sp, #64	; 0x40
 8000f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f96:	f107 0318 	add.w	r3, r7, #24
 8000f9a:	2228      	movs	r2, #40	; 0x28
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f003 ff50 	bl	8004e44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
 8000fae:	60da      	str	r2, [r3, #12]
 8000fb0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fcc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8000fce:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8000fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd4:	f107 0318 	add.w	r3, r7, #24
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f002 fe03 	bl	8003be4 <HAL_RCC_OscConfig>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000fe4:	f000 ff06 	bl	8001df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe8:	230f      	movs	r3, #15
 8000fea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fec:	2302      	movs	r3, #2
 8000fee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ff4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	2102      	movs	r1, #2
 8001002:	4618      	mov	r0, r3
 8001004:	f003 f870 	bl	80040e8 <HAL_RCC_ClockConfig>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800100e:	f000 fef1 	bl	8001df4 <Error_Handler>
  }
}
 8001012:	bf00      	nop
 8001014:	3740      	adds	r7, #64	; 0x40
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <MX_I2C1_Init+0x50>)
 8001022:	4a13      	ldr	r2, [pc, #76]	; (8001070 <MX_I2C1_Init+0x54>)
 8001024:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001026:	4b11      	ldr	r3, [pc, #68]	; (800106c <MX_I2C1_Init+0x50>)
 8001028:	4a12      	ldr	r2, [pc, #72]	; (8001074 <MX_I2C1_Init+0x58>)
 800102a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800102c:	4b0f      	ldr	r3, [pc, #60]	; (800106c <MX_I2C1_Init+0x50>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001032:	4b0e      	ldr	r3, [pc, #56]	; (800106c <MX_I2C1_Init+0x50>)
 8001034:	2200      	movs	r2, #0
 8001036:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001038:	4b0c      	ldr	r3, [pc, #48]	; (800106c <MX_I2C1_Init+0x50>)
 800103a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800103e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001040:	4b0a      	ldr	r3, [pc, #40]	; (800106c <MX_I2C1_Init+0x50>)
 8001042:	2200      	movs	r2, #0
 8001044:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <MX_I2C1_Init+0x50>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800104c:	4b07      	ldr	r3, [pc, #28]	; (800106c <MX_I2C1_Init+0x50>)
 800104e:	2200      	movs	r2, #0
 8001050:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001052:	4b06      	ldr	r3, [pc, #24]	; (800106c <MX_I2C1_Init+0x50>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001058:	4804      	ldr	r0, [pc, #16]	; (800106c <MX_I2C1_Init+0x50>)
 800105a:	f001 fbe9 	bl	8002830 <HAL_I2C_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001064:	f000 fec6 	bl	8001df4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001068:	bf00      	nop
 800106a:	bd80      	pop	{r7, pc}
 800106c:	2000009c 	.word	0x2000009c
 8001070:	40005400 	.word	0x40005400
 8001074:	000186a0 	.word	0x000186a0

08001078 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800108c:	463b      	mov	r3, r7
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001094:	4b1d      	ldr	r3, [pc, #116]	; (800110c <MX_TIM2_Init+0x94>)
 8001096:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800109a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 800109c:	4b1b      	ldr	r3, [pc, #108]	; (800110c <MX_TIM2_Init+0x94>)
 800109e:	223f      	movs	r2, #63	; 0x3f
 80010a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a2:	4b1a      	ldr	r3, [pc, #104]	; (800110c <MX_TIM2_Init+0x94>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80010a8:	4b18      	ldr	r3, [pc, #96]	; (800110c <MX_TIM2_Init+0x94>)
 80010aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b0:	4b16      	ldr	r3, [pc, #88]	; (800110c <MX_TIM2_Init+0x94>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010b6:	4b15      	ldr	r3, [pc, #84]	; (800110c <MX_TIM2_Init+0x94>)
 80010b8:	2280      	movs	r2, #128	; 0x80
 80010ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010bc:	4813      	ldr	r0, [pc, #76]	; (800110c <MX_TIM2_Init+0x94>)
 80010be:	f003 f98d 	bl	80043dc <HAL_TIM_Base_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010c8:	f000 fe94 	bl	8001df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010d2:	f107 0308 	add.w	r3, r7, #8
 80010d6:	4619      	mov	r1, r3
 80010d8:	480c      	ldr	r0, [pc, #48]	; (800110c <MX_TIM2_Init+0x94>)
 80010da:	f003 fb57 	bl	800478c <HAL_TIM_ConfigClockSource>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010e4:	f000 fe86 	bl	8001df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010e8:	2300      	movs	r3, #0
 80010ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ec:	2300      	movs	r3, #0
 80010ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010f0:	463b      	mov	r3, r7
 80010f2:	4619      	mov	r1, r3
 80010f4:	4805      	ldr	r0, [pc, #20]	; (800110c <MX_TIM2_Init+0x94>)
 80010f6:	f003 fd2d 	bl	8004b54 <HAL_TIMEx_MasterConfigSynchronization>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001100:	f000 fe78 	bl	8001df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001104:	bf00      	nop
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	200000f0 	.word	0x200000f0

08001110 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001124:	463b      	mov	r3, r7
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800112c:	4b1d      	ldr	r3, [pc, #116]	; (80011a4 <MX_TIM3_Init+0x94>)
 800112e:	4a1e      	ldr	r2, [pc, #120]	; (80011a8 <MX_TIM3_Init+0x98>)
 8001130:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63000;
 8001132:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <MX_TIM3_Init+0x94>)
 8001134:	f24f 6218 	movw	r2, #63000	; 0xf618
 8001138:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800113a:	4b1a      	ldr	r3, [pc, #104]	; (80011a4 <MX_TIM3_Init+0x94>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 300;
 8001140:	4b18      	ldr	r3, [pc, #96]	; (80011a4 <MX_TIM3_Init+0x94>)
 8001142:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001146:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001148:	4b16      	ldr	r3, [pc, #88]	; (80011a4 <MX_TIM3_Init+0x94>)
 800114a:	2200      	movs	r2, #0
 800114c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800114e:	4b15      	ldr	r3, [pc, #84]	; (80011a4 <MX_TIM3_Init+0x94>)
 8001150:	2280      	movs	r2, #128	; 0x80
 8001152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001154:	4813      	ldr	r0, [pc, #76]	; (80011a4 <MX_TIM3_Init+0x94>)
 8001156:	f003 f941 	bl	80043dc <HAL_TIM_Base_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001160:	f000 fe48 	bl	8001df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001164:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001168:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800116a:	f107 0308 	add.w	r3, r7, #8
 800116e:	4619      	mov	r1, r3
 8001170:	480c      	ldr	r0, [pc, #48]	; (80011a4 <MX_TIM3_Init+0x94>)
 8001172:	f003 fb0b 	bl	800478c <HAL_TIM_ConfigClockSource>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800117c:	f000 fe3a 	bl	8001df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001180:	2300      	movs	r3, #0
 8001182:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001184:	2300      	movs	r3, #0
 8001186:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001188:	463b      	mov	r3, r7
 800118a:	4619      	mov	r1, r3
 800118c:	4805      	ldr	r0, [pc, #20]	; (80011a4 <MX_TIM3_Init+0x94>)
 800118e:	f003 fce1 	bl	8004b54 <HAL_TIMEx_MasterConfigSynchronization>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001198:	f000 fe2c 	bl	8001df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000138 	.word	0x20000138
 80011a8:	40000400 	.word	0x40000400

080011ac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c0:	463b      	mov	r3, r7
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80011c8:	4b1d      	ldr	r3, [pc, #116]	; (8001240 <MX_TIM4_Init+0x94>)
 80011ca:	4a1e      	ldr	r2, [pc, #120]	; (8001244 <MX_TIM4_Init+0x98>)
 80011cc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63000;
 80011ce:	4b1c      	ldr	r3, [pc, #112]	; (8001240 <MX_TIM4_Init+0x94>)
 80011d0:	f24f 6218 	movw	r2, #63000	; 0xf618
 80011d4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011d6:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <MX_TIM4_Init+0x94>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 80011dc:	4b18      	ldr	r3, [pc, #96]	; (8001240 <MX_TIM4_Init+0x94>)
 80011de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e4:	4b16      	ldr	r3, [pc, #88]	; (8001240 <MX_TIM4_Init+0x94>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011ea:	4b15      	ldr	r3, [pc, #84]	; (8001240 <MX_TIM4_Init+0x94>)
 80011ec:	2280      	movs	r2, #128	; 0x80
 80011ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80011f0:	4813      	ldr	r0, [pc, #76]	; (8001240 <MX_TIM4_Init+0x94>)
 80011f2:	f003 f8f3 	bl	80043dc <HAL_TIM_Base_Init>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80011fc:	f000 fdfa 	bl	8001df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001200:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001204:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001206:	f107 0308 	add.w	r3, r7, #8
 800120a:	4619      	mov	r1, r3
 800120c:	480c      	ldr	r0, [pc, #48]	; (8001240 <MX_TIM4_Init+0x94>)
 800120e:	f003 fabd 	bl	800478c <HAL_TIM_ConfigClockSource>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001218:	f000 fdec 	bl	8001df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800121c:	2300      	movs	r3, #0
 800121e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001220:	2300      	movs	r3, #0
 8001222:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001224:	463b      	mov	r3, r7
 8001226:	4619      	mov	r1, r3
 8001228:	4805      	ldr	r0, [pc, #20]	; (8001240 <MX_TIM4_Init+0x94>)
 800122a:	f003 fc93 	bl	8004b54 <HAL_TIMEx_MasterConfigSynchronization>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001234:	f000 fdde 	bl	8001df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001238:	bf00      	nop
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000180 	.word	0x20000180
 8001244:	40000800 	.word	0x40000800

08001248 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b088      	sub	sp, #32
 800124c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800125c:	4b53      	ldr	r3, [pc, #332]	; (80013ac <MX_GPIO_Init+0x164>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	4a52      	ldr	r2, [pc, #328]	; (80013ac <MX_GPIO_Init+0x164>)
 8001262:	f043 0310 	orr.w	r3, r3, #16
 8001266:	6193      	str	r3, [r2, #24]
 8001268:	4b50      	ldr	r3, [pc, #320]	; (80013ac <MX_GPIO_Init+0x164>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	f003 0310 	and.w	r3, r3, #16
 8001270:	60fb      	str	r3, [r7, #12]
 8001272:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001274:	4b4d      	ldr	r3, [pc, #308]	; (80013ac <MX_GPIO_Init+0x164>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	4a4c      	ldr	r2, [pc, #304]	; (80013ac <MX_GPIO_Init+0x164>)
 800127a:	f043 0320 	orr.w	r3, r3, #32
 800127e:	6193      	str	r3, [r2, #24]
 8001280:	4b4a      	ldr	r3, [pc, #296]	; (80013ac <MX_GPIO_Init+0x164>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	f003 0320 	and.w	r3, r3, #32
 8001288:	60bb      	str	r3, [r7, #8]
 800128a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128c:	4b47      	ldr	r3, [pc, #284]	; (80013ac <MX_GPIO_Init+0x164>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	4a46      	ldr	r2, [pc, #280]	; (80013ac <MX_GPIO_Init+0x164>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	6193      	str	r3, [r2, #24]
 8001298:	4b44      	ldr	r3, [pc, #272]	; (80013ac <MX_GPIO_Init+0x164>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	f003 0304 	and.w	r3, r3, #4
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a4:	4b41      	ldr	r3, [pc, #260]	; (80013ac <MX_GPIO_Init+0x164>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	4a40      	ldr	r2, [pc, #256]	; (80013ac <MX_GPIO_Init+0x164>)
 80012aa:	f043 0308 	orr.w	r3, r3, #8
 80012ae:	6193      	str	r3, [r2, #24]
 80012b0:	4b3e      	ldr	r3, [pc, #248]	; (80013ac <MX_GPIO_Init+0x164>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	f003 0308 	and.w	r3, r3, #8
 80012b8:	603b      	str	r3, [r7, #0]
 80012ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012c2:	483b      	ldr	r0, [pc, #236]	; (80013b0 <MX_GPIO_Init+0x168>)
 80012c4:	f001 fa83 	bl	80027ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	f240 7101 	movw	r1, #1793	; 0x701
 80012ce:	4839      	ldr	r0, [pc, #228]	; (80013b4 <MX_GPIO_Init+0x16c>)
 80012d0:	f001 fa7d 	bl	80027ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80012d4:	2200      	movs	r2, #0
 80012d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012da:	4837      	ldr	r0, [pc, #220]	; (80013b8 <MX_GPIO_Init+0x170>)
 80012dc:	f001 fa77 	bl	80027ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80012e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ea:	2301      	movs	r3, #1
 80012ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2302      	movs	r3, #2
 80012f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f2:	f107 0310 	add.w	r3, r7, #16
 80012f6:	4619      	mov	r1, r3
 80012f8:	482d      	ldr	r0, [pc, #180]	; (80013b0 <MX_GPIO_Init+0x168>)
 80012fa:	f001 f8cd 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80012fe:	233e      	movs	r3, #62	; 0x3e
 8001300:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001302:	4b2e      	ldr	r3, [pc, #184]	; (80013bc <MX_GPIO_Init+0x174>)
 8001304:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001306:	2301      	movs	r3, #1
 8001308:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130a:	f107 0310 	add.w	r3, r7, #16
 800130e:	4619      	mov	r1, r3
 8001310:	4829      	ldr	r0, [pc, #164]	; (80013b8 <MX_GPIO_Init+0x170>)
 8001312:	f001 f8c1 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_9;
 8001316:	f240 7301 	movw	r3, #1793	; 0x701
 800131a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131c:	2301      	movs	r3, #1
 800131e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001320:	2302      	movs	r3, #2
 8001322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001324:	2302      	movs	r3, #2
 8001326:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001328:	f107 0310 	add.w	r3, r7, #16
 800132c:	4619      	mov	r1, r3
 800132e:	4821      	ldr	r0, [pc, #132]	; (80013b4 <MX_GPIO_Init+0x16c>)
 8001330:	f001 f8b2 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001334:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001338:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133a:	2301      	movs	r3, #1
 800133c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001342:	2302      	movs	r3, #2
 8001344:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001346:	f107 0310 	add.w	r3, r7, #16
 800134a:	4619      	mov	r1, r3
 800134c:	481a      	ldr	r0, [pc, #104]	; (80013b8 <MX_GPIO_Init+0x170>)
 800134e:	f001 f8a3 	bl	8002498 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 4, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2104      	movs	r1, #4
 8001356:	2007      	movs	r0, #7
 8001358:	f001 f859 	bl	800240e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800135c:	2007      	movs	r0, #7
 800135e:	f001 f872 	bl	8002446 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 11, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	210b      	movs	r1, #11
 8001366:	2008      	movs	r0, #8
 8001368:	f001 f851 	bl	800240e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800136c:	2008      	movs	r0, #8
 800136e:	f001 f86a 	bl	8002446 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 11, 0);
 8001372:	2200      	movs	r2, #0
 8001374:	210b      	movs	r1, #11
 8001376:	2009      	movs	r0, #9
 8001378:	f001 f849 	bl	800240e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800137c:	2009      	movs	r0, #9
 800137e:	f001 f862 	bl	8002446 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 11, 0);
 8001382:	2200      	movs	r2, #0
 8001384:	210b      	movs	r1, #11
 8001386:	200a      	movs	r0, #10
 8001388:	f001 f841 	bl	800240e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800138c:	200a      	movs	r0, #10
 800138e:	f001 f85a 	bl	8002446 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 11, 0);
 8001392:	2200      	movs	r2, #0
 8001394:	210b      	movs	r1, #11
 8001396:	2017      	movs	r0, #23
 8001398:	f001 f839 	bl	800240e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800139c:	2017      	movs	r0, #23
 800139e:	f001 f852 	bl	8002446 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013a2:	bf00      	nop
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40011000 	.word	0x40011000
 80013b4:	40010c00 	.word	0x40010c00
 80013b8:	40010800 	.word	0x40010800
 80013bc:	10310000 	.word	0x10310000

080013c0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2)
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	2b04      	cmp	r3, #4
 80013ce:	f040 80cd 	bne.w	800156c <HAL_GPIO_EXTI_Callback+0x1ac>
	{
		currentTime = HAL_GetTick(); // Lấy th�?i gian hiện tại
 80013d2:	f000 fef3 	bl	80021bc <HAL_GetTick>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4aa6      	ldr	r2, [pc, #664]	; (8001674 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80013da:	6013      	str	r3, [r2, #0]
		if ((currentTime - lastDebounceTime) > debounceDelay)
 80013dc:	4ba5      	ldr	r3, [pc, #660]	; (8001674 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4ba5      	ldr	r3, [pc, #660]	; (8001678 <HAL_GPIO_EXTI_Callback+0x2b8>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	1ad2      	subs	r2, r2, r3
 80013e6:	4ba5      	ldr	r3, [pc, #660]	; (800167c <HAL_GPIO_EXTI_Callback+0x2bc>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	f240 80be 	bls.w	800156c <HAL_GPIO_EXTI_Callback+0x1ac>
		{
			// Cập nhật trạng thái nút nhấn chỉ khi đã qua th�?i gian debounce
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 0)
 80013f0:	2104      	movs	r1, #4
 80013f2:	48a3      	ldr	r0, [pc, #652]	; (8001680 <HAL_GPIO_EXTI_Callback+0x2c0>)
 80013f4:	f001 f9d4 	bl	80027a0 <HAL_GPIO_ReadPin>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	f040 80b2 	bne.w	8001564 <HAL_GPIO_EXTI_Callback+0x1a4>
			{
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,0);
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001406:	489f      	ldr	r0, [pc, #636]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001408:	f001 f9e1 	bl	80027ce <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,1);
 800140c:	2201      	movs	r2, #1
 800140e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001412:	489c      	ldr	r0, [pc, #624]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001414:	f001 f9db 	bl	80027ce <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,1);
 8001418:	2201      	movs	r2, #1
 800141a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800141e:	4899      	ldr	r0, [pc, #612]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001420:	f001 f9d5 	bl	80027ce <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8001424:	2201      	movs	r2, #1
 8001426:	2101      	movs	r1, #1
 8001428:	4896      	ldr	r0, [pc, #600]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 800142a:	f001 f9d0 	bl	80027ce <HAL_GPIO_WritePin>
				if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 0) && (flag_cho_phep_nhan_nut == 1))
 800142e:	2104      	movs	r1, #4
 8001430:	4893      	ldr	r0, [pc, #588]	; (8001680 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8001432:	f001 f9b5 	bl	80027a0 <HAL_GPIO_ReadPin>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d115      	bne.n	8001468 <HAL_GPIO_EXTI_Callback+0xa8>
 800143c:	4b92      	ldr	r3, [pc, #584]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d011      	beq.n	8001468 <HAL_GPIO_EXTI_Callback+0xa8>
				{
					flag_cho_phep_nhan_nut = 0;
 8001444:	4b90      	ldr	r3, [pc, #576]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001446:	2200      	movs	r2, #0
 8001448:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Start_IT(&htim3);
 800144a:	4890      	ldr	r0, [pc, #576]	; (800168c <HAL_GPIO_EXTI_Callback+0x2cc>)
 800144c:	f003 f816 	bl	800447c <HAL_TIM_Base_Start_IT>
					num1++;
 8001450:	4b8f      	ldr	r3, [pc, #572]	; (8001690 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	3301      	adds	r3, #1
 8001456:	4a8e      	ldr	r2, [pc, #568]	; (8001690 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001458:	6013      	str	r3, [r2, #0]
					flag_number=1;
 800145a:	4b8e      	ldr	r3, [pc, #568]	; (8001694 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800145c:	2201      	movs	r2, #1
 800145e:	601a      	str	r2, [r3, #0]
					flag_ngat_timer3=1;
 8001460:	4b8d      	ldr	r3, [pc, #564]	; (8001698 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001462:	2201      	movs	r2, #1
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	e066      	b.n	8001536 <HAL_GPIO_EXTI_Callback+0x176>
				} else {
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,1);
 8001468:	2201      	movs	r2, #1
 800146a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800146e:	4885      	ldr	r0, [pc, #532]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001470:	f001 f9ad 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,0);
 8001474:	2200      	movs	r2, #0
 8001476:	f44f 7100 	mov.w	r1, #512	; 0x200
 800147a:	4882      	ldr	r0, [pc, #520]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 800147c:	f001 f9a7 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,1);
 8001480:	2201      	movs	r2, #1
 8001482:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001486:	487f      	ldr	r0, [pc, #508]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001488:	f001 f9a1 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 800148c:	2201      	movs	r2, #1
 800148e:	2101      	movs	r1, #1
 8001490:	487c      	ldr	r0, [pc, #496]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001492:	f001 f99c 	bl	80027ce <HAL_GPIO_WritePin>
					if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 0) && (flag_cho_phep_nhan_nut == 1))
 8001496:	2104      	movs	r1, #4
 8001498:	4879      	ldr	r0, [pc, #484]	; (8001680 <HAL_GPIO_EXTI_Callback+0x2c0>)
 800149a:	f001 f981 	bl	80027a0 <HAL_GPIO_ReadPin>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d115      	bne.n	80014d0 <HAL_GPIO_EXTI_Callback+0x110>
 80014a4:	4b78      	ldr	r3, [pc, #480]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d011      	beq.n	80014d0 <HAL_GPIO_EXTI_Callback+0x110>
					{
						flag_cho_phep_nhan_nut = 0;
 80014ac:	4b76      	ldr	r3, [pc, #472]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]
						HAL_TIM_Base_Start_IT(&htim3);
 80014b2:	4876      	ldr	r0, [pc, #472]	; (800168c <HAL_GPIO_EXTI_Callback+0x2cc>)
 80014b4:	f002 ffe2 	bl	800447c <HAL_TIM_Base_Start_IT>
						num2++;
 80014b8:	4b78      	ldr	r3, [pc, #480]	; (800169c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	3301      	adds	r3, #1
 80014be:	4a77      	ldr	r2, [pc, #476]	; (800169c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80014c0:	6013      	str	r3, [r2, #0]
						flag_number=2;
 80014c2:	4b74      	ldr	r3, [pc, #464]	; (8001694 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80014c4:	2202      	movs	r2, #2
 80014c6:	601a      	str	r2, [r3, #0]
						flag_ngat_timer3=1;
 80014c8:	4b73      	ldr	r3, [pc, #460]	; (8001698 <HAL_GPIO_EXTI_Callback+0x2d8>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	e032      	b.n	8001536 <HAL_GPIO_EXTI_Callback+0x176>
					} else {
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,1);
 80014d0:	2201      	movs	r2, #1
 80014d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014d6:	486b      	ldr	r0, [pc, #428]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80014d8:	f001 f979 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,1);
 80014dc:	2201      	movs	r2, #1
 80014de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014e2:	4868      	ldr	r0, [pc, #416]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80014e4:	f001 f973 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,0);
 80014e8:	2200      	movs	r2, #0
 80014ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ee:	4865      	ldr	r0, [pc, #404]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80014f0:	f001 f96d 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 80014f4:	2201      	movs	r2, #1
 80014f6:	2101      	movs	r1, #1
 80014f8:	4862      	ldr	r0, [pc, #392]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80014fa:	f001 f968 	bl	80027ce <HAL_GPIO_WritePin>
						if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 0) && (flag_cho_phep_nhan_nut == 1))
 80014fe:	2104      	movs	r1, #4
 8001500:	485f      	ldr	r0, [pc, #380]	; (8001680 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8001502:	f001 f94d 	bl	80027a0 <HAL_GPIO_ReadPin>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d114      	bne.n	8001536 <HAL_GPIO_EXTI_Callback+0x176>
 800150c:	4b5e      	ldr	r3, [pc, #376]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d010      	beq.n	8001536 <HAL_GPIO_EXTI_Callback+0x176>
						{
							flag_cho_phep_nhan_nut = 0;
 8001514:	4b5c      	ldr	r3, [pc, #368]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001516:	2200      	movs	r2, #0
 8001518:	701a      	strb	r2, [r3, #0]
							HAL_TIM_Base_Start_IT(&htim3);
 800151a:	485c      	ldr	r0, [pc, #368]	; (800168c <HAL_GPIO_EXTI_Callback+0x2cc>)
 800151c:	f002 ffae 	bl	800447c <HAL_TIM_Base_Start_IT>
							num3++;
 8001520:	4b5f      	ldr	r3, [pc, #380]	; (80016a0 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	3301      	adds	r3, #1
 8001526:	4a5e      	ldr	r2, [pc, #376]	; (80016a0 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001528:	6013      	str	r3, [r2, #0]
							flag_number=3;
 800152a:	4b5a      	ldr	r3, [pc, #360]	; (8001694 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800152c:	2203      	movs	r2, #3
 800152e:	601a      	str	r2, [r3, #0]
							flag_ngat_timer3=1;
 8001530:	4b59      	ldr	r3, [pc, #356]	; (8001698 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001532:	2201      	movs	r2, #1
 8001534:	601a      	str	r2, [r3, #0]
						}
					}
				}

				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,0);
 8001536:	2200      	movs	r2, #0
 8001538:	f44f 7180 	mov.w	r1, #256	; 0x100
 800153c:	4851      	ldr	r0, [pc, #324]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 800153e:	f001 f946 	bl	80027ce <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,0);
 8001542:	2200      	movs	r2, #0
 8001544:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001548:	484e      	ldr	r0, [pc, #312]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 800154a:	f001 f940 	bl	80027ce <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,0);
 800154e:	2200      	movs	r2, #0
 8001550:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001554:	484b      	ldr	r0, [pc, #300]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001556:	f001 f93a 	bl	80027ce <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 800155a:	2200      	movs	r2, #0
 800155c:	2101      	movs	r1, #1
 800155e:	4849      	ldr	r0, [pc, #292]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001560:	f001 f935 	bl	80027ce <HAL_GPIO_WritePin>
			}

			lastDebounceTime = currentTime; // Cập nhật th�?i gian debounce cuối cùng
 8001564:	4b43      	ldr	r3, [pc, #268]	; (8001674 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a43      	ldr	r2, [pc, #268]	; (8001678 <HAL_GPIO_EXTI_Callback+0x2b8>)
 800156a:	6013      	str	r3, [r2, #0]
		}
	}


	if(GPIO_Pin == GPIO_PIN_3)
 800156c:	88fb      	ldrh	r3, [r7, #6]
 800156e:	2b08      	cmp	r3, #8
 8001570:	f040 80ea 	bne.w	8001748 <HAL_GPIO_EXTI_Callback+0x388>
		{
			currentTime = HAL_GetTick(); // Lấy th�?i gian hiện tại
 8001574:	f000 fe22 	bl	80021bc <HAL_GetTick>
 8001578:	4603      	mov	r3, r0
 800157a:	4a3e      	ldr	r2, [pc, #248]	; (8001674 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800157c:	6013      	str	r3, [r2, #0]
			if ((currentTime - lastDebounceTime) > debounceDelay)
 800157e:	4b3d      	ldr	r3, [pc, #244]	; (8001674 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	4b3d      	ldr	r3, [pc, #244]	; (8001678 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	1ad2      	subs	r2, r2, r3
 8001588:	4b3c      	ldr	r3, [pc, #240]	; (800167c <HAL_GPIO_EXTI_Callback+0x2bc>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	429a      	cmp	r2, r3
 800158e:	f240 80db 	bls.w	8001748 <HAL_GPIO_EXTI_Callback+0x388>
			{
				// Cập nhật trạng thái nút nhấn chỉ khi đã qua th�?i gian debounce
				if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 0)
 8001592:	2108      	movs	r1, #8
 8001594:	483a      	ldr	r0, [pc, #232]	; (8001680 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8001596:	f001 f903 	bl	80027a0 <HAL_GPIO_ReadPin>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	f040 80cf 	bne.w	8001740 <HAL_GPIO_EXTI_Callback+0x380>
				{
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015a8:	4836      	ldr	r0, [pc, #216]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80015aa:	f001 f910 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,1);
 80015ae:	2201      	movs	r2, #1
 80015b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015b4:	4833      	ldr	r0, [pc, #204]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80015b6:	f001 f90a 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,1);
 80015ba:	2201      	movs	r2, #1
 80015bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c0:	4830      	ldr	r0, [pc, #192]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80015c2:	f001 f904 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 80015c6:	2201      	movs	r2, #1
 80015c8:	2101      	movs	r1, #1
 80015ca:	482e      	ldr	r0, [pc, #184]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80015cc:	f001 f8ff 	bl	80027ce <HAL_GPIO_WritePin>
					if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 0) && (flag_cho_phep_nhan_nut == 1))
 80015d0:	2108      	movs	r1, #8
 80015d2:	482b      	ldr	r0, [pc, #172]	; (8001680 <HAL_GPIO_EXTI_Callback+0x2c0>)
 80015d4:	f001 f8e4 	bl	80027a0 <HAL_GPIO_ReadPin>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d115      	bne.n	800160a <HAL_GPIO_EXTI_Callback+0x24a>
 80015de:	4b2a      	ldr	r3, [pc, #168]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d011      	beq.n	800160a <HAL_GPIO_EXTI_Callback+0x24a>
					{
						flag_cho_phep_nhan_nut = 0;
 80015e6:	4b28      	ldr	r3, [pc, #160]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
						HAL_TIM_Base_Start_IT(&htim3);
 80015ec:	4827      	ldr	r0, [pc, #156]	; (800168c <HAL_GPIO_EXTI_Callback+0x2cc>)
 80015ee:	f002 ff45 	bl	800447c <HAL_TIM_Base_Start_IT>
						num4++;
 80015f2:	4b2c      	ldr	r3, [pc, #176]	; (80016a4 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	3301      	adds	r3, #1
 80015f8:	4a2a      	ldr	r2, [pc, #168]	; (80016a4 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80015fa:	6013      	str	r3, [r2, #0]
						flag_number=4;
 80015fc:	4b25      	ldr	r3, [pc, #148]	; (8001694 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80015fe:	2204      	movs	r2, #4
 8001600:	601a      	str	r2, [r3, #0]
						flag_ngat_timer3=1;
 8001602:	4b25      	ldr	r3, [pc, #148]	; (8001698 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001604:	2201      	movs	r2, #1
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	e083      	b.n	8001712 <HAL_GPIO_EXTI_Callback+0x352>
					} else {
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,1);
 800160a:	2201      	movs	r2, #1
 800160c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001610:	481c      	ldr	r0, [pc, #112]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001612:	f001 f8dc 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,0);
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 7100 	mov.w	r1, #512	; 0x200
 800161c:	4819      	ldr	r0, [pc, #100]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 800161e:	f001 f8d6 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,1);
 8001622:	2201      	movs	r2, #1
 8001624:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001628:	4816      	ldr	r0, [pc, #88]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 800162a:	f001 f8d0 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 800162e:	2201      	movs	r2, #1
 8001630:	2101      	movs	r1, #1
 8001632:	4814      	ldr	r0, [pc, #80]	; (8001684 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001634:	f001 f8cb 	bl	80027ce <HAL_GPIO_WritePin>
						if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 0) && (flag_cho_phep_nhan_nut == 1))
 8001638:	2108      	movs	r1, #8
 800163a:	4811      	ldr	r0, [pc, #68]	; (8001680 <HAL_GPIO_EXTI_Callback+0x2c0>)
 800163c:	f001 f8b0 	bl	80027a0 <HAL_GPIO_ReadPin>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d132      	bne.n	80016ac <HAL_GPIO_EXTI_Callback+0x2ec>
 8001646:	4b10      	ldr	r3, [pc, #64]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d02e      	beq.n	80016ac <HAL_GPIO_EXTI_Callback+0x2ec>
						{
							flag_cho_phep_nhan_nut = 0;
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001650:	2200      	movs	r2, #0
 8001652:	701a      	strb	r2, [r3, #0]
							HAL_TIM_Base_Start_IT(&htim3);
 8001654:	480d      	ldr	r0, [pc, #52]	; (800168c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001656:	f002 ff11 	bl	800447c <HAL_TIM_Base_Start_IT>
							num5++;
 800165a:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <HAL_GPIO_EXTI_Callback+0x2e8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	3301      	adds	r3, #1
 8001660:	4a11      	ldr	r2, [pc, #68]	; (80016a8 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8001662:	6013      	str	r3, [r2, #0]
							flag_number=5;
 8001664:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001666:	2205      	movs	r2, #5
 8001668:	601a      	str	r2, [r3, #0]
							flag_ngat_timer3=1;
 800166a:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <HAL_GPIO_EXTI_Callback+0x2d8>)
 800166c:	2201      	movs	r2, #1
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	e04f      	b.n	8001712 <HAL_GPIO_EXTI_Callback+0x352>
 8001672:	bf00      	nop
 8001674:	20000244 	.word	0x20000244
 8001678:	20000240 	.word	0x20000240
 800167c:	20000000 	.word	0x20000000
 8001680:	40010800 	.word	0x40010800
 8001684:	40010c00 	.word	0x40010c00
 8001688:	2000001c 	.word	0x2000001c
 800168c:	20000138 	.word	0x20000138
 8001690:	2000024c 	.word	0x2000024c
 8001694:	20000248 	.word	0x20000248
 8001698:	20000004 	.word	0x20000004
 800169c:	20000250 	.word	0x20000250
 80016a0:	20000254 	.word	0x20000254
 80016a4:	20000258 	.word	0x20000258
 80016a8:	2000025c 	.word	0x2000025c
						} else {
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,1);
 80016ac:	2201      	movs	r2, #1
 80016ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b2:	48b0      	ldr	r0, [pc, #704]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80016b4:	f001 f88b 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,1);
 80016b8:	2201      	movs	r2, #1
 80016ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016be:	48ad      	ldr	r0, [pc, #692]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80016c0:	f001 f885 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,0);
 80016c4:	2200      	movs	r2, #0
 80016c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ca:	48aa      	ldr	r0, [pc, #680]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80016cc:	f001 f87f 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 80016d0:	2201      	movs	r2, #1
 80016d2:	2101      	movs	r1, #1
 80016d4:	48a7      	ldr	r0, [pc, #668]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80016d6:	f001 f87a 	bl	80027ce <HAL_GPIO_WritePin>
							if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 0) && (flag_cho_phep_nhan_nut == 1))
 80016da:	2108      	movs	r1, #8
 80016dc:	48a6      	ldr	r0, [pc, #664]	; (8001978 <HAL_GPIO_EXTI_Callback+0x5b8>)
 80016de:	f001 f85f 	bl	80027a0 <HAL_GPIO_ReadPin>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d114      	bne.n	8001712 <HAL_GPIO_EXTI_Callback+0x352>
 80016e8:	4ba4      	ldr	r3, [pc, #656]	; (800197c <HAL_GPIO_EXTI_Callback+0x5bc>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d010      	beq.n	8001712 <HAL_GPIO_EXTI_Callback+0x352>
							{
								flag_cho_phep_nhan_nut = 0;
 80016f0:	4ba2      	ldr	r3, [pc, #648]	; (800197c <HAL_GPIO_EXTI_Callback+0x5bc>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	701a      	strb	r2, [r3, #0]
								HAL_TIM_Base_Start_IT(&htim3);
 80016f6:	48a2      	ldr	r0, [pc, #648]	; (8001980 <HAL_GPIO_EXTI_Callback+0x5c0>)
 80016f8:	f002 fec0 	bl	800447c <HAL_TIM_Base_Start_IT>
								num6++;
 80016fc:	4ba1      	ldr	r3, [pc, #644]	; (8001984 <HAL_GPIO_EXTI_Callback+0x5c4>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	3301      	adds	r3, #1
 8001702:	4aa0      	ldr	r2, [pc, #640]	; (8001984 <HAL_GPIO_EXTI_Callback+0x5c4>)
 8001704:	6013      	str	r3, [r2, #0]
								flag_number=6;
 8001706:	4ba0      	ldr	r3, [pc, #640]	; (8001988 <HAL_GPIO_EXTI_Callback+0x5c8>)
 8001708:	2206      	movs	r2, #6
 800170a:	601a      	str	r2, [r3, #0]
								flag_ngat_timer3=1;
 800170c:	4b9f      	ldr	r3, [pc, #636]	; (800198c <HAL_GPIO_EXTI_Callback+0x5cc>)
 800170e:	2201      	movs	r2, #1
 8001710:	601a      	str	r2, [r3, #0]
							}
						}
					}

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,0);
 8001712:	2200      	movs	r2, #0
 8001714:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001718:	4896      	ldr	r0, [pc, #600]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 800171a:	f001 f858 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,0);
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001724:	4893      	ldr	r0, [pc, #588]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001726:	f001 f852 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,0);
 800172a:	2200      	movs	r2, #0
 800172c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001730:	4890      	ldr	r0, [pc, #576]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001732:	f001 f84c 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8001736:	2200      	movs	r2, #0
 8001738:	2101      	movs	r1, #1
 800173a:	488e      	ldr	r0, [pc, #568]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 800173c:	f001 f847 	bl	80027ce <HAL_GPIO_WritePin>
				}

				lastDebounceTime = currentTime; // Cập nhật th�?i gian debounce cuối cùng
 8001740:	4b93      	ldr	r3, [pc, #588]	; (8001990 <HAL_GPIO_EXTI_Callback+0x5d0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a93      	ldr	r2, [pc, #588]	; (8001994 <HAL_GPIO_EXTI_Callback+0x5d4>)
 8001746:	6013      	str	r3, [r2, #0]
			}
		}


	if(GPIO_Pin == GPIO_PIN_4)
 8001748:	88fb      	ldrh	r3, [r7, #6]
 800174a:	2b10      	cmp	r3, #16
 800174c:	f040 80af 	bne.w	80018ae <HAL_GPIO_EXTI_Callback+0x4ee>
		{
			currentTime = HAL_GetTick(); // Lấy th�?i gian hiện tại
 8001750:	f000 fd34 	bl	80021bc <HAL_GetTick>
 8001754:	4603      	mov	r3, r0
 8001756:	4a8e      	ldr	r2, [pc, #568]	; (8001990 <HAL_GPIO_EXTI_Callback+0x5d0>)
 8001758:	6013      	str	r3, [r2, #0]
			if ((currentTime - lastDebounceTime) > debounceDelay)
 800175a:	4b8d      	ldr	r3, [pc, #564]	; (8001990 <HAL_GPIO_EXTI_Callback+0x5d0>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	4b8d      	ldr	r3, [pc, #564]	; (8001994 <HAL_GPIO_EXTI_Callback+0x5d4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	1ad2      	subs	r2, r2, r3
 8001764:	4b8c      	ldr	r3, [pc, #560]	; (8001998 <HAL_GPIO_EXTI_Callback+0x5d8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	f240 80a0 	bls.w	80018ae <HAL_GPIO_EXTI_Callback+0x4ee>
			{
				// Cập nhật trạng thái nút nhấn chỉ khi đã qua th�?i gian debounce
				if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 0)
 800176e:	2110      	movs	r1, #16
 8001770:	4881      	ldr	r0, [pc, #516]	; (8001978 <HAL_GPIO_EXTI_Callback+0x5b8>)
 8001772:	f001 f815 	bl	80027a0 <HAL_GPIO_ReadPin>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	f040 8094 	bne.w	80018a6 <HAL_GPIO_EXTI_Callback+0x4e6>
				{
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,0);
 800177e:	2200      	movs	r2, #0
 8001780:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001784:	487b      	ldr	r0, [pc, #492]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001786:	f001 f822 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,1);
 800178a:	2201      	movs	r2, #1
 800178c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001790:	4878      	ldr	r0, [pc, #480]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001792:	f001 f81c 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,1);
 8001796:	2201      	movs	r2, #1
 8001798:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800179c:	4875      	ldr	r0, [pc, #468]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 800179e:	f001 f816 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 80017a2:	2201      	movs	r2, #1
 80017a4:	2101      	movs	r1, #1
 80017a6:	4873      	ldr	r0, [pc, #460]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80017a8:	f001 f811 	bl	80027ce <HAL_GPIO_WritePin>
					if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 0)
 80017ac:	2110      	movs	r1, #16
 80017ae:	4872      	ldr	r0, [pc, #456]	; (8001978 <HAL_GPIO_EXTI_Callback+0x5b8>)
 80017b0:	f000 fff6 	bl	80027a0 <HAL_GPIO_ReadPin>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d10b      	bne.n	80017d2 <HAL_GPIO_EXTI_Callback+0x412>
					{
						num7++;
 80017ba:	4b78      	ldr	r3, [pc, #480]	; (800199c <HAL_GPIO_EXTI_Callback+0x5dc>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	4a76      	ldr	r2, [pc, #472]	; (800199c <HAL_GPIO_EXTI_Callback+0x5dc>)
 80017c2:	6013      	str	r3, [r2, #0]
						flag_number=7;
 80017c4:	4b70      	ldr	r3, [pc, #448]	; (8001988 <HAL_GPIO_EXTI_Callback+0x5c8>)
 80017c6:	2207      	movs	r2, #7
 80017c8:	601a      	str	r2, [r3, #0]
						flag_ngat_timer3=1;
 80017ca:	4b70      	ldr	r3, [pc, #448]	; (800198c <HAL_GPIO_EXTI_Callback+0x5cc>)
 80017cc:	2201      	movs	r2, #1
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	e052      	b.n	8001878 <HAL_GPIO_EXTI_Callback+0x4b8>
					} else {
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,1);
 80017d2:	2201      	movs	r2, #1
 80017d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017d8:	4866      	ldr	r0, [pc, #408]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80017da:	f000 fff8 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,0);
 80017de:	2200      	movs	r2, #0
 80017e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017e4:	4863      	ldr	r0, [pc, #396]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80017e6:	f000 fff2 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,1);
 80017ea:	2201      	movs	r2, #1
 80017ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017f0:	4860      	ldr	r0, [pc, #384]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80017f2:	f000 ffec 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 80017f6:	2201      	movs	r2, #1
 80017f8:	2101      	movs	r1, #1
 80017fa:	485e      	ldr	r0, [pc, #376]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80017fc:	f000 ffe7 	bl	80027ce <HAL_GPIO_WritePin>
						if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 0)
 8001800:	2110      	movs	r1, #16
 8001802:	485d      	ldr	r0, [pc, #372]	; (8001978 <HAL_GPIO_EXTI_Callback+0x5b8>)
 8001804:	f000 ffcc 	bl	80027a0 <HAL_GPIO_ReadPin>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d10b      	bne.n	8001826 <HAL_GPIO_EXTI_Callback+0x466>
						{
							num8++;
 800180e:	4b64      	ldr	r3, [pc, #400]	; (80019a0 <HAL_GPIO_EXTI_Callback+0x5e0>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	3301      	adds	r3, #1
 8001814:	4a62      	ldr	r2, [pc, #392]	; (80019a0 <HAL_GPIO_EXTI_Callback+0x5e0>)
 8001816:	6013      	str	r3, [r2, #0]
							flag_number=8;
 8001818:	4b5b      	ldr	r3, [pc, #364]	; (8001988 <HAL_GPIO_EXTI_Callback+0x5c8>)
 800181a:	2208      	movs	r2, #8
 800181c:	601a      	str	r2, [r3, #0]
							flag_ngat_timer3=1;
 800181e:	4b5b      	ldr	r3, [pc, #364]	; (800198c <HAL_GPIO_EXTI_Callback+0x5cc>)
 8001820:	2201      	movs	r2, #1
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	e028      	b.n	8001878 <HAL_GPIO_EXTI_Callback+0x4b8>
						} else {
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,1);
 8001826:	2201      	movs	r2, #1
 8001828:	f44f 7180 	mov.w	r1, #256	; 0x100
 800182c:	4851      	ldr	r0, [pc, #324]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 800182e:	f000 ffce 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,1);
 8001832:	2201      	movs	r2, #1
 8001834:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001838:	484e      	ldr	r0, [pc, #312]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 800183a:	f000 ffc8 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,0);
 800183e:	2200      	movs	r2, #0
 8001840:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001844:	484b      	ldr	r0, [pc, #300]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001846:	f000 ffc2 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 800184a:	2201      	movs	r2, #1
 800184c:	2101      	movs	r1, #1
 800184e:	4849      	ldr	r0, [pc, #292]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001850:	f000 ffbd 	bl	80027ce <HAL_GPIO_WritePin>
							if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 0)
 8001854:	2110      	movs	r1, #16
 8001856:	4848      	ldr	r0, [pc, #288]	; (8001978 <HAL_GPIO_EXTI_Callback+0x5b8>)
 8001858:	f000 ffa2 	bl	80027a0 <HAL_GPIO_ReadPin>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10a      	bne.n	8001878 <HAL_GPIO_EXTI_Callback+0x4b8>
							{
								num9++;
 8001862:	4b50      	ldr	r3, [pc, #320]	; (80019a4 <HAL_GPIO_EXTI_Callback+0x5e4>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	3301      	adds	r3, #1
 8001868:	4a4e      	ldr	r2, [pc, #312]	; (80019a4 <HAL_GPIO_EXTI_Callback+0x5e4>)
 800186a:	6013      	str	r3, [r2, #0]
								flag_number=9;
 800186c:	4b46      	ldr	r3, [pc, #280]	; (8001988 <HAL_GPIO_EXTI_Callback+0x5c8>)
 800186e:	2209      	movs	r2, #9
 8001870:	601a      	str	r2, [r3, #0]
								flag_ngat_timer3=1;
 8001872:	4b46      	ldr	r3, [pc, #280]	; (800198c <HAL_GPIO_EXTI_Callback+0x5cc>)
 8001874:	2201      	movs	r2, #1
 8001876:	601a      	str	r2, [r3, #0]
							}
						}
					}

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,0);
 8001878:	2200      	movs	r2, #0
 800187a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800187e:	483d      	ldr	r0, [pc, #244]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001880:	f000 ffa5 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,0);
 8001884:	2200      	movs	r2, #0
 8001886:	f44f 7100 	mov.w	r1, #512	; 0x200
 800188a:	483a      	ldr	r0, [pc, #232]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 800188c:	f000 ff9f 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,0);
 8001890:	2200      	movs	r2, #0
 8001892:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001896:	4837      	ldr	r0, [pc, #220]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001898:	f000 ff99 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 800189c:	2200      	movs	r2, #0
 800189e:	2101      	movs	r1, #1
 80018a0:	4834      	ldr	r0, [pc, #208]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80018a2:	f000 ff94 	bl	80027ce <HAL_GPIO_WritePin>
				}

				lastDebounceTime = currentTime; // Cập nhật th�?i gian debounce cuối cùng
 80018a6:	4b3a      	ldr	r3, [pc, #232]	; (8001990 <HAL_GPIO_EXTI_Callback+0x5d0>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a3a      	ldr	r2, [pc, #232]	; (8001994 <HAL_GPIO_EXTI_Callback+0x5d4>)
 80018ac:	6013      	str	r3, [r2, #0]
			}
		}



	if(GPIO_Pin == GPIO_PIN_5)
 80018ae:	88fb      	ldrh	r3, [r7, #6]
 80018b0:	2b20      	cmp	r3, #32
 80018b2:	f040 8107 	bne.w	8001ac4 <HAL_GPIO_EXTI_Callback+0x704>
		{
			currentTime = HAL_GetTick(); // Lấy th�?i gian hiện tại
 80018b6:	f000 fc81 	bl	80021bc <HAL_GetTick>
 80018ba:	4603      	mov	r3, r0
 80018bc:	4a34      	ldr	r2, [pc, #208]	; (8001990 <HAL_GPIO_EXTI_Callback+0x5d0>)
 80018be:	6013      	str	r3, [r2, #0]
			if ((currentTime - lastDebounceTime) > debounceDelay)
 80018c0:	4b33      	ldr	r3, [pc, #204]	; (8001990 <HAL_GPIO_EXTI_Callback+0x5d0>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4b33      	ldr	r3, [pc, #204]	; (8001994 <HAL_GPIO_EXTI_Callback+0x5d4>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	1ad2      	subs	r2, r2, r3
 80018ca:	4b33      	ldr	r3, [pc, #204]	; (8001998 <HAL_GPIO_EXTI_Callback+0x5d8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	f240 80f8 	bls.w	8001ac4 <HAL_GPIO_EXTI_Callback+0x704>
			{
				// Cập nhật trạng thái nút nhấn chỉ khi đã qua th�?i gian debounce
				if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 0)
 80018d4:	2120      	movs	r1, #32
 80018d6:	4828      	ldr	r0, [pc, #160]	; (8001978 <HAL_GPIO_EXTI_Callback+0x5b8>)
 80018d8:	f000 ff62 	bl	80027a0 <HAL_GPIO_ReadPin>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f040 80ec 	bne.w	8001abc <HAL_GPIO_EXTI_Callback+0x6fc>
				{
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,0);
 80018e4:	2200      	movs	r2, #0
 80018e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018ea:	4822      	ldr	r0, [pc, #136]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80018ec:	f000 ff6f 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,1);
 80018f0:	2201      	movs	r2, #1
 80018f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018f6:	481f      	ldr	r0, [pc, #124]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 80018f8:	f000 ff69 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,1);
 80018fc:	2201      	movs	r2, #1
 80018fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001902:	481c      	ldr	r0, [pc, #112]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 8001904:	f000 ff63 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8001908:	2201      	movs	r2, #1
 800190a:	2101      	movs	r1, #1
 800190c:	4819      	ldr	r0, [pc, #100]	; (8001974 <HAL_GPIO_EXTI_Callback+0x5b4>)
 800190e:	f000 ff5e 	bl	80027ce <HAL_GPIO_WritePin>
					if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 0) && (flag_cho_phep_nhan_nut == 1))
 8001912:	2120      	movs	r1, #32
 8001914:	4818      	ldr	r0, [pc, #96]	; (8001978 <HAL_GPIO_EXTI_Callback+0x5b8>)
 8001916:	f000 ff43 	bl	80027a0 <HAL_GPIO_ReadPin>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d15e      	bne.n	80019de <HAL_GPIO_EXTI_Callback+0x61e>
 8001920:	4b16      	ldr	r3, [pc, #88]	; (800197c <HAL_GPIO_EXTI_Callback+0x5bc>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d05a      	beq.n	80019de <HAL_GPIO_EXTI_Callback+0x61e>
					{
							flag_cho_phep_nhan_nut = 0;
 8001928:	4b14      	ldr	r3, [pc, #80]	; (800197c <HAL_GPIO_EXTI_Callback+0x5bc>)
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
							HAL_TIM_Base_Start_IT(&htim3);
 800192e:	4814      	ldr	r0, [pc, #80]	; (8001980 <HAL_GPIO_EXTI_Callback+0x5c0>)
 8001930:	f002 fda4 	bl	800447c <HAL_TIM_Base_Start_IT>
							num_sao++;
 8001934:	4b1c      	ldr	r3, [pc, #112]	; (80019a8 <HAL_GPIO_EXTI_Callback+0x5e8>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	3301      	adds	r3, #1
 800193a:	4a1b      	ldr	r2, [pc, #108]	; (80019a8 <HAL_GPIO_EXTI_Callback+0x5e8>)
 800193c:	6013      	str	r3, [r2, #0]
//								}
//							} else {
//								flag_cho_phep_chuyen_lcd==1;
//								state_lcd ++;
//							}
							switch(state_lcd)
 800193e:	4b1b      	ldr	r3, [pc, #108]	; (80019ac <HAL_GPIO_EXTI_Callback+0x5ec>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d002      	beq.n	800194c <HAL_GPIO_EXTI_Callback+0x58c>
 8001946:	2b03      	cmp	r3, #3
 8001948:	d00a      	beq.n	8001960 <HAL_GPIO_EXTI_Callback+0x5a0>
 800194a:	e035      	b.n	80019b8 <HAL_GPIO_EXTI_Callback+0x5f8>
							{
								case 1:
								{
									if(flag_di_qua_nhap_mat_khau==1)
 800194c:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <HAL_GPIO_EXTI_Callback+0x5f0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d137      	bne.n	80019c4 <HAL_GPIO_EXTI_Callback+0x604>
									{
										state_lcd ++;
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <HAL_GPIO_EXTI_Callback+0x5ec>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	3301      	adds	r3, #1
 800195a:	4a14      	ldr	r2, [pc, #80]	; (80019ac <HAL_GPIO_EXTI_Callback+0x5ec>)
 800195c:	6013      	str	r3, [r2, #0]
									} else {

									}
									break;
 800195e:	e031      	b.n	80019c4 <HAL_GPIO_EXTI_Callback+0x604>
								}
								case 3:
								{
									if(flag_cho_phep_chuyen_lcd==1)
 8001960:	4b14      	ldr	r3, [pc, #80]	; (80019b4 <HAL_GPIO_EXTI_Callback+0x5f4>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d12f      	bne.n	80019c8 <HAL_GPIO_EXTI_Callback+0x608>
									{
										state_lcd++;
 8001968:	4b10      	ldr	r3, [pc, #64]	; (80019ac <HAL_GPIO_EXTI_Callback+0x5ec>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	3301      	adds	r3, #1
 800196e:	4a0f      	ldr	r2, [pc, #60]	; (80019ac <HAL_GPIO_EXTI_Callback+0x5ec>)
 8001970:	6013      	str	r3, [r2, #0]
									}
									break;
 8001972:	e029      	b.n	80019c8 <HAL_GPIO_EXTI_Callback+0x608>
 8001974:	40010c00 	.word	0x40010c00
 8001978:	40010800 	.word	0x40010800
 800197c:	2000001c 	.word	0x2000001c
 8001980:	20000138 	.word	0x20000138
 8001984:	20000260 	.word	0x20000260
 8001988:	20000248 	.word	0x20000248
 800198c:	20000004 	.word	0x20000004
 8001990:	20000244 	.word	0x20000244
 8001994:	20000240 	.word	0x20000240
 8001998:	20000000 	.word	0x20000000
 800199c:	20000264 	.word	0x20000264
 80019a0:	20000268 	.word	0x20000268
 80019a4:	2000026c 	.word	0x2000026c
 80019a8:	20000274 	.word	0x20000274
 80019ac:	200002a8 	.word	0x200002a8
 80019b0:	200002c0 	.word	0x200002c0
 80019b4:	20000014 	.word	0x20000014
								}
								default:
								{
									state_lcd++;
 80019b8:	4b63      	ldr	r3, [pc, #396]	; (8001b48 <HAL_GPIO_EXTI_Callback+0x788>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	3301      	adds	r3, #1
 80019be:	4a62      	ldr	r2, [pc, #392]	; (8001b48 <HAL_GPIO_EXTI_Callback+0x788>)
 80019c0:	6013      	str	r3, [r2, #0]
									break;
 80019c2:	e002      	b.n	80019ca <HAL_GPIO_EXTI_Callback+0x60a>
									break;
 80019c4:	bf00      	nop
 80019c6:	e000      	b.n	80019ca <HAL_GPIO_EXTI_Callback+0x60a>
									break;
 80019c8:	bf00      	nop
								}
							}
							flag_chuyen_lcd=1;
 80019ca:	4b60      	ldr	r3, [pc, #384]	; (8001b4c <HAL_GPIO_EXTI_Callback+0x78c>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	601a      	str	r2, [r3, #0]
							flag_number=10;
 80019d0:	4b5f      	ldr	r3, [pc, #380]	; (8001b50 <HAL_GPIO_EXTI_Callback+0x790>)
 80019d2:	220a      	movs	r2, #10
 80019d4:	601a      	str	r2, [r3, #0]
							flag_ngat_timer3=1;
 80019d6:	4b5f      	ldr	r3, [pc, #380]	; (8001b54 <HAL_GPIO_EXTI_Callback+0x794>)
 80019d8:	2201      	movs	r2, #1
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	e057      	b.n	8001a8e <HAL_GPIO_EXTI_Callback+0x6ce>
					} else {
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,1);
 80019de:	2201      	movs	r2, #1
 80019e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019e4:	485c      	ldr	r0, [pc, #368]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 80019e6:	f000 fef2 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,0);
 80019ea:	2200      	movs	r2, #0
 80019ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019f0:	4859      	ldr	r0, [pc, #356]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 80019f2:	f000 feec 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,1);
 80019f6:	2201      	movs	r2, #1
 80019f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019fc:	4856      	ldr	r0, [pc, #344]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 80019fe:	f000 fee6 	bl	80027ce <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8001a02:	2201      	movs	r2, #1
 8001a04:	2101      	movs	r1, #1
 8001a06:	4854      	ldr	r0, [pc, #336]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001a08:	f000 fee1 	bl	80027ce <HAL_GPIO_WritePin>
						if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 0)
 8001a0c:	2120      	movs	r1, #32
 8001a0e:	4853      	ldr	r0, [pc, #332]	; (8001b5c <HAL_GPIO_EXTI_Callback+0x79c>)
 8001a10:	f000 fec6 	bl	80027a0 <HAL_GPIO_ReadPin>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10b      	bne.n	8001a32 <HAL_GPIO_EXTI_Callback+0x672>
						{
							num0++;
 8001a1a:	4b51      	ldr	r3, [pc, #324]	; (8001b60 <HAL_GPIO_EXTI_Callback+0x7a0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	4a4f      	ldr	r2, [pc, #316]	; (8001b60 <HAL_GPIO_EXTI_Callback+0x7a0>)
 8001a22:	6013      	str	r3, [r2, #0]
							flag_number=0;
 8001a24:	4b4a      	ldr	r3, [pc, #296]	; (8001b50 <HAL_GPIO_EXTI_Callback+0x790>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
							flag_ngat_timer3=1;
 8001a2a:	4b4a      	ldr	r3, [pc, #296]	; (8001b54 <HAL_GPIO_EXTI_Callback+0x794>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	e02d      	b.n	8001a8e <HAL_GPIO_EXTI_Callback+0x6ce>
						} else {
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,1);
 8001a32:	2201      	movs	r2, #1
 8001a34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a38:	4847      	ldr	r0, [pc, #284]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001a3a:	f000 fec8 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,1);
 8001a3e:	2201      	movs	r2, #1
 8001a40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a44:	4844      	ldr	r0, [pc, #272]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001a46:	f000 fec2 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a50:	4841      	ldr	r0, [pc, #260]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001a52:	f000 febc 	bl	80027ce <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8001a56:	2201      	movs	r2, #1
 8001a58:	2101      	movs	r1, #1
 8001a5a:	483f      	ldr	r0, [pc, #252]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001a5c:	f000 feb7 	bl	80027ce <HAL_GPIO_WritePin>
							if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 0) && (flag_cho_phep_nhan_nut == 1))
 8001a60:	2120      	movs	r1, #32
 8001a62:	483e      	ldr	r0, [pc, #248]	; (8001b5c <HAL_GPIO_EXTI_Callback+0x79c>)
 8001a64:	f000 fe9c 	bl	80027a0 <HAL_GPIO_ReadPin>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10f      	bne.n	8001a8e <HAL_GPIO_EXTI_Callback+0x6ce>
 8001a6e:	4b3d      	ldr	r3, [pc, #244]	; (8001b64 <HAL_GPIO_EXTI_Callback+0x7a4>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d00b      	beq.n	8001a8e <HAL_GPIO_EXTI_Callback+0x6ce>
							{
								flag_cho_phep_nhan_nut = 0;
 8001a76:	4b3b      	ldr	r3, [pc, #236]	; (8001b64 <HAL_GPIO_EXTI_Callback+0x7a4>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
								HAL_TIM_Base_Start_IT(&htim3);
 8001a7c:	483a      	ldr	r0, [pc, #232]	; (8001b68 <HAL_GPIO_EXTI_Callback+0x7a8>)
 8001a7e:	f002 fcfd 	bl	800447c <HAL_TIM_Base_Start_IT>
								flag_number=11;
 8001a82:	4b33      	ldr	r3, [pc, #204]	; (8001b50 <HAL_GPIO_EXTI_Callback+0x790>)
 8001a84:	220b      	movs	r2, #11
 8001a86:	601a      	str	r2, [r3, #0]
								flag_ngat_timer3=1;
 8001a88:	4b32      	ldr	r3, [pc, #200]	; (8001b54 <HAL_GPIO_EXTI_Callback+0x794>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	601a      	str	r2, [r3, #0]
							}
						}
					}

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,0);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a94:	4830      	ldr	r0, [pc, #192]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001a96:	f000 fe9a 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aa0:	482d      	ldr	r0, [pc, #180]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001aa2:	f000 fe94 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001aac:	482a      	ldr	r0, [pc, #168]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001aae:	f000 fe8e 	bl	80027ce <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	4828      	ldr	r0, [pc, #160]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x798>)
 8001ab8:	f000 fe89 	bl	80027ce <HAL_GPIO_WritePin>
				}

				lastDebounceTime = currentTime; // Cập nhật th�?i gian debounce cuối cùng
 8001abc:	4b2b      	ldr	r3, [pc, #172]	; (8001b6c <HAL_GPIO_EXTI_Callback+0x7ac>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a2b      	ldr	r2, [pc, #172]	; (8001b70 <HAL_GPIO_EXTI_Callback+0x7b0>)
 8001ac2:	6013      	str	r3, [r2, #0]
			}
		}
	if(GPIO_Pin == GPIO_PIN_1)
 8001ac4:	88fb      	ldrh	r3, [r7, #6]
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d13a      	bne.n	8001b40 <HAL_GPIO_EXTI_Callback+0x780>
		{

				tick_hien_tai = __HAL_TIM_GET_COUNTER(&htim2);
 8001aca:	4b2a      	ldr	r3, [pc, #168]	; (8001b74 <HAL_GPIO_EXTI_Callback+0x7b4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad0:	4a29      	ldr	r2, [pc, #164]	; (8001b78 <HAL_GPIO_EXTI_Callback+0x7b8>)
 8001ad2:	6013      	str	r3, [r2, #0]
				thoi_gian_tick = tick_hien_tai - tick_lan_truoc;
 8001ad4:	4b28      	ldr	r3, [pc, #160]	; (8001b78 <HAL_GPIO_EXTI_Callback+0x7b8>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b28      	ldr	r3, [pc, #160]	; (8001b7c <HAL_GPIO_EXTI_Callback+0x7bc>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	4a28      	ldr	r2, [pc, #160]	; (8001b80 <HAL_GPIO_EXTI_Callback+0x7c0>)
 8001ae0:	6013      	str	r3, [r2, #0]
				tick_lan_truoc = tick_hien_tai;
 8001ae2:	4b25      	ldr	r3, [pc, #148]	; (8001b78 <HAL_GPIO_EXTI_Callback+0x7b8>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a25      	ldr	r2, [pc, #148]	; (8001b7c <HAL_GPIO_EXTI_Callback+0x7bc>)
 8001ae8:	6013      	str	r3, [r2, #0]
				tick[count_tick] = thoi_gian_tick;
 8001aea:	4b25      	ldr	r3, [pc, #148]	; (8001b80 <HAL_GPIO_EXTI_Callback+0x7c0>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	4b25      	ldr	r3, [pc, #148]	; (8001b84 <HAL_GPIO_EXTI_Callback+0x7c4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	b2d1      	uxtb	r1, r2
 8001af4:	4a24      	ldr	r2, [pc, #144]	; (8001b88 <HAL_GPIO_EXTI_Callback+0x7c8>)
 8001af6:	54d1      	strb	r1, [r2, r3]
				count_tick++;
 8001af8:	4b22      	ldr	r3, [pc, #136]	; (8001b84 <HAL_GPIO_EXTI_Callback+0x7c4>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	3301      	adds	r3, #1
 8001afe:	4a21      	ldr	r2, [pc, #132]	; (8001b84 <HAL_GPIO_EXTI_Callback+0x7c4>)
 8001b00:	6013      	str	r3, [r2, #0]
				if(count_tick >84)
 8001b02:	4b20      	ldr	r3, [pc, #128]	; (8001b84 <HAL_GPIO_EXTI_Callback+0x7c4>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b54      	cmp	r3, #84	; 0x54
 8001b08:	dd1a      	ble.n	8001b40 <HAL_GPIO_EXTI_Callback+0x780>
				{
					  HAL_TIM_Base_Stop_IT(&htim2);
 8001b0a:	481a      	ldr	r0, [pc, #104]	; (8001b74 <HAL_GPIO_EXTI_Callback+0x7b4>)
 8001b0c:	f002 fd08 	bl	8004520 <HAL_TIM_Base_Stop_IT>
					  HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8001b10:	2007      	movs	r0, #7
 8001b12:	f000 fca6 	bl	8002462 <HAL_NVIC_DisableIRQ>
					  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b16:	f107 0308 	add.w	r3, r7, #8
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
					  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	613b      	str	r3, [r7, #16]
					  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP  ;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
					  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	60bb      	str	r3, [r7, #8]
					  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b30:	2302      	movs	r3, #2
 8001b32:	617b      	str	r3, [r7, #20]
					  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b34:	f107 0308 	add.w	r3, r7, #8
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4808      	ldr	r0, [pc, #32]	; (8001b5c <HAL_GPIO_EXTI_Callback+0x79c>)
 8001b3c:	f000 fcac 	bl	8002498 <HAL_GPIO_Init>
				}
		}

}
 8001b40:	bf00      	nop
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200002a8 	.word	0x200002a8
 8001b4c:	200002c4 	.word	0x200002c4
 8001b50:	20000248 	.word	0x20000248
 8001b54:	20000004 	.word	0x20000004
 8001b58:	40010c00 	.word	0x40010c00
 8001b5c:	40010800 	.word	0x40010800
 8001b60:	20000270 	.word	0x20000270
 8001b64:	2000001c 	.word	0x2000001c
 8001b68:	20000138 	.word	0x20000138
 8001b6c:	20000244 	.word	0x20000244
 8001b70:	20000240 	.word	0x20000240
 8001b74:	200000f0 	.word	0x200000f0
 8001b78:	20000234 	.word	0x20000234
 8001b7c:	20000230 	.word	0x20000230
 8001b80:	20000238 	.word	0x20000238
 8001b84:	2000023c 	.word	0x2000023c
 8001b88:	200001c8 	.word	0x200001c8

08001b8c <doc_dht11>:
void doc_dht11(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001b92:	4828      	ldr	r0, [pc, #160]	; (8001c34 <doc_dht11+0xa8>)
 8001b94:	f002 fc72 	bl	800447c <HAL_TIM_Base_Start_IT>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8001b98:	2007      	movs	r0, #7
 8001b9a:	f000 fc62 	bl	8002462 <HAL_NVIC_DisableIRQ>
	count_tick =0;
 8001b9e:	4b26      	ldr	r3, [pc, #152]	; (8001c38 <doc_dht11+0xac>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	605a      	str	r2, [r3, #4]
 8001bac:	609a      	str	r2, [r3, #8]
 8001bae:	60da      	str	r2, [r3, #12]

	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT ;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	603b      	str	r3, [r7, #0]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc0:	463b      	mov	r3, r7
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	481d      	ldr	r0, [pc, #116]	; (8001c3c <doc_dht11+0xb0>)
 8001bc6:	f000 fc67 	bl	8002498 <HAL_GPIO_Init>

	  HAL_Delay(1);
 8001bca:	2001      	movs	r0, #1
 8001bcc:	f000 fb00 	bl	80021d0 <HAL_Delay>

	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP  ;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be0:	463b      	mov	r3, r7
 8001be2:	4619      	mov	r1, r3
 8001be4:	4815      	ldr	r0, [pc, #84]	; (8001c3c <doc_dht11+0xb0>)
 8001be6:	f000 fc57 	bl	8002498 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 8001bea:	2200      	movs	r2, #0
 8001bec:	2102      	movs	r1, #2
 8001bee:	4813      	ldr	r0, [pc, #76]	; (8001c3c <doc_dht11+0xb0>)
 8001bf0:	f000 fded 	bl	80027ce <HAL_GPIO_WritePin>

	HAL_Delay(20);
 8001bf4:	2014      	movs	r0, #20
 8001bf6:	f000 faeb 	bl	80021d0 <HAL_Delay>
	if(count_tick ==0)
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <doc_dht11+0xac>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d106      	bne.n	8001c10 <doc_dht11+0x84>
	{
		__HAL_TIM_SET_COUNTER(&htim2,0);
 8001c02:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <doc_dht11+0xa8>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2200      	movs	r2, #0
 8001c08:	625a      	str	r2, [r3, #36]	; 0x24
		tick_lan_truoc=0;
 8001c0a:	4b0d      	ldr	r3, [pc, #52]	; (8001c40 <doc_dht11+0xb4>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
	}
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c10:	2302      	movs	r3, #2
 8001c12:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c14:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <doc_dht11+0xb8>)
 8001c16:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1c:	463b      	mov	r3, r7
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4806      	ldr	r0, [pc, #24]	; (8001c3c <doc_dht11+0xb0>)
 8001c22:	f000 fc39 	bl	8002498 <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001c26:	2007      	movs	r0, #7
 8001c28:	f000 fc0d 	bl	8002446 <HAL_NVIC_EnableIRQ>

}
 8001c2c:	bf00      	nop
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	200000f0 	.word	0x200000f0
 8001c38:	2000023c 	.word	0x2000023c
 8001c3c:	40010800 	.word	0x40010800
 8001c40:	20000230 	.word	0x20000230
 8001c44:	10310000 	.word	0x10310000

08001c48 <xu_ly_tick_dht11>:
void xu_ly_tick_dht11(uint8_t* tick,uint8_t* data_dht11)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
	HAL_TIM_Base_Stop_IT(&htim2);
 8001c52:	4828      	ldr	r0, [pc, #160]	; (8001cf4 <xu_ly_tick_dht11+0xac>)
 8001c54:	f002 fc64 	bl	8004520 <HAL_TIM_Base_Stop_IT>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8001c58:	2007      	movs	r0, #7
 8001c5a:	f000 fc02 	bl	8002462 <HAL_NVIC_DisableIRQ>
	int count_data_dht11=0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
	for(int i =4;i<= 82;i+=2)
 8001c62:	2304      	movs	r3, #4
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	e03d      	b.n	8001ce4 <xu_ly_tick_dht11+0x9c>
	{
			data_dht11[count_data_dht11/8] <<= 1;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	da00      	bge.n	8001c70 <xu_ly_tick_dht11+0x28>
 8001c6e:	3307      	adds	r3, #7
 8001c70:	10db      	asrs	r3, r3, #3
 8001c72:	4619      	mov	r1, r3
 8001c74:	460a      	mov	r2, r1
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	4413      	add	r3, r2
 8001c7a:	781a      	ldrb	r2, [r3, #0]
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	440b      	add	r3, r1
 8001c80:	0052      	lsls	r2, r2, #1
 8001c82:	b2d2      	uxtb	r2, r2
 8001c84:	701a      	strb	r2, [r3, #0]
			if( tick[i] > tick[i+1] ) {
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	781a      	ldrb	r2, [r3, #0]
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	3301      	adds	r3, #1
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	440b      	add	r3, r1
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d90d      	bls.n	8001cb8 <xu_ly_tick_dht11+0x70>
				data_dht11[count_data_dht11/8] |= 0;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	da00      	bge.n	8001ca4 <xu_ly_tick_dht11+0x5c>
 8001ca2:	3307      	adds	r3, #7
 8001ca4:	10db      	asrs	r3, r3, #3
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	460a      	mov	r2, r1
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	441a      	add	r2, r3
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	440b      	add	r3, r1
 8001cb2:	7812      	ldrb	r2, [r2, #0]
 8001cb4:	701a      	strb	r2, [r3, #0]
 8001cb6:	e00f      	b.n	8001cd8 <xu_ly_tick_dht11+0x90>
			}	else {

				data_dht11[count_data_dht11/8] |= 1;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	da00      	bge.n	8001cc0 <xu_ly_tick_dht11+0x78>
 8001cbe:	3307      	adds	r3, #7
 8001cc0:	10db      	asrs	r3, r3, #3
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	460a      	mov	r2, r1
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	4413      	add	r3, r2
 8001cca:	781a      	ldrb	r2, [r3, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	440b      	add	r3, r1
 8001cd0:	f042 0201 	orr.w	r2, r2, #1
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	701a      	strb	r2, [r3, #0]
			}
		count_data_dht11++;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	60fb      	str	r3, [r7, #12]
	for(int i =4;i<= 82;i+=2)
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b52      	cmp	r3, #82	; 0x52
 8001ce8:	ddbe      	ble.n	8001c68 <xu_ly_tick_dht11+0x20>
	}

}
 8001cea:	bf00      	nop
 8001cec:	bf00      	nop
 8001cee:	3710      	adds	r7, #16
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	200000f0 	.word	0x200000f0

08001cf8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
{
 8001cf8:	b5b0      	push	{r4, r5, r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af02      	add	r7, sp, #8
 8001cfe:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM2)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d08:	d108      	bne.n	8001d1c <HAL_TIM_PeriodElapsedCallback+0x24>
		{
			count++;
 8001d0a:	4b2e      	ldr	r3, [pc, #184]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d10:	1c54      	adds	r4, r2, #1
 8001d12:	f143 0500 	adc.w	r5, r3, #0
 8001d16:	4b2b      	ldr	r3, [pc, #172]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001d18:	e9c3 4500 	strd	r4, r5, [r3]
		}
	if(htim->Instance == TIM3)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a29      	ldr	r2, [pc, #164]	; (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d105      	bne.n	8001d32 <HAL_TIM_PeriodElapsedCallback+0x3a>
	{
		flag_cho_phep_nhan_nut=1;
 8001d26:	4b29      	ldr	r3, [pc, #164]	; (8001dcc <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim3);
 8001d2c:	4828      	ldr	r0, [pc, #160]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001d2e:	f002 fbf7 	bl	8004520 <HAL_TIM_Base_Stop_IT>
	}
	if(htim->Instance == TIM4)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a27      	ldr	r2, [pc, #156]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d13e      	bne.n	8001dba <HAL_TIM_PeriodElapsedCallback+0xc2>
	{
		if(state_lcd%6 == 2){
 8001d3c:	4b26      	ldr	r3, [pc, #152]	; (8001dd8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d3e:	6819      	ldr	r1, [r3, #0]
 8001d40:	4b26      	ldr	r3, [pc, #152]	; (8001ddc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001d42:	fb83 3201 	smull	r3, r2, r3, r1
 8001d46:	17cb      	asrs	r3, r1, #31
 8001d48:	1ad2      	subs	r2, r2, r3
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	4413      	add	r3, r2
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	1aca      	subs	r2, r1, r3
 8001d54:	2a02      	cmp	r2, #2
 8001d56:	d130      	bne.n	8001dba <HAL_TIM_PeriodElapsedCallback+0xc2>
			  Get_Time();
 8001d58:	f7fe fa84 	bl	8000264 <Get_Time>
			  sprintf(gio_string,"%02d : %02d : %02d ",time.hour,time.minutes,time.seconds);
 8001d5c:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d5e:	789b      	ldrb	r3, [r3, #2]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d64:	785b      	ldrb	r3, [r3, #1]
 8001d66:	4619      	mov	r1, r3
 8001d68:	4b1d      	ldr	r3, [pc, #116]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	460b      	mov	r3, r1
 8001d70:	491c      	ldr	r1, [pc, #112]	; (8001de4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001d72:	481d      	ldr	r0, [pc, #116]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001d74:	f003 f846 	bl	8004e04 <siprintf>
			  sprintf(ngay_string,"%02d / %02d / 20%02d",time.dayofmonth,time.month,time.year);
 8001d78:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d7a:	791b      	ldrb	r3, [r3, #4]
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d80:	795b      	ldrb	r3, [r3, #5]
 8001d82:	4619      	mov	r1, r3
 8001d84:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d86:	799b      	ldrb	r3, [r3, #6]
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	4917      	ldr	r1, [pc, #92]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001d8e:	4818      	ldr	r0, [pc, #96]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001d90:	f003 f838 	bl	8004e04 <siprintf>
			  lcd_clear();
 8001d94:	f002 ffae 	bl	8004cf4 <lcd_clear>
			  lcd_send_cmd (0x0C);
 8001d98:	200c      	movs	r0, #12
 8001d9a:	f002 ff4b 	bl	8004c34 <lcd_send_cmd>
			  lcd_put_cur(0,1);
 8001d9e:	2101      	movs	r1, #1
 8001da0:	2000      	movs	r0, #0
 8001da2:	f002 ffbe 	bl	8004d22 <lcd_put_cur>
			  lcd_send_string(ngay_string);
 8001da6:	4812      	ldr	r0, [pc, #72]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001da8:	f003 f817 	bl	8004dda <lcd_send_string>
			  lcd_put_cur(1,1);
 8001dac:	2101      	movs	r1, #1
 8001dae:	2001      	movs	r0, #1
 8001db0:	f002 ffb7 	bl	8004d22 <lcd_put_cur>
			  lcd_send_string(gio_string);
 8001db4:	480c      	ldr	r0, [pc, #48]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001db6:	f003 f810 	bl	8004dda <lcd_send_string>

		}
	}

}
 8001dba:	bf00      	nop
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bdb0      	pop	{r4, r5, r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000278 	.word	0x20000278
 8001dc8:	40000400 	.word	0x40000400
 8001dcc:	2000001c 	.word	0x2000001c
 8001dd0:	20000138 	.word	0x20000138
 8001dd4:	40000800 	.word	0x40000800
 8001dd8:	200002a8 	.word	0x200002a8
 8001ddc:	2aaaaaab 	.word	0x2aaaaaab
 8001de0:	20000350 	.word	0x20000350
 8001de4:	08005804 	.word	0x08005804
 8001de8:	200002e4 	.word	0x200002e4
 8001dec:	080057ec 	.word	0x080057ec
 8001df0:	200002d0 	.word	0x200002d0

08001df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001df8:	b672      	cpsid	i
}
 8001dfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dfc:	e7fe      	b.n	8001dfc <Error_Handler+0x8>
	...

08001e00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e06:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <HAL_MspInit+0x40>)
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	4a0d      	ldr	r2, [pc, #52]	; (8001e40 <HAL_MspInit+0x40>)
 8001e0c:	f043 0301 	orr.w	r3, r3, #1
 8001e10:	6193      	str	r3, [r2, #24]
 8001e12:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <HAL_MspInit+0x40>)
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e1e:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <HAL_MspInit+0x40>)
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	4a07      	ldr	r2, [pc, #28]	; (8001e40 <HAL_MspInit+0x40>)
 8001e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e28:	61d3      	str	r3, [r2, #28]
 8001e2a:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <HAL_MspInit+0x40>)
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e32:	603b      	str	r3, [r7, #0]
 8001e34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	40021000 	.word	0x40021000

08001e44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b088      	sub	sp, #32
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e4c:	f107 0310 	add.w	r3, r7, #16
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a15      	ldr	r2, [pc, #84]	; (8001eb4 <HAL_I2C_MspInit+0x70>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d123      	bne.n	8001eac <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e64:	4b14      	ldr	r3, [pc, #80]	; (8001eb8 <HAL_I2C_MspInit+0x74>)
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	4a13      	ldr	r2, [pc, #76]	; (8001eb8 <HAL_I2C_MspInit+0x74>)
 8001e6a:	f043 0308 	orr.w	r3, r3, #8
 8001e6e:	6193      	str	r3, [r2, #24]
 8001e70:	4b11      	ldr	r3, [pc, #68]	; (8001eb8 <HAL_I2C_MspInit+0x74>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	f003 0308 	and.w	r3, r3, #8
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e7c:	23c0      	movs	r3, #192	; 0xc0
 8001e7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e80:	2312      	movs	r3, #18
 8001e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e84:	2303      	movs	r3, #3
 8001e86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e88:	f107 0310 	add.w	r3, r7, #16
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	480b      	ldr	r0, [pc, #44]	; (8001ebc <HAL_I2C_MspInit+0x78>)
 8001e90:	f000 fb02 	bl	8002498 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e94:	4b08      	ldr	r3, [pc, #32]	; (8001eb8 <HAL_I2C_MspInit+0x74>)
 8001e96:	69db      	ldr	r3, [r3, #28]
 8001e98:	4a07      	ldr	r2, [pc, #28]	; (8001eb8 <HAL_I2C_MspInit+0x74>)
 8001e9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e9e:	61d3      	str	r3, [r2, #28]
 8001ea0:	4b05      	ldr	r3, [pc, #20]	; (8001eb8 <HAL_I2C_MspInit+0x74>)
 8001ea2:	69db      	ldr	r3, [r3, #28]
 8001ea4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001eac:	bf00      	nop
 8001eae:	3720      	adds	r7, #32
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40005400 	.word	0x40005400
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40010c00 	.word	0x40010c00

08001ec0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed0:	d114      	bne.n	8001efc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ed2:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	4a25      	ldr	r2, [pc, #148]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	61d3      	str	r3, [r2, #28]
 8001ede:	4b23      	ldr	r3, [pc, #140]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	617b      	str	r3, [r7, #20]
 8001ee8:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	210a      	movs	r1, #10
 8001eee:	201c      	movs	r0, #28
 8001ef0:	f000 fa8d 	bl	800240e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ef4:	201c      	movs	r0, #28
 8001ef6:	f000 faa6 	bl	8002446 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001efa:	e032      	b.n	8001f62 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM3)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a1b      	ldr	r2, [pc, #108]	; (8001f70 <HAL_TIM_Base_MspInit+0xb0>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d114      	bne.n	8001f30 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f06:	4b19      	ldr	r3, [pc, #100]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001f08:	69db      	ldr	r3, [r3, #28]
 8001f0a:	4a18      	ldr	r2, [pc, #96]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001f0c:	f043 0302 	orr.w	r3, r3, #2
 8001f10:	61d3      	str	r3, [r2, #28]
 8001f12:	4b16      	ldr	r3, [pc, #88]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 12, 0);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	210c      	movs	r1, #12
 8001f22:	201d      	movs	r0, #29
 8001f24:	f000 fa73 	bl	800240e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f28:	201d      	movs	r0, #29
 8001f2a:	f000 fa8c 	bl	8002446 <HAL_NVIC_EnableIRQ>
}
 8001f2e:	e018      	b.n	8001f62 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM4)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a0f      	ldr	r2, [pc, #60]	; (8001f74 <HAL_TIM_Base_MspInit+0xb4>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d113      	bne.n	8001f62 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	4a0b      	ldr	r2, [pc, #44]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001f40:	f043 0304 	orr.w	r3, r3, #4
 8001f44:	61d3      	str	r3, [r2, #28]
 8001f46:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <HAL_TIM_Base_MspInit+0xac>)
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	f003 0304 	and.w	r3, r3, #4
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2100      	movs	r1, #0
 8001f56:	201e      	movs	r0, #30
 8001f58:	f000 fa59 	bl	800240e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f5c:	201e      	movs	r0, #30
 8001f5e:	f000 fa72 	bl	8002446 <HAL_NVIC_EnableIRQ>
}
 8001f62:	bf00      	nop
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40000400 	.word	0x40000400
 8001f74:	40000800 	.word	0x40000800

08001f78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f7c:	e7fe      	b.n	8001f7c <NMI_Handler+0x4>

08001f7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f82:	e7fe      	b.n	8001f82 <HardFault_Handler+0x4>

08001f84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f88:	e7fe      	b.n	8001f88 <MemManage_Handler+0x4>

08001f8a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8e:	e7fe      	b.n	8001f8e <BusFault_Handler+0x4>

08001f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f94:	e7fe      	b.n	8001f94 <UsageFault_Handler+0x4>

08001f96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f96:	b480      	push	{r7}
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr

08001fa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr

08001fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr

08001fba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fbe:	f000 f8eb 	bl	8002198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001fca:	2002      	movs	r0, #2
 8001fcc:	f000 fc18 	bl	8002800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001fd8:	2004      	movs	r0, #4
 8001fda:	f000 fc11 	bl	8002800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001fe6:	2008      	movs	r0, #8
 8001fe8:	f000 fc0a 	bl	8002800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001ff4:	2010      	movs	r0, #16
 8001ff6:	f000 fc03 	bl	8002800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002002:	2020      	movs	r0, #32
 8002004:	f000 fbfc 	bl	8002800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	bd80      	pop	{r7, pc}

0800200c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002010:	4802      	ldr	r0, [pc, #8]	; (800201c <TIM2_IRQHandler+0x10>)
 8002012:	f002 fab3 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200000f0 	.word	0x200000f0

08002020 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002024:	4802      	ldr	r0, [pc, #8]	; (8002030 <TIM3_IRQHandler+0x10>)
 8002026:	f002 faa9 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000138 	.word	0x20000138

08002034 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002038:	4802      	ldr	r0, [pc, #8]	; (8002044 <TIM4_IRQHandler+0x10>)
 800203a:	f002 fa9f 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000180 	.word	0x20000180

08002048 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002050:	4a14      	ldr	r2, [pc, #80]	; (80020a4 <_sbrk+0x5c>)
 8002052:	4b15      	ldr	r3, [pc, #84]	; (80020a8 <_sbrk+0x60>)
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800205c:	4b13      	ldr	r3, [pc, #76]	; (80020ac <_sbrk+0x64>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d102      	bne.n	800206a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002064:	4b11      	ldr	r3, [pc, #68]	; (80020ac <_sbrk+0x64>)
 8002066:	4a12      	ldr	r2, [pc, #72]	; (80020b0 <_sbrk+0x68>)
 8002068:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800206a:	4b10      	ldr	r3, [pc, #64]	; (80020ac <_sbrk+0x64>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4413      	add	r3, r2
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	429a      	cmp	r2, r3
 8002076:	d207      	bcs.n	8002088 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002078:	f002 feec 	bl	8004e54 <__errno>
 800207c:	4603      	mov	r3, r0
 800207e:	220c      	movs	r2, #12
 8002080:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002082:	f04f 33ff 	mov.w	r3, #4294967295
 8002086:	e009      	b.n	800209c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002088:	4b08      	ldr	r3, [pc, #32]	; (80020ac <_sbrk+0x64>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800208e:	4b07      	ldr	r3, [pc, #28]	; (80020ac <_sbrk+0x64>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4413      	add	r3, r2
 8002096:	4a05      	ldr	r2, [pc, #20]	; (80020ac <_sbrk+0x64>)
 8002098:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800209a:	68fb      	ldr	r3, [r7, #12]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20005000 	.word	0x20005000
 80020a8:	00000400 	.word	0x00000400
 80020ac:	20000358 	.word	0x20000358
 80020b0:	200004a8 	.word	0x200004a8

080020b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr

080020c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020c0:	f7ff fff8 	bl	80020b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020c4:	480b      	ldr	r0, [pc, #44]	; (80020f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020c6:	490c      	ldr	r1, [pc, #48]	; (80020f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020c8:	4a0c      	ldr	r2, [pc, #48]	; (80020fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80020ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020cc:	e002      	b.n	80020d4 <LoopCopyDataInit>

080020ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020d2:	3304      	adds	r3, #4

080020d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020d8:	d3f9      	bcc.n	80020ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020da:	4a09      	ldr	r2, [pc, #36]	; (8002100 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020dc:	4c09      	ldr	r4, [pc, #36]	; (8002104 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e0:	e001      	b.n	80020e6 <LoopFillZerobss>

080020e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020e4:	3204      	adds	r2, #4

080020e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020e8:	d3fb      	bcc.n	80020e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ea:	f002 feb9 	bl	8004e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020ee:	f7fe f97f 	bl	80003f0 <main>
  bx lr
 80020f2:	4770      	bx	lr
  ldr r0, =_sdata
 80020f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020f8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80020fc:	080058e0 	.word	0x080058e0
  ldr r2, =_sbss
 8002100:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002104:	200004a8 	.word	0x200004a8

08002108 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002108:	e7fe      	b.n	8002108 <ADC1_2_IRQHandler>
	...

0800210c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002110:	4b08      	ldr	r3, [pc, #32]	; (8002134 <HAL_Init+0x28>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a07      	ldr	r2, [pc, #28]	; (8002134 <HAL_Init+0x28>)
 8002116:	f043 0310 	orr.w	r3, r3, #16
 800211a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800211c:	2003      	movs	r0, #3
 800211e:	f000 f96b 	bl	80023f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002122:	200f      	movs	r0, #15
 8002124:	f000 f808 	bl	8002138 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002128:	f7ff fe6a 	bl	8001e00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40022000 	.word	0x40022000

08002138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002140:	4b12      	ldr	r3, [pc, #72]	; (800218c <HAL_InitTick+0x54>)
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	4b12      	ldr	r3, [pc, #72]	; (8002190 <HAL_InitTick+0x58>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	4619      	mov	r1, r3
 800214a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800214e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002152:	fbb2 f3f3 	udiv	r3, r2, r3
 8002156:	4618      	mov	r0, r3
 8002158:	f000 f991 	bl	800247e <HAL_SYSTICK_Config>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e00e      	b.n	8002184 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b0f      	cmp	r3, #15
 800216a:	d80a      	bhi.n	8002182 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800216c:	2200      	movs	r2, #0
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	f04f 30ff 	mov.w	r0, #4294967295
 8002174:	f000 f94b 	bl	800240e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002178:	4a06      	ldr	r2, [pc, #24]	; (8002194 <HAL_InitTick+0x5c>)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800217e:	2300      	movs	r3, #0
 8002180:	e000      	b.n	8002184 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
}
 8002184:	4618      	mov	r0, r3
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	20000020 	.word	0x20000020
 8002190:	20000028 	.word	0x20000028
 8002194:	20000024 	.word	0x20000024

08002198 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800219c:	4b05      	ldr	r3, [pc, #20]	; (80021b4 <HAL_IncTick+0x1c>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	461a      	mov	r2, r3
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <HAL_IncTick+0x20>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4413      	add	r3, r2
 80021a8:	4a03      	ldr	r2, [pc, #12]	; (80021b8 <HAL_IncTick+0x20>)
 80021aa:	6013      	str	r3, [r2, #0]
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr
 80021b4:	20000028 	.word	0x20000028
 80021b8:	2000035c 	.word	0x2000035c

080021bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  return uwTick;
 80021c0:	4b02      	ldr	r3, [pc, #8]	; (80021cc <HAL_GetTick+0x10>)
 80021c2:	681b      	ldr	r3, [r3, #0]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr
 80021cc:	2000035c 	.word	0x2000035c

080021d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021d8:	f7ff fff0 	bl	80021bc <HAL_GetTick>
 80021dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e8:	d005      	beq.n	80021f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021ea:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <HAL_Delay+0x44>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4413      	add	r3, r2
 80021f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021f6:	bf00      	nop
 80021f8:	f7ff ffe0 	bl	80021bc <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	429a      	cmp	r2, r3
 8002206:	d8f7      	bhi.n	80021f8 <HAL_Delay+0x28>
  {
  }
}
 8002208:	bf00      	nop
 800220a:	bf00      	nop
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000028 	.word	0x20000028

08002218 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002228:	4b0c      	ldr	r3, [pc, #48]	; (800225c <__NVIC_SetPriorityGrouping+0x44>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002234:	4013      	ands	r3, r2
 8002236:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002240:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800224a:	4a04      	ldr	r2, [pc, #16]	; (800225c <__NVIC_SetPriorityGrouping+0x44>)
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	60d3      	str	r3, [r2, #12]
}
 8002250:	bf00      	nop
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	bc80      	pop	{r7}
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <__NVIC_GetPriorityGrouping+0x18>)
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	0a1b      	lsrs	r3, r3, #8
 800226a:	f003 0307 	and.w	r3, r3, #7
}
 800226e:	4618      	mov	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	bc80      	pop	{r7}
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228a:	2b00      	cmp	r3, #0
 800228c:	db0b      	blt.n	80022a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	f003 021f 	and.w	r2, r3, #31
 8002294:	4906      	ldr	r1, [pc, #24]	; (80022b0 <__NVIC_EnableIRQ+0x34>)
 8002296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229a:	095b      	lsrs	r3, r3, #5
 800229c:	2001      	movs	r0, #1
 800229e:	fa00 f202 	lsl.w	r2, r0, r2
 80022a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr
 80022b0:	e000e100 	.word	0xe000e100

080022b4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	db12      	blt.n	80022ec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	f003 021f 	and.w	r2, r3, #31
 80022cc:	490a      	ldr	r1, [pc, #40]	; (80022f8 <__NVIC_DisableIRQ+0x44>)
 80022ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	2001      	movs	r0, #1
 80022d6:	fa00 f202 	lsl.w	r2, r0, r2
 80022da:	3320      	adds	r3, #32
 80022dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80022e0:	f3bf 8f4f 	dsb	sy
}
 80022e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80022e6:	f3bf 8f6f 	isb	sy
}
 80022ea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bc80      	pop	{r7}
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	e000e100 	.word	0xe000e100

080022fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	6039      	str	r1, [r7, #0]
 8002306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230c:	2b00      	cmp	r3, #0
 800230e:	db0a      	blt.n	8002326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	b2da      	uxtb	r2, r3
 8002314:	490c      	ldr	r1, [pc, #48]	; (8002348 <__NVIC_SetPriority+0x4c>)
 8002316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231a:	0112      	lsls	r2, r2, #4
 800231c:	b2d2      	uxtb	r2, r2
 800231e:	440b      	add	r3, r1
 8002320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002324:	e00a      	b.n	800233c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	b2da      	uxtb	r2, r3
 800232a:	4908      	ldr	r1, [pc, #32]	; (800234c <__NVIC_SetPriority+0x50>)
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	3b04      	subs	r3, #4
 8002334:	0112      	lsls	r2, r2, #4
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	440b      	add	r3, r1
 800233a:	761a      	strb	r2, [r3, #24]
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000e100 	.word	0xe000e100
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002350:	b480      	push	{r7}
 8002352:	b089      	sub	sp, #36	; 0x24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	f1c3 0307 	rsb	r3, r3, #7
 800236a:	2b04      	cmp	r3, #4
 800236c:	bf28      	it	cs
 800236e:	2304      	movcs	r3, #4
 8002370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	3304      	adds	r3, #4
 8002376:	2b06      	cmp	r3, #6
 8002378:	d902      	bls.n	8002380 <NVIC_EncodePriority+0x30>
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	3b03      	subs	r3, #3
 800237e:	e000      	b.n	8002382 <NVIC_EncodePriority+0x32>
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002384:	f04f 32ff 	mov.w	r2, #4294967295
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43da      	mvns	r2, r3
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	401a      	ands	r2, r3
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002398:	f04f 31ff 	mov.w	r1, #4294967295
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	fa01 f303 	lsl.w	r3, r1, r3
 80023a2:	43d9      	mvns	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a8:	4313      	orrs	r3, r2
         );
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3724      	adds	r7, #36	; 0x24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr

080023b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	3b01      	subs	r3, #1
 80023c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023c4:	d301      	bcc.n	80023ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023c6:	2301      	movs	r3, #1
 80023c8:	e00f      	b.n	80023ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ca:	4a0a      	ldr	r2, [pc, #40]	; (80023f4 <SysTick_Config+0x40>)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023d2:	210f      	movs	r1, #15
 80023d4:	f04f 30ff 	mov.w	r0, #4294967295
 80023d8:	f7ff ff90 	bl	80022fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <SysTick_Config+0x40>)
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023e2:	4b04      	ldr	r3, [pc, #16]	; (80023f4 <SysTick_Config+0x40>)
 80023e4:	2207      	movs	r2, #7
 80023e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	e000e010 	.word	0xe000e010

080023f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff ff09 	bl	8002218 <__NVIC_SetPriorityGrouping>
}
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800240e:	b580      	push	{r7, lr}
 8002410:	b086      	sub	sp, #24
 8002412:	af00      	add	r7, sp, #0
 8002414:	4603      	mov	r3, r0
 8002416:	60b9      	str	r1, [r7, #8]
 8002418:	607a      	str	r2, [r7, #4]
 800241a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002420:	f7ff ff1e 	bl	8002260 <__NVIC_GetPriorityGrouping>
 8002424:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	68b9      	ldr	r1, [r7, #8]
 800242a:	6978      	ldr	r0, [r7, #20]
 800242c:	f7ff ff90 	bl	8002350 <NVIC_EncodePriority>
 8002430:	4602      	mov	r2, r0
 8002432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002436:	4611      	mov	r1, r2
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff5f 	bl	80022fc <__NVIC_SetPriority>
}
 800243e:	bf00      	nop
 8002440:	3718      	adds	r7, #24
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	4603      	mov	r3, r0
 800244e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff ff11 	bl	800227c <__NVIC_EnableIRQ>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b082      	sub	sp, #8
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800246c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff1f 	bl	80022b4 <__NVIC_DisableIRQ>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b082      	sub	sp, #8
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff ff94 	bl	80023b4 <SysTick_Config>
 800248c:	4603      	mov	r3, r0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002498:	b480      	push	{r7}
 800249a:	b08b      	sub	sp, #44	; 0x2c
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024a2:	2300      	movs	r3, #0
 80024a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024a6:	2300      	movs	r3, #0
 80024a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024aa:	e169      	b.n	8002780 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024ac:	2201      	movs	r2, #1
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	69fa      	ldr	r2, [r7, #28]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	f040 8158 	bne.w	800277a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	4a9a      	ldr	r2, [pc, #616]	; (8002738 <HAL_GPIO_Init+0x2a0>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d05e      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 80024d4:	4a98      	ldr	r2, [pc, #608]	; (8002738 <HAL_GPIO_Init+0x2a0>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d875      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 80024da:	4a98      	ldr	r2, [pc, #608]	; (800273c <HAL_GPIO_Init+0x2a4>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d058      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 80024e0:	4a96      	ldr	r2, [pc, #600]	; (800273c <HAL_GPIO_Init+0x2a4>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d86f      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 80024e6:	4a96      	ldr	r2, [pc, #600]	; (8002740 <HAL_GPIO_Init+0x2a8>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d052      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 80024ec:	4a94      	ldr	r2, [pc, #592]	; (8002740 <HAL_GPIO_Init+0x2a8>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d869      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 80024f2:	4a94      	ldr	r2, [pc, #592]	; (8002744 <HAL_GPIO_Init+0x2ac>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d04c      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 80024f8:	4a92      	ldr	r2, [pc, #584]	; (8002744 <HAL_GPIO_Init+0x2ac>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d863      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 80024fe:	4a92      	ldr	r2, [pc, #584]	; (8002748 <HAL_GPIO_Init+0x2b0>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d046      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 8002504:	4a90      	ldr	r2, [pc, #576]	; (8002748 <HAL_GPIO_Init+0x2b0>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d85d      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 800250a:	2b12      	cmp	r3, #18
 800250c:	d82a      	bhi.n	8002564 <HAL_GPIO_Init+0xcc>
 800250e:	2b12      	cmp	r3, #18
 8002510:	d859      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 8002512:	a201      	add	r2, pc, #4	; (adr r2, 8002518 <HAL_GPIO_Init+0x80>)
 8002514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002518:	08002593 	.word	0x08002593
 800251c:	0800256d 	.word	0x0800256d
 8002520:	0800257f 	.word	0x0800257f
 8002524:	080025c1 	.word	0x080025c1
 8002528:	080025c7 	.word	0x080025c7
 800252c:	080025c7 	.word	0x080025c7
 8002530:	080025c7 	.word	0x080025c7
 8002534:	080025c7 	.word	0x080025c7
 8002538:	080025c7 	.word	0x080025c7
 800253c:	080025c7 	.word	0x080025c7
 8002540:	080025c7 	.word	0x080025c7
 8002544:	080025c7 	.word	0x080025c7
 8002548:	080025c7 	.word	0x080025c7
 800254c:	080025c7 	.word	0x080025c7
 8002550:	080025c7 	.word	0x080025c7
 8002554:	080025c7 	.word	0x080025c7
 8002558:	080025c7 	.word	0x080025c7
 800255c:	08002575 	.word	0x08002575
 8002560:	08002589 	.word	0x08002589
 8002564:	4a79      	ldr	r2, [pc, #484]	; (800274c <HAL_GPIO_Init+0x2b4>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d013      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800256a:	e02c      	b.n	80025c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	623b      	str	r3, [r7, #32]
          break;
 8002572:	e029      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	3304      	adds	r3, #4
 800257a:	623b      	str	r3, [r7, #32]
          break;
 800257c:	e024      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	3308      	adds	r3, #8
 8002584:	623b      	str	r3, [r7, #32]
          break;
 8002586:	e01f      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	330c      	adds	r3, #12
 800258e:	623b      	str	r3, [r7, #32]
          break;
 8002590:	e01a      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d102      	bne.n	80025a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800259a:	2304      	movs	r3, #4
 800259c:	623b      	str	r3, [r7, #32]
          break;
 800259e:	e013      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d105      	bne.n	80025b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025a8:	2308      	movs	r3, #8
 80025aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	69fa      	ldr	r2, [r7, #28]
 80025b0:	611a      	str	r2, [r3, #16]
          break;
 80025b2:	e009      	b.n	80025c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025b4:	2308      	movs	r3, #8
 80025b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69fa      	ldr	r2, [r7, #28]
 80025bc:	615a      	str	r2, [r3, #20]
          break;
 80025be:	e003      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025c0:	2300      	movs	r3, #0
 80025c2:	623b      	str	r3, [r7, #32]
          break;
 80025c4:	e000      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          break;
 80025c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	2bff      	cmp	r3, #255	; 0xff
 80025cc:	d801      	bhi.n	80025d2 <HAL_GPIO_Init+0x13a>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	e001      	b.n	80025d6 <HAL_GPIO_Init+0x13e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3304      	adds	r3, #4
 80025d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	2bff      	cmp	r3, #255	; 0xff
 80025dc:	d802      	bhi.n	80025e4 <HAL_GPIO_Init+0x14c>
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	e002      	b.n	80025ea <HAL_GPIO_Init+0x152>
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	3b08      	subs	r3, #8
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	210f      	movs	r1, #15
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	fa01 f303 	lsl.w	r3, r1, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	401a      	ands	r2, r3
 80025fc:	6a39      	ldr	r1, [r7, #32]
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	fa01 f303 	lsl.w	r3, r1, r3
 8002604:	431a      	orrs	r2, r3
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002612:	2b00      	cmp	r3, #0
 8002614:	f000 80b1 	beq.w	800277a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002618:	4b4d      	ldr	r3, [pc, #308]	; (8002750 <HAL_GPIO_Init+0x2b8>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	4a4c      	ldr	r2, [pc, #304]	; (8002750 <HAL_GPIO_Init+0x2b8>)
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	6193      	str	r3, [r2, #24]
 8002624:	4b4a      	ldr	r3, [pc, #296]	; (8002750 <HAL_GPIO_Init+0x2b8>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	60bb      	str	r3, [r7, #8]
 800262e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002630:	4a48      	ldr	r2, [pc, #288]	; (8002754 <HAL_GPIO_Init+0x2bc>)
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	089b      	lsrs	r3, r3, #2
 8002636:	3302      	adds	r3, #2
 8002638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800263c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	f003 0303 	and.w	r3, r3, #3
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	220f      	movs	r2, #15
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	43db      	mvns	r3, r3
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a40      	ldr	r2, [pc, #256]	; (8002758 <HAL_GPIO_Init+0x2c0>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d013      	beq.n	8002684 <HAL_GPIO_Init+0x1ec>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a3f      	ldr	r2, [pc, #252]	; (800275c <HAL_GPIO_Init+0x2c4>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d00d      	beq.n	8002680 <HAL_GPIO_Init+0x1e8>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a3e      	ldr	r2, [pc, #248]	; (8002760 <HAL_GPIO_Init+0x2c8>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d007      	beq.n	800267c <HAL_GPIO_Init+0x1e4>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4a3d      	ldr	r2, [pc, #244]	; (8002764 <HAL_GPIO_Init+0x2cc>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d101      	bne.n	8002678 <HAL_GPIO_Init+0x1e0>
 8002674:	2303      	movs	r3, #3
 8002676:	e006      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002678:	2304      	movs	r3, #4
 800267a:	e004      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 800267c:	2302      	movs	r3, #2
 800267e:	e002      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002680:	2301      	movs	r3, #1
 8002682:	e000      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002684:	2300      	movs	r3, #0
 8002686:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002688:	f002 0203 	and.w	r2, r2, #3
 800268c:	0092      	lsls	r2, r2, #2
 800268e:	4093      	lsls	r3, r2
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	4313      	orrs	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002696:	492f      	ldr	r1, [pc, #188]	; (8002754 <HAL_GPIO_Init+0x2bc>)
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	089b      	lsrs	r3, r3, #2
 800269c:	3302      	adds	r3, #2
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d006      	beq.n	80026be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026b0:	4b2d      	ldr	r3, [pc, #180]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	492c      	ldr	r1, [pc, #176]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	608b      	str	r3, [r1, #8]
 80026bc:	e006      	b.n	80026cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026be:	4b2a      	ldr	r3, [pc, #168]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	4928      	ldr	r1, [pc, #160]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d006      	beq.n	80026e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026d8:	4b23      	ldr	r3, [pc, #140]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 80026da:	68da      	ldr	r2, [r3, #12]
 80026dc:	4922      	ldr	r1, [pc, #136]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	60cb      	str	r3, [r1, #12]
 80026e4:	e006      	b.n	80026f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026e6:	4b20      	ldr	r3, [pc, #128]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	491e      	ldr	r1, [pc, #120]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d006      	beq.n	800270e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002700:	4b19      	ldr	r3, [pc, #100]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	4918      	ldr	r1, [pc, #96]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	4313      	orrs	r3, r2
 800270a:	604b      	str	r3, [r1, #4]
 800270c:	e006      	b.n	800271c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800270e:	4b16      	ldr	r3, [pc, #88]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	43db      	mvns	r3, r3
 8002716:	4914      	ldr	r1, [pc, #80]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 8002718:	4013      	ands	r3, r2
 800271a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d021      	beq.n	800276c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002728:	4b0f      	ldr	r3, [pc, #60]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	490e      	ldr	r1, [pc, #56]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	4313      	orrs	r3, r2
 8002732:	600b      	str	r3, [r1, #0]
 8002734:	e021      	b.n	800277a <HAL_GPIO_Init+0x2e2>
 8002736:	bf00      	nop
 8002738:	10320000 	.word	0x10320000
 800273c:	10310000 	.word	0x10310000
 8002740:	10220000 	.word	0x10220000
 8002744:	10210000 	.word	0x10210000
 8002748:	10120000 	.word	0x10120000
 800274c:	10110000 	.word	0x10110000
 8002750:	40021000 	.word	0x40021000
 8002754:	40010000 	.word	0x40010000
 8002758:	40010800 	.word	0x40010800
 800275c:	40010c00 	.word	0x40010c00
 8002760:	40011000 	.word	0x40011000
 8002764:	40011400 	.word	0x40011400
 8002768:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800276c:	4b0b      	ldr	r3, [pc, #44]	; (800279c <HAL_GPIO_Init+0x304>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	43db      	mvns	r3, r3
 8002774:	4909      	ldr	r1, [pc, #36]	; (800279c <HAL_GPIO_Init+0x304>)
 8002776:	4013      	ands	r3, r2
 8002778:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	3301      	adds	r3, #1
 800277e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002786:	fa22 f303 	lsr.w	r3, r2, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	f47f ae8e 	bne.w	80024ac <HAL_GPIO_Init+0x14>
  }
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	372c      	adds	r7, #44	; 0x2c
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	40010400 	.word	0x40010400

080027a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	460b      	mov	r3, r1
 80027aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	887b      	ldrh	r3, [r7, #2]
 80027b2:	4013      	ands	r3, r2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d002      	beq.n	80027be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027b8:	2301      	movs	r3, #1
 80027ba:	73fb      	strb	r3, [r7, #15]
 80027bc:	e001      	b.n	80027c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027be:	2300      	movs	r3, #0
 80027c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr

080027ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b083      	sub	sp, #12
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
 80027d6:	460b      	mov	r3, r1
 80027d8:	807b      	strh	r3, [r7, #2]
 80027da:	4613      	mov	r3, r2
 80027dc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027de:	787b      	ldrb	r3, [r7, #1]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027e4:	887a      	ldrh	r2, [r7, #2]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027ea:	e003      	b.n	80027f4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027ec:	887b      	ldrh	r3, [r7, #2]
 80027ee:	041a      	lsls	r2, r3, #16
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	611a      	str	r2, [r3, #16]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
	...

08002800 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800280a:	4b08      	ldr	r3, [pc, #32]	; (800282c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800280c:	695a      	ldr	r2, [r3, #20]
 800280e:	88fb      	ldrh	r3, [r7, #6]
 8002810:	4013      	ands	r3, r2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d006      	beq.n	8002824 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002816:	4a05      	ldr	r2, [pc, #20]	; (800282c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800281c:	88fb      	ldrh	r3, [r7, #6]
 800281e:	4618      	mov	r0, r3
 8002820:	f7fe fdce 	bl	80013c0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002824:	bf00      	nop
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40010400 	.word	0x40010400

08002830 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e12b      	b.n	8002a9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b00      	cmp	r3, #0
 800284c:	d106      	bne.n	800285c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff faf4 	bl	8001e44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2224      	movs	r2, #36	; 0x24
 8002860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f022 0201 	bic.w	r2, r2, #1
 8002872:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002882:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002892:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002894:	f001 fd70 	bl	8004378 <HAL_RCC_GetPCLK1Freq>
 8002898:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	4a81      	ldr	r2, [pc, #516]	; (8002aa4 <HAL_I2C_Init+0x274>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d807      	bhi.n	80028b4 <HAL_I2C_Init+0x84>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4a80      	ldr	r2, [pc, #512]	; (8002aa8 <HAL_I2C_Init+0x278>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	bf94      	ite	ls
 80028ac:	2301      	movls	r3, #1
 80028ae:	2300      	movhi	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	e006      	b.n	80028c2 <HAL_I2C_Init+0x92>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4a7d      	ldr	r2, [pc, #500]	; (8002aac <HAL_I2C_Init+0x27c>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	bf94      	ite	ls
 80028bc:	2301      	movls	r3, #1
 80028be:	2300      	movhi	r3, #0
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e0e7      	b.n	8002a9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	4a78      	ldr	r2, [pc, #480]	; (8002ab0 <HAL_I2C_Init+0x280>)
 80028ce:	fba2 2303 	umull	r2, r3, r2, r3
 80028d2:	0c9b      	lsrs	r3, r3, #18
 80028d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	68ba      	ldr	r2, [r7, #8]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	4a6a      	ldr	r2, [pc, #424]	; (8002aa4 <HAL_I2C_Init+0x274>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d802      	bhi.n	8002904 <HAL_I2C_Init+0xd4>
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	3301      	adds	r3, #1
 8002902:	e009      	b.n	8002918 <HAL_I2C_Init+0xe8>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800290a:	fb02 f303 	mul.w	r3, r2, r3
 800290e:	4a69      	ldr	r2, [pc, #420]	; (8002ab4 <HAL_I2C_Init+0x284>)
 8002910:	fba2 2303 	umull	r2, r3, r2, r3
 8002914:	099b      	lsrs	r3, r3, #6
 8002916:	3301      	adds	r3, #1
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	6812      	ldr	r2, [r2, #0]
 800291c:	430b      	orrs	r3, r1
 800291e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800292a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	495c      	ldr	r1, [pc, #368]	; (8002aa4 <HAL_I2C_Init+0x274>)
 8002934:	428b      	cmp	r3, r1
 8002936:	d819      	bhi.n	800296c <HAL_I2C_Init+0x13c>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	1e59      	subs	r1, r3, #1
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	fbb1 f3f3 	udiv	r3, r1, r3
 8002946:	1c59      	adds	r1, r3, #1
 8002948:	f640 73fc 	movw	r3, #4092	; 0xffc
 800294c:	400b      	ands	r3, r1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00a      	beq.n	8002968 <HAL_I2C_Init+0x138>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	1e59      	subs	r1, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002960:	3301      	adds	r3, #1
 8002962:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002966:	e051      	b.n	8002a0c <HAL_I2C_Init+0x1dc>
 8002968:	2304      	movs	r3, #4
 800296a:	e04f      	b.n	8002a0c <HAL_I2C_Init+0x1dc>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d111      	bne.n	8002998 <HAL_I2C_Init+0x168>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	1e58      	subs	r0, r3, #1
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6859      	ldr	r1, [r3, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	440b      	add	r3, r1
 8002982:	fbb0 f3f3 	udiv	r3, r0, r3
 8002986:	3301      	adds	r3, #1
 8002988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800298c:	2b00      	cmp	r3, #0
 800298e:	bf0c      	ite	eq
 8002990:	2301      	moveq	r3, #1
 8002992:	2300      	movne	r3, #0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	e012      	b.n	80029be <HAL_I2C_Init+0x18e>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	1e58      	subs	r0, r3, #1
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6859      	ldr	r1, [r3, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	0099      	lsls	r1, r3, #2
 80029a8:	440b      	add	r3, r1
 80029aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ae:	3301      	adds	r3, #1
 80029b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	bf0c      	ite	eq
 80029b8:	2301      	moveq	r3, #1
 80029ba:	2300      	movne	r3, #0
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_I2C_Init+0x196>
 80029c2:	2301      	movs	r3, #1
 80029c4:	e022      	b.n	8002a0c <HAL_I2C_Init+0x1dc>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d10e      	bne.n	80029ec <HAL_I2C_Init+0x1bc>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	1e58      	subs	r0, r3, #1
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6859      	ldr	r1, [r3, #4]
 80029d6:	460b      	mov	r3, r1
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	440b      	add	r3, r1
 80029dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80029e0:	3301      	adds	r3, #1
 80029e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029ea:	e00f      	b.n	8002a0c <HAL_I2C_Init+0x1dc>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	1e58      	subs	r0, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6859      	ldr	r1, [r3, #4]
 80029f4:	460b      	mov	r3, r1
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	0099      	lsls	r1, r3, #2
 80029fc:	440b      	add	r3, r1
 80029fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a02:	3301      	adds	r3, #1
 8002a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a08:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a0c:	6879      	ldr	r1, [r7, #4]
 8002a0e:	6809      	ldr	r1, [r1, #0]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69da      	ldr	r2, [r3, #28]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a3a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6911      	ldr	r1, [r2, #16]
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	68d2      	ldr	r2, [r2, #12]
 8002a46:	4311      	orrs	r1, r2
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	6812      	ldr	r2, [r2, #0]
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	695a      	ldr	r2, [r3, #20]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	431a      	orrs	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0201 	orr.w	r2, r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2220      	movs	r2, #32
 8002a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	000186a0 	.word	0x000186a0
 8002aa8:	001e847f 	.word	0x001e847f
 8002aac:	003d08ff 	.word	0x003d08ff
 8002ab0:	431bde83 	.word	0x431bde83
 8002ab4:	10624dd3 	.word	0x10624dd3

08002ab8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b088      	sub	sp, #32
 8002abc:	af02      	add	r7, sp, #8
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	607a      	str	r2, [r7, #4]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	817b      	strh	r3, [r7, #10]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002acc:	f7ff fb76 	bl	80021bc <HAL_GetTick>
 8002ad0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b20      	cmp	r3, #32
 8002adc:	f040 80e0 	bne.w	8002ca0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	2319      	movs	r3, #25
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	4970      	ldr	r1, [pc, #448]	; (8002cac <HAL_I2C_Master_Transmit+0x1f4>)
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 fe44 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
 8002af8:	e0d3      	b.n	8002ca2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d101      	bne.n	8002b08 <HAL_I2C_Master_Transmit+0x50>
 8002b04:	2302      	movs	r3, #2
 8002b06:	e0cc      	b.n	8002ca2 <HAL_I2C_Master_Transmit+0x1ea>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d007      	beq.n	8002b2e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f042 0201 	orr.w	r2, r2, #1
 8002b2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2221      	movs	r2, #33	; 0x21
 8002b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2210      	movs	r2, #16
 8002b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	893a      	ldrh	r2, [r7, #8]
 8002b5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	4a50      	ldr	r2, [pc, #320]	; (8002cb0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b6e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b70:	8979      	ldrh	r1, [r7, #10]
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	6a3a      	ldr	r2, [r7, #32]
 8002b76:	68f8      	ldr	r0, [r7, #12]
 8002b78:	f000 fbfe 	bl	8003378 <I2C_MasterRequestWrite>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e08d      	b.n	8002ca2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b86:	2300      	movs	r3, #0
 8002b88:	613b      	str	r3, [r7, #16]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	695b      	ldr	r3, [r3, #20]
 8002b90:	613b      	str	r3, [r7, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002b9c:	e066      	b.n	8002c6c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	6a39      	ldr	r1, [r7, #32]
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 ff02 	bl	80039ac <I2C_WaitOnTXEFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00d      	beq.n	8002bca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d107      	bne.n	8002bc6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bc4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e06b      	b.n	8002ca2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bce:	781a      	ldrb	r2, [r3, #0]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bda:	1c5a      	adds	r2, r3, #1
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	3b01      	subs	r3, #1
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	f003 0304 	and.w	r3, r3, #4
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d11b      	bne.n	8002c40 <HAL_I2C_Master_Transmit+0x188>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d017      	beq.n	8002c40 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	781a      	ldrb	r2, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c20:	1c5a      	adds	r2, r3, #1
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	6a39      	ldr	r1, [r7, #32]
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f000 fef9 	bl	8003a3c <I2C_WaitOnBTFFlagUntilTimeout>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00d      	beq.n	8002c6c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	d107      	bne.n	8002c68 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c66:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e01a      	b.n	8002ca2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d194      	bne.n	8002b9e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2220      	movs	r2, #32
 8002c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e000      	b.n	8002ca2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ca0:	2302      	movs	r3, #2
  }
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	00100002 	.word	0x00100002
 8002cb0:	ffff0000 	.word	0xffff0000

08002cb4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b088      	sub	sp, #32
 8002cb8:	af02      	add	r7, sp, #8
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	4608      	mov	r0, r1
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	817b      	strh	r3, [r7, #10]
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	813b      	strh	r3, [r7, #8]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cce:	f7ff fa75 	bl	80021bc <HAL_GetTick>
 8002cd2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	f040 80d9 	bne.w	8002e94 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	2319      	movs	r3, #25
 8002ce8:	2201      	movs	r2, #1
 8002cea:	496d      	ldr	r1, [pc, #436]	; (8002ea0 <HAL_I2C_Mem_Write+0x1ec>)
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 fd43 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e0cc      	b.n	8002e96 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d101      	bne.n	8002d0a <HAL_I2C_Mem_Write+0x56>
 8002d06:	2302      	movs	r3, #2
 8002d08:	e0c5      	b.n	8002e96 <HAL_I2C_Mem_Write+0x1e2>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d007      	beq.n	8002d30 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0201 	orr.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d3e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2221      	movs	r2, #33	; 0x21
 8002d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2240      	movs	r2, #64	; 0x40
 8002d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a3a      	ldr	r2, [r7, #32]
 8002d5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4a4d      	ldr	r2, [pc, #308]	; (8002ea4 <HAL_I2C_Mem_Write+0x1f0>)
 8002d70:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d72:	88f8      	ldrh	r0, [r7, #6]
 8002d74:	893a      	ldrh	r2, [r7, #8]
 8002d76:	8979      	ldrh	r1, [r7, #10]
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	9301      	str	r3, [sp, #4]
 8002d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d7e:	9300      	str	r3, [sp, #0]
 8002d80:	4603      	mov	r3, r0
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 fb7a 	bl	800347c <I2C_RequestMemoryWrite>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d052      	beq.n	8002e34 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e081      	b.n	8002e96 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d92:	697a      	ldr	r2, [r7, #20]
 8002d94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 fe08 	bl	80039ac <I2C_WaitOnTXEFlagUntilTimeout>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00d      	beq.n	8002dbe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	d107      	bne.n	8002dba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002db8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e06b      	b.n	8002e96 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc2:	781a      	ldrb	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dce:	1c5a      	adds	r2, r3, #1
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	f003 0304 	and.w	r3, r3, #4
 8002df8:	2b04      	cmp	r3, #4
 8002dfa:	d11b      	bne.n	8002e34 <HAL_I2C_Mem_Write+0x180>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d017      	beq.n	8002e34 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e14:	1c5a      	adds	r2, r3, #1
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d1aa      	bne.n	8002d92 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e3c:	697a      	ldr	r2, [r7, #20]
 8002e3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e40:	68f8      	ldr	r0, [r7, #12]
 8002e42:	f000 fdfb 	bl	8003a3c <I2C_WaitOnBTFFlagUntilTimeout>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00d      	beq.n	8002e68 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e50:	2b04      	cmp	r3, #4
 8002e52:	d107      	bne.n	8002e64 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e62:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e016      	b.n	8002e96 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e90:	2300      	movs	r3, #0
 8002e92:	e000      	b.n	8002e96 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002e94:	2302      	movs	r3, #2
  }
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3718      	adds	r7, #24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	00100002 	.word	0x00100002
 8002ea4:	ffff0000 	.word	0xffff0000

08002ea8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b08c      	sub	sp, #48	; 0x30
 8002eac:	af02      	add	r7, sp, #8
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	4608      	mov	r0, r1
 8002eb2:	4611      	mov	r1, r2
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	817b      	strh	r3, [r7, #10]
 8002eba:	460b      	mov	r3, r1
 8002ebc:	813b      	strh	r3, [r7, #8]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ec6:	f7ff f979 	bl	80021bc <HAL_GetTick>
 8002eca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b20      	cmp	r3, #32
 8002ed6:	f040 8244 	bne.w	8003362 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	2319      	movs	r3, #25
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	4982      	ldr	r1, [pc, #520]	; (80030ec <HAL_I2C_Mem_Read+0x244>)
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 fc47 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e237      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_I2C_Mem_Read+0x5a>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e230      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d007      	beq.n	8002f28 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2222      	movs	r2, #34	; 0x22
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2240      	movs	r2, #64	; 0x40
 8002f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002f58:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	4a62      	ldr	r2, [pc, #392]	; (80030f0 <HAL_I2C_Mem_Read+0x248>)
 8002f68:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f6a:	88f8      	ldrh	r0, [r7, #6]
 8002f6c:	893a      	ldrh	r2, [r7, #8]
 8002f6e:	8979      	ldrh	r1, [r7, #10]
 8002f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f72:	9301      	str	r3, [sp, #4]
 8002f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	4603      	mov	r3, r0
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f000 fb14 	bl	80035a8 <I2C_RequestMemoryRead>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e1ec      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d113      	bne.n	8002fba <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f92:	2300      	movs	r3, #0
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	61fb      	str	r3, [r7, #28]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	61fb      	str	r3, [r7, #28]
 8002fa6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	e1c0      	b.n	800333c <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d11e      	bne.n	8003000 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fd0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fd2:	b672      	cpsid	i
}
 8002fd4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	61bb      	str	r3, [r7, #24]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	61bb      	str	r3, [r7, #24]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	61bb      	str	r3, [r7, #24]
 8002fea:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ffa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ffc:	b662      	cpsie	i
}
 8002ffe:	e035      	b.n	800306c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003004:	2b02      	cmp	r3, #2
 8003006:	d11e      	bne.n	8003046 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003016:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003018:	b672      	cpsid	i
}
 800301a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800301c:	2300      	movs	r3, #0
 800301e:	617b      	str	r3, [r7, #20]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	617b      	str	r3, [r7, #20]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003040:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003042:	b662      	cpsie	i
}
 8003044:	e012      	b.n	800306c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003054:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003056:	2300      	movs	r3, #0
 8003058:	613b      	str	r3, [r7, #16]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	695b      	ldr	r3, [r3, #20]
 8003060:	613b      	str	r3, [r7, #16]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	613b      	str	r3, [r7, #16]
 800306a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800306c:	e166      	b.n	800333c <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003072:	2b03      	cmp	r3, #3
 8003074:	f200 811f 	bhi.w	80032b6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800307c:	2b01      	cmp	r3, #1
 800307e:	d123      	bne.n	80030c8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003082:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 fd21 	bl	8003acc <I2C_WaitOnRXNEFlagUntilTimeout>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e167      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	691a      	ldr	r2, [r3, #16]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309e:	b2d2      	uxtb	r2, r2
 80030a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	1c5a      	adds	r2, r3, #1
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030bc:	b29b      	uxth	r3, r3
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030c6:	e139      	b.n	800333c <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d152      	bne.n	8003176 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030d6:	2200      	movs	r2, #0
 80030d8:	4906      	ldr	r1, [pc, #24]	; (80030f4 <HAL_I2C_Mem_Read+0x24c>)
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f000 fb4c 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d008      	beq.n	80030f8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e13c      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
 80030ea:	bf00      	nop
 80030ec:	00100002 	.word	0x00100002
 80030f0:	ffff0000 	.word	0xffff0000
 80030f4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80030f8:	b672      	cpsid	i
}
 80030fa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800310a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	691a      	ldr	r2, [r3, #16]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	b2d2      	uxtb	r2, r2
 8003118:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003128:	3b01      	subs	r3, #1
 800312a:	b29a      	uxth	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003134:	b29b      	uxth	r3, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	b29a      	uxth	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800313e:	b662      	cpsie	i
}
 8003140:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	691a      	ldr	r2, [r3, #16]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	b2d2      	uxtb	r2, r2
 800314e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	1c5a      	adds	r2, r3, #1
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800315e:	3b01      	subs	r3, #1
 8003160:	b29a      	uxth	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316a:	b29b      	uxth	r3, r3
 800316c:	3b01      	subs	r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003174:	e0e2      	b.n	800333c <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800317c:	2200      	movs	r2, #0
 800317e:	497b      	ldr	r1, [pc, #492]	; (800336c <HAL_I2C_Mem_Read+0x4c4>)
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f000 faf9 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d001      	beq.n	8003190 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e0e9      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800319e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80031a0:	b672      	cpsid	i
}
 80031a2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	691a      	ldr	r2, [r3, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ae:	b2d2      	uxtb	r2, r2
 80031b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b6:	1c5a      	adds	r2, r3, #1
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	3b01      	subs	r3, #1
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80031d6:	4b66      	ldr	r3, [pc, #408]	; (8003370 <HAL_I2C_Mem_Read+0x4c8>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	08db      	lsrs	r3, r3, #3
 80031dc:	4a65      	ldr	r2, [pc, #404]	; (8003374 <HAL_I2C_Mem_Read+0x4cc>)
 80031de:	fba2 2303 	umull	r2, r3, r2, r3
 80031e2:	0a1a      	lsrs	r2, r3, #8
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	00da      	lsls	r2, r3, #3
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80031f6:	6a3b      	ldr	r3, [r7, #32]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d118      	bne.n	800322e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2220      	movs	r2, #32
 8003206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	f043 0220 	orr.w	r2, r3, #32
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800321e:	b662      	cpsie	i
}
 8003220:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e09a      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	695b      	ldr	r3, [r3, #20]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b04      	cmp	r3, #4
 800323a:	d1d9      	bne.n	80031f0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800324a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	691a      	ldr	r2, [r3, #16]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	b2d2      	uxtb	r2, r2
 8003258:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	1c5a      	adds	r2, r3, #1
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003268:	3b01      	subs	r3, #1
 800326a:	b29a      	uxth	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003274:	b29b      	uxth	r3, r3
 8003276:	3b01      	subs	r3, #1
 8003278:	b29a      	uxth	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800327e:	b662      	cpsie	i
}
 8003280:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328c:	b2d2      	uxtb	r2, r2
 800328e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003294:	1c5a      	adds	r2, r3, #1
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800329e:	3b01      	subs	r3, #1
 80032a0:	b29a      	uxth	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	3b01      	subs	r3, #1
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80032b4:	e042      	b.n	800333c <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 fc06 	bl	8003acc <I2C_WaitOnRXNEFlagUntilTimeout>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e04c      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	3b01      	subs	r3, #1
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b04      	cmp	r3, #4
 8003308:	d118      	bne.n	800333c <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	691a      	ldr	r2, [r3, #16]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003332:	b29b      	uxth	r3, r3
 8003334:	3b01      	subs	r3, #1
 8003336:	b29a      	uxth	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003340:	2b00      	cmp	r3, #0
 8003342:	f47f ae94 	bne.w	800306e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2220      	movs	r2, #32
 800334a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	e000      	b.n	8003364 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003362:	2302      	movs	r3, #2
  }
}
 8003364:	4618      	mov	r0, r3
 8003366:	3728      	adds	r7, #40	; 0x28
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	00010004 	.word	0x00010004
 8003370:	20000020 	.word	0x20000020
 8003374:	14f8b589 	.word	0x14f8b589

08003378 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af02      	add	r7, sp, #8
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	607a      	str	r2, [r7, #4]
 8003382:	603b      	str	r3, [r7, #0]
 8003384:	460b      	mov	r3, r1
 8003386:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800338c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b08      	cmp	r3, #8
 8003392:	d006      	beq.n	80033a2 <I2C_MasterRequestWrite+0x2a>
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d003      	beq.n	80033a2 <I2C_MasterRequestWrite+0x2a>
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80033a0:	d108      	bne.n	80033b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	e00b      	b.n	80033cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b8:	2b12      	cmp	r3, #18
 80033ba:	d107      	bne.n	80033cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 f9cd 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00d      	beq.n	8003400 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033f2:	d103      	bne.n	80033fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e035      	b.n	800346c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003408:	d108      	bne.n	800341c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800340a:	897b      	ldrh	r3, [r7, #10]
 800340c:	b2db      	uxtb	r3, r3
 800340e:	461a      	mov	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003418:	611a      	str	r2, [r3, #16]
 800341a:	e01b      	b.n	8003454 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800341c:	897b      	ldrh	r3, [r7, #10]
 800341e:	11db      	asrs	r3, r3, #7
 8003420:	b2db      	uxtb	r3, r3
 8003422:	f003 0306 	and.w	r3, r3, #6
 8003426:	b2db      	uxtb	r3, r3
 8003428:	f063 030f 	orn	r3, r3, #15
 800342c:	b2da      	uxtb	r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	490e      	ldr	r1, [pc, #56]	; (8003474 <I2C_MasterRequestWrite+0xfc>)
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f000 fa16 	bl	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e010      	b.n	800346c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800344a:	897b      	ldrh	r3, [r7, #10]
 800344c:	b2da      	uxtb	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	4907      	ldr	r1, [pc, #28]	; (8003478 <I2C_MasterRequestWrite+0x100>)
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 fa06 	bl	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e000      	b.n	800346c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	00010008 	.word	0x00010008
 8003478:	00010002 	.word	0x00010002

0800347c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b088      	sub	sp, #32
 8003480:	af02      	add	r7, sp, #8
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	4608      	mov	r0, r1
 8003486:	4611      	mov	r1, r2
 8003488:	461a      	mov	r2, r3
 800348a:	4603      	mov	r3, r0
 800348c:	817b      	strh	r3, [r7, #10]
 800348e:	460b      	mov	r3, r1
 8003490:	813b      	strh	r3, [r7, #8]
 8003492:	4613      	mov	r3, r2
 8003494:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f000 f960 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00d      	beq.n	80034da <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034cc:	d103      	bne.n	80034d6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e05f      	b.n	800359a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034da:	897b      	ldrh	r3, [r7, #10]
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	461a      	mov	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ec:	6a3a      	ldr	r2, [r7, #32]
 80034ee:	492d      	ldr	r1, [pc, #180]	; (80035a4 <I2C_RequestMemoryWrite+0x128>)
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f000 f9bb 	bl	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e04c      	b.n	800359a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003500:	2300      	movs	r3, #0
 8003502:	617b      	str	r3, [r7, #20]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	617b      	str	r3, [r7, #20]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003516:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003518:	6a39      	ldr	r1, [r7, #32]
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 fa46 	bl	80039ac <I2C_WaitOnTXEFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00d      	beq.n	8003542 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	2b04      	cmp	r3, #4
 800352c:	d107      	bne.n	800353e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800353c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e02b      	b.n	800359a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003542:	88fb      	ldrh	r3, [r7, #6]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d105      	bne.n	8003554 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003548:	893b      	ldrh	r3, [r7, #8]
 800354a:	b2da      	uxtb	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	611a      	str	r2, [r3, #16]
 8003552:	e021      	b.n	8003598 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003554:	893b      	ldrh	r3, [r7, #8]
 8003556:	0a1b      	lsrs	r3, r3, #8
 8003558:	b29b      	uxth	r3, r3
 800355a:	b2da      	uxtb	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003564:	6a39      	ldr	r1, [r7, #32]
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 fa20 	bl	80039ac <I2C_WaitOnTXEFlagUntilTimeout>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00d      	beq.n	800358e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003576:	2b04      	cmp	r3, #4
 8003578:	d107      	bne.n	800358a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003588:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e005      	b.n	800359a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800358e:	893b      	ldrh	r3, [r7, #8]
 8003590:	b2da      	uxtb	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3718      	adds	r7, #24
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	00010002 	.word	0x00010002

080035a8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b088      	sub	sp, #32
 80035ac:	af02      	add	r7, sp, #8
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	4608      	mov	r0, r1
 80035b2:	4611      	mov	r1, r2
 80035b4:	461a      	mov	r2, r3
 80035b6:	4603      	mov	r3, r0
 80035b8:	817b      	strh	r3, [r7, #10]
 80035ba:	460b      	mov	r3, r1
 80035bc:	813b      	strh	r3, [r7, #8]
 80035be:	4613      	mov	r3, r2
 80035c0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035d0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	6a3b      	ldr	r3, [r7, #32]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f000 f8c2 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00d      	beq.n	8003616 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003604:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003608:	d103      	bne.n	8003612 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003610:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e0aa      	b.n	800376c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003616:	897b      	ldrh	r3, [r7, #10]
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003624:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003628:	6a3a      	ldr	r2, [r7, #32]
 800362a:	4952      	ldr	r1, [pc, #328]	; (8003774 <I2C_RequestMemoryRead+0x1cc>)
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 f91d 	bl	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e097      	b.n	800376c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800363c:	2300      	movs	r3, #0
 800363e:	617b      	str	r3, [r7, #20]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	617b      	str	r3, [r7, #20]
 8003650:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003654:	6a39      	ldr	r1, [r7, #32]
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 f9a8 	bl	80039ac <I2C_WaitOnTXEFlagUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00d      	beq.n	800367e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	2b04      	cmp	r3, #4
 8003668:	d107      	bne.n	800367a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003678:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e076      	b.n	800376c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d105      	bne.n	8003690 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003684:	893b      	ldrh	r3, [r7, #8]
 8003686:	b2da      	uxtb	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	611a      	str	r2, [r3, #16]
 800368e:	e021      	b.n	80036d4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003690:	893b      	ldrh	r3, [r7, #8]
 8003692:	0a1b      	lsrs	r3, r3, #8
 8003694:	b29b      	uxth	r3, r3
 8003696:	b2da      	uxtb	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800369e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a0:	6a39      	ldr	r1, [r7, #32]
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 f982 	bl	80039ac <I2C_WaitOnTXEFlagUntilTimeout>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00d      	beq.n	80036ca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d107      	bne.n	80036c6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e050      	b.n	800376c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80036ca:	893b      	ldrh	r3, [r7, #8]
 80036cc:	b2da      	uxtb	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036d6:	6a39      	ldr	r1, [r7, #32]
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 f967 	bl	80039ac <I2C_WaitOnTXEFlagUntilTimeout>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00d      	beq.n	8003700 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d107      	bne.n	80036fc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036fa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e035      	b.n	800376c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800370e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003712:	9300      	str	r3, [sp, #0]
 8003714:	6a3b      	ldr	r3, [r7, #32]
 8003716:	2200      	movs	r2, #0
 8003718:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 f82b 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00d      	beq.n	8003744 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003732:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003736:	d103      	bne.n	8003740 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800373e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e013      	b.n	800376c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003744:	897b      	ldrh	r3, [r7, #10]
 8003746:	b2db      	uxtb	r3, r3
 8003748:	f043 0301 	orr.w	r3, r3, #1
 800374c:	b2da      	uxtb	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	6a3a      	ldr	r2, [r7, #32]
 8003758:	4906      	ldr	r1, [pc, #24]	; (8003774 <I2C_RequestMemoryRead+0x1cc>)
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 f886 	bl	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	3718      	adds	r7, #24
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	00010002 	.word	0x00010002

08003778 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	603b      	str	r3, [r7, #0]
 8003784:	4613      	mov	r3, r2
 8003786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003788:	e048      	b.n	800381c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003790:	d044      	beq.n	800381c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003792:	f7fe fd13 	bl	80021bc <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d302      	bcc.n	80037a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d139      	bne.n	800381c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	0c1b      	lsrs	r3, r3, #16
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d10d      	bne.n	80037ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	43da      	mvns	r2, r3
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	4013      	ands	r3, r2
 80037be:	b29b      	uxth	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	bf0c      	ite	eq
 80037c4:	2301      	moveq	r3, #1
 80037c6:	2300      	movne	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	461a      	mov	r2, r3
 80037cc:	e00c      	b.n	80037e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	43da      	mvns	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	4013      	ands	r3, r2
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	bf0c      	ite	eq
 80037e0:	2301      	moveq	r3, #1
 80037e2:	2300      	movne	r3, #0
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d116      	bne.n	800381c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003808:	f043 0220 	orr.w	r2, r3, #32
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e023      	b.n	8003864 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	0c1b      	lsrs	r3, r3, #16
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b01      	cmp	r3, #1
 8003824:	d10d      	bne.n	8003842 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	43da      	mvns	r2, r3
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	4013      	ands	r3, r2
 8003832:	b29b      	uxth	r3, r3
 8003834:	2b00      	cmp	r3, #0
 8003836:	bf0c      	ite	eq
 8003838:	2301      	moveq	r3, #1
 800383a:	2300      	movne	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	461a      	mov	r2, r3
 8003840:	e00c      	b.n	800385c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	43da      	mvns	r2, r3
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4013      	ands	r3, r2
 800384e:	b29b      	uxth	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	bf0c      	ite	eq
 8003854:	2301      	moveq	r3, #1
 8003856:	2300      	movne	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	461a      	mov	r2, r3
 800385c:	79fb      	ldrb	r3, [r7, #7]
 800385e:	429a      	cmp	r2, r3
 8003860:	d093      	beq.n	800378a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800387a:	e071      	b.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003886:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800388a:	d123      	bne.n	80038d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800389a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2220      	movs	r2, #32
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c0:	f043 0204 	orr.w	r2, r3, #4
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e067      	b.n	80039a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038da:	d041      	beq.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038dc:	f7fe fc6e 	bl	80021bc <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d302      	bcc.n	80038f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d136      	bne.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	0c1b      	lsrs	r3, r3, #16
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d10c      	bne.n	8003916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	43da      	mvns	r2, r3
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	4013      	ands	r3, r2
 8003908:	b29b      	uxth	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	bf14      	ite	ne
 800390e:	2301      	movne	r3, #1
 8003910:	2300      	moveq	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	e00b      	b.n	800392e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	43da      	mvns	r2, r3
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	4013      	ands	r3, r2
 8003922:	b29b      	uxth	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	bf14      	ite	ne
 8003928:	2301      	movne	r3, #1
 800392a:	2300      	moveq	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d016      	beq.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2220      	movs	r2, #32
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	f043 0220 	orr.w	r2, r3, #32
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e021      	b.n	80039a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	0c1b      	lsrs	r3, r3, #16
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b01      	cmp	r3, #1
 8003968:	d10c      	bne.n	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	43da      	mvns	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	4013      	ands	r3, r2
 8003976:	b29b      	uxth	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	bf14      	ite	ne
 800397c:	2301      	movne	r3, #1
 800397e:	2300      	moveq	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	e00b      	b.n	800399c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	43da      	mvns	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	4013      	ands	r3, r2
 8003990:	b29b      	uxth	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	bf14      	ite	ne
 8003996:	2301      	movne	r3, #1
 8003998:	2300      	moveq	r3, #0
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	f47f af6d 	bne.w	800387c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039b8:	e034      	b.n	8003a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f8e3 	bl	8003b86 <I2C_IsAcknowledgeFailed>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e034      	b.n	8003a34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d0:	d028      	beq.n	8003a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039d2:	f7fe fbf3 	bl	80021bc <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d302      	bcc.n	80039e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d11d      	bne.n	8003a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039f2:	2b80      	cmp	r3, #128	; 0x80
 80039f4:	d016      	beq.n	8003a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a10:	f043 0220 	orr.w	r2, r3, #32
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e007      	b.n	8003a34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a2e:	2b80      	cmp	r3, #128	; 0x80
 8003a30:	d1c3      	bne.n	80039ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a48:	e034      	b.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f000 f89b 	bl	8003b86 <I2C_IsAcknowledgeFailed>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e034      	b.n	8003ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d028      	beq.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a62:	f7fe fbab 	bl	80021bc <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d302      	bcc.n	8003a78 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d11d      	bne.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	f003 0304 	and.w	r3, r3, #4
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	d016      	beq.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	f043 0220 	orr.w	r2, r3, #32
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e007      	b.n	8003ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d1c3      	bne.n	8003a4a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ad8:	e049      	b.n	8003b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	2b10      	cmp	r3, #16
 8003ae6:	d119      	bne.n	8003b1c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f06f 0210 	mvn.w	r2, #16
 8003af0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2220      	movs	r2, #32
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e030      	b.n	8003b7e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b1c:	f7fe fb4e 	bl	80021bc <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	68ba      	ldr	r2, [r7, #8]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d302      	bcc.n	8003b32 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d11d      	bne.n	8003b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b3c:	2b40      	cmp	r3, #64	; 0x40
 8003b3e:	d016      	beq.n	8003b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	f043 0220 	orr.w	r2, r3, #32
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e007      	b.n	8003b7e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b78:	2b40      	cmp	r3, #64	; 0x40
 8003b7a:	d1ae      	bne.n	8003ada <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b86:	b480      	push	{r7}
 8003b88:	b083      	sub	sp, #12
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b9c:	d11b      	bne.n	8003bd6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ba6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	f043 0204 	orr.w	r2, r3, #4
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e000      	b.n	8003bd8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr
	...

08003be4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e272      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0301 	and.w	r3, r3, #1
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 8087 	beq.w	8003d12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c04:	4b92      	ldr	r3, [pc, #584]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f003 030c 	and.w	r3, r3, #12
 8003c0c:	2b04      	cmp	r3, #4
 8003c0e:	d00c      	beq.n	8003c2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c10:	4b8f      	ldr	r3, [pc, #572]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f003 030c 	and.w	r3, r3, #12
 8003c18:	2b08      	cmp	r3, #8
 8003c1a:	d112      	bne.n	8003c42 <HAL_RCC_OscConfig+0x5e>
 8003c1c:	4b8c      	ldr	r3, [pc, #560]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c28:	d10b      	bne.n	8003c42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c2a:	4b89      	ldr	r3, [pc, #548]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d06c      	beq.n	8003d10 <HAL_RCC_OscConfig+0x12c>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d168      	bne.n	8003d10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e24c      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c4a:	d106      	bne.n	8003c5a <HAL_RCC_OscConfig+0x76>
 8003c4c:	4b80      	ldr	r3, [pc, #512]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a7f      	ldr	r2, [pc, #508]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c56:	6013      	str	r3, [r2, #0]
 8003c58:	e02e      	b.n	8003cb8 <HAL_RCC_OscConfig+0xd4>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10c      	bne.n	8003c7c <HAL_RCC_OscConfig+0x98>
 8003c62:	4b7b      	ldr	r3, [pc, #492]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a7a      	ldr	r2, [pc, #488]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	4b78      	ldr	r3, [pc, #480]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a77      	ldr	r2, [pc, #476]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c78:	6013      	str	r3, [r2, #0]
 8003c7a:	e01d      	b.n	8003cb8 <HAL_RCC_OscConfig+0xd4>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c84:	d10c      	bne.n	8003ca0 <HAL_RCC_OscConfig+0xbc>
 8003c86:	4b72      	ldr	r3, [pc, #456]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a71      	ldr	r2, [pc, #452]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c90:	6013      	str	r3, [r2, #0]
 8003c92:	4b6f      	ldr	r3, [pc, #444]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a6e      	ldr	r2, [pc, #440]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c9c:	6013      	str	r3, [r2, #0]
 8003c9e:	e00b      	b.n	8003cb8 <HAL_RCC_OscConfig+0xd4>
 8003ca0:	4b6b      	ldr	r3, [pc, #428]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a6a      	ldr	r2, [pc, #424]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003caa:	6013      	str	r3, [r2, #0]
 8003cac:	4b68      	ldr	r3, [pc, #416]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a67      	ldr	r2, [pc, #412]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003cb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cb6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d013      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc0:	f7fe fa7c 	bl	80021bc <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cc8:	f7fe fa78 	bl	80021bc <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b64      	cmp	r3, #100	; 0x64
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e200      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cda:	4b5d      	ldr	r3, [pc, #372]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0xe4>
 8003ce6:	e014      	b.n	8003d12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce8:	f7fe fa68 	bl	80021bc <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cf0:	f7fe fa64 	bl	80021bc <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b64      	cmp	r3, #100	; 0x64
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e1ec      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d02:	4b53      	ldr	r3, [pc, #332]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1f0      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x10c>
 8003d0e:	e000      	b.n	8003d12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d063      	beq.n	8003de6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d1e:	4b4c      	ldr	r3, [pc, #304]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f003 030c 	and.w	r3, r3, #12
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00b      	beq.n	8003d42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003d2a:	4b49      	ldr	r3, [pc, #292]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f003 030c 	and.w	r3, r3, #12
 8003d32:	2b08      	cmp	r3, #8
 8003d34:	d11c      	bne.n	8003d70 <HAL_RCC_OscConfig+0x18c>
 8003d36:	4b46      	ldr	r3, [pc, #280]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d116      	bne.n	8003d70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d42:	4b43      	ldr	r3, [pc, #268]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d005      	beq.n	8003d5a <HAL_RCC_OscConfig+0x176>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d001      	beq.n	8003d5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e1c0      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d5a:	4b3d      	ldr	r3, [pc, #244]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	00db      	lsls	r3, r3, #3
 8003d68:	4939      	ldr	r1, [pc, #228]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d6e:	e03a      	b.n	8003de6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d020      	beq.n	8003dba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d78:	4b36      	ldr	r3, [pc, #216]	; (8003e54 <HAL_RCC_OscConfig+0x270>)
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7e:	f7fe fa1d 	bl	80021bc <HAL_GetTick>
 8003d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d86:	f7fe fa19 	bl	80021bc <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e1a1      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d98:	4b2d      	ldr	r3, [pc, #180]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0f0      	beq.n	8003d86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da4:	4b2a      	ldr	r3, [pc, #168]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	00db      	lsls	r3, r3, #3
 8003db2:	4927      	ldr	r1, [pc, #156]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	600b      	str	r3, [r1, #0]
 8003db8:	e015      	b.n	8003de6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dba:	4b26      	ldr	r3, [pc, #152]	; (8003e54 <HAL_RCC_OscConfig+0x270>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe f9fc 	bl	80021bc <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dc8:	f7fe f9f8 	bl	80021bc <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e180      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dda:	4b1d      	ldr	r3, [pc, #116]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d03a      	beq.n	8003e68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d019      	beq.n	8003e2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dfa:	4b17      	ldr	r3, [pc, #92]	; (8003e58 <HAL_RCC_OscConfig+0x274>)
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e00:	f7fe f9dc 	bl	80021bc <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e08:	f7fe f9d8 	bl	80021bc <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e160      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e1a:	4b0d      	ldr	r3, [pc, #52]	; (8003e50 <HAL_RCC_OscConfig+0x26c>)
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d0f0      	beq.n	8003e08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003e26:	2001      	movs	r0, #1
 8003e28:	f000 faba 	bl	80043a0 <RCC_Delay>
 8003e2c:	e01c      	b.n	8003e68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e2e:	4b0a      	ldr	r3, [pc, #40]	; (8003e58 <HAL_RCC_OscConfig+0x274>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e34:	f7fe f9c2 	bl	80021bc <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e3a:	e00f      	b.n	8003e5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e3c:	f7fe f9be 	bl	80021bc <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d908      	bls.n	8003e5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e146      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
 8003e4e:	bf00      	nop
 8003e50:	40021000 	.word	0x40021000
 8003e54:	42420000 	.word	0x42420000
 8003e58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e5c:	4b92      	ldr	r3, [pc, #584]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1e9      	bne.n	8003e3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0304 	and.w	r3, r3, #4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f000 80a6 	beq.w	8003fc2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e76:	2300      	movs	r3, #0
 8003e78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e7a:	4b8b      	ldr	r3, [pc, #556]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10d      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e86:	4b88      	ldr	r3, [pc, #544]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	4a87      	ldr	r2, [pc, #540]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003e8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e90:	61d3      	str	r3, [r2, #28]
 8003e92:	4b85      	ldr	r3, [pc, #532]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003e94:	69db      	ldr	r3, [r3, #28]
 8003e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e9a:	60bb      	str	r3, [r7, #8]
 8003e9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea2:	4b82      	ldr	r3, [pc, #520]	; (80040ac <HAL_RCC_OscConfig+0x4c8>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d118      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eae:	4b7f      	ldr	r3, [pc, #508]	; (80040ac <HAL_RCC_OscConfig+0x4c8>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a7e      	ldr	r2, [pc, #504]	; (80040ac <HAL_RCC_OscConfig+0x4c8>)
 8003eb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eba:	f7fe f97f 	bl	80021bc <HAL_GetTick>
 8003ebe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec0:	e008      	b.n	8003ed4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ec2:	f7fe f97b 	bl	80021bc <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	2b64      	cmp	r3, #100	; 0x64
 8003ece:	d901      	bls.n	8003ed4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	e103      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed4:	4b75      	ldr	r3, [pc, #468]	; (80040ac <HAL_RCC_OscConfig+0x4c8>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d0f0      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d106      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x312>
 8003ee8:	4b6f      	ldr	r3, [pc, #444]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	4a6e      	ldr	r2, [pc, #440]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003eee:	f043 0301 	orr.w	r3, r3, #1
 8003ef2:	6213      	str	r3, [r2, #32]
 8003ef4:	e02d      	b.n	8003f52 <HAL_RCC_OscConfig+0x36e>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10c      	bne.n	8003f18 <HAL_RCC_OscConfig+0x334>
 8003efe:	4b6a      	ldr	r3, [pc, #424]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f00:	6a1b      	ldr	r3, [r3, #32]
 8003f02:	4a69      	ldr	r2, [pc, #420]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f04:	f023 0301 	bic.w	r3, r3, #1
 8003f08:	6213      	str	r3, [r2, #32]
 8003f0a:	4b67      	ldr	r3, [pc, #412]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	4a66      	ldr	r2, [pc, #408]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f10:	f023 0304 	bic.w	r3, r3, #4
 8003f14:	6213      	str	r3, [r2, #32]
 8003f16:	e01c      	b.n	8003f52 <HAL_RCC_OscConfig+0x36e>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	2b05      	cmp	r3, #5
 8003f1e:	d10c      	bne.n	8003f3a <HAL_RCC_OscConfig+0x356>
 8003f20:	4b61      	ldr	r3, [pc, #388]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	4a60      	ldr	r2, [pc, #384]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f26:	f043 0304 	orr.w	r3, r3, #4
 8003f2a:	6213      	str	r3, [r2, #32]
 8003f2c:	4b5e      	ldr	r3, [pc, #376]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	4a5d      	ldr	r2, [pc, #372]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f32:	f043 0301 	orr.w	r3, r3, #1
 8003f36:	6213      	str	r3, [r2, #32]
 8003f38:	e00b      	b.n	8003f52 <HAL_RCC_OscConfig+0x36e>
 8003f3a:	4b5b      	ldr	r3, [pc, #364]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	4a5a      	ldr	r2, [pc, #360]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f40:	f023 0301 	bic.w	r3, r3, #1
 8003f44:	6213      	str	r3, [r2, #32]
 8003f46:	4b58      	ldr	r3, [pc, #352]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	4a57      	ldr	r2, [pc, #348]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f4c:	f023 0304 	bic.w	r3, r3, #4
 8003f50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d015      	beq.n	8003f86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f5a:	f7fe f92f 	bl	80021bc <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f60:	e00a      	b.n	8003f78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f62:	f7fe f92b 	bl	80021bc <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e0b1      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f78:	4b4b      	ldr	r3, [pc, #300]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0ee      	beq.n	8003f62 <HAL_RCC_OscConfig+0x37e>
 8003f84:	e014      	b.n	8003fb0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f86:	f7fe f919 	bl	80021bc <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f8c:	e00a      	b.n	8003fa4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f8e:	f7fe f915 	bl	80021bc <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e09b      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa4:	4b40      	ldr	r3, [pc, #256]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1ee      	bne.n	8003f8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003fb0:	7dfb      	ldrb	r3, [r7, #23]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d105      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fb6:	4b3c      	ldr	r3, [pc, #240]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	4a3b      	ldr	r2, [pc, #236]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003fbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fc0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	69db      	ldr	r3, [r3, #28]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f000 8087 	beq.w	80040da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fcc:	4b36      	ldr	r3, [pc, #216]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f003 030c 	and.w	r3, r3, #12
 8003fd4:	2b08      	cmp	r3, #8
 8003fd6:	d061      	beq.n	800409c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d146      	bne.n	800406e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe0:	4b33      	ldr	r3, [pc, #204]	; (80040b0 <HAL_RCC_OscConfig+0x4cc>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe6:	f7fe f8e9 	bl	80021bc <HAL_GetTick>
 8003fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fee:	f7fe f8e5 	bl	80021bc <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e06d      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004000:	4b29      	ldr	r3, [pc, #164]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1f0      	bne.n	8003fee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a1b      	ldr	r3, [r3, #32]
 8004010:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004014:	d108      	bne.n	8004028 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004016:	4b24      	ldr	r3, [pc, #144]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	4921      	ldr	r1, [pc, #132]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8004024:	4313      	orrs	r3, r2
 8004026:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004028:	4b1f      	ldr	r3, [pc, #124]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a19      	ldr	r1, [r3, #32]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004038:	430b      	orrs	r3, r1
 800403a:	491b      	ldr	r1, [pc, #108]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 800403c:	4313      	orrs	r3, r2
 800403e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004040:	4b1b      	ldr	r3, [pc, #108]	; (80040b0 <HAL_RCC_OscConfig+0x4cc>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004046:	f7fe f8b9 	bl	80021bc <HAL_GetTick>
 800404a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800404e:	f7fe f8b5 	bl	80021bc <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e03d      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004060:	4b11      	ldr	r3, [pc, #68]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x46a>
 800406c:	e035      	b.n	80040da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800406e:	4b10      	ldr	r3, [pc, #64]	; (80040b0 <HAL_RCC_OscConfig+0x4cc>)
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004074:	f7fe f8a2 	bl	80021bc <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800407c:	f7fe f89e 	bl	80021bc <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e026      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800408e:	4b06      	ldr	r3, [pc, #24]	; (80040a8 <HAL_RCC_OscConfig+0x4c4>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <HAL_RCC_OscConfig+0x498>
 800409a:	e01e      	b.n	80040da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	69db      	ldr	r3, [r3, #28]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d107      	bne.n	80040b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e019      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
 80040a8:	40021000 	.word	0x40021000
 80040ac:	40007000 	.word	0x40007000
 80040b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80040b4:	4b0b      	ldr	r3, [pc, #44]	; (80040e4 <HAL_RCC_OscConfig+0x500>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a1b      	ldr	r3, [r3, #32]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d106      	bne.n	80040d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d001      	beq.n	80040da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3718      	adds	r7, #24
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	40021000 	.word	0x40021000

080040e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e0d0      	b.n	800429e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040fc:	4b6a      	ldr	r3, [pc, #424]	; (80042a8 <HAL_RCC_ClockConfig+0x1c0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d910      	bls.n	800412c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b67      	ldr	r3, [pc, #412]	; (80042a8 <HAL_RCC_ClockConfig+0x1c0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f023 0207 	bic.w	r2, r3, #7
 8004112:	4965      	ldr	r1, [pc, #404]	; (80042a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	4313      	orrs	r3, r2
 8004118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800411a:	4b63      	ldr	r3, [pc, #396]	; (80042a8 <HAL_RCC_ClockConfig+0x1c0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0307 	and.w	r3, r3, #7
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	429a      	cmp	r2, r3
 8004126:	d001      	beq.n	800412c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e0b8      	b.n	800429e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b00      	cmp	r3, #0
 8004136:	d020      	beq.n	800417a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0304 	and.w	r3, r3, #4
 8004140:	2b00      	cmp	r3, #0
 8004142:	d005      	beq.n	8004150 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004144:	4b59      	ldr	r3, [pc, #356]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	4a58      	ldr	r2, [pc, #352]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 800414a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800414e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0308 	and.w	r3, r3, #8
 8004158:	2b00      	cmp	r3, #0
 800415a:	d005      	beq.n	8004168 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800415c:	4b53      	ldr	r3, [pc, #332]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	4a52      	ldr	r2, [pc, #328]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 8004162:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004166:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004168:	4b50      	ldr	r3, [pc, #320]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	494d      	ldr	r1, [pc, #308]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 8004176:	4313      	orrs	r3, r2
 8004178:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d040      	beq.n	8004208 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d107      	bne.n	800419e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800418e:	4b47      	ldr	r3, [pc, #284]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d115      	bne.n	80041c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e07f      	b.n	800429e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d107      	bne.n	80041b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041a6:	4b41      	ldr	r3, [pc, #260]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d109      	bne.n	80041c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e073      	b.n	800429e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b6:	4b3d      	ldr	r3, [pc, #244]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e06b      	b.n	800429e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041c6:	4b39      	ldr	r3, [pc, #228]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f023 0203 	bic.w	r2, r3, #3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	4936      	ldr	r1, [pc, #216]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041d8:	f7fd fff0 	bl	80021bc <HAL_GetTick>
 80041dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041de:	e00a      	b.n	80041f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e0:	f7fd ffec 	bl	80021bc <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e053      	b.n	800429e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041f6:	4b2d      	ldr	r3, [pc, #180]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f003 020c 	and.w	r2, r3, #12
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	429a      	cmp	r2, r3
 8004206:	d1eb      	bne.n	80041e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004208:	4b27      	ldr	r3, [pc, #156]	; (80042a8 <HAL_RCC_ClockConfig+0x1c0>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	429a      	cmp	r2, r3
 8004214:	d210      	bcs.n	8004238 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004216:	4b24      	ldr	r3, [pc, #144]	; (80042a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f023 0207 	bic.w	r2, r3, #7
 800421e:	4922      	ldr	r1, [pc, #136]	; (80042a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	4313      	orrs	r3, r2
 8004224:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004226:	4b20      	ldr	r3, [pc, #128]	; (80042a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	429a      	cmp	r2, r3
 8004232:	d001      	beq.n	8004238 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e032      	b.n	800429e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0304 	and.w	r3, r3, #4
 8004240:	2b00      	cmp	r3, #0
 8004242:	d008      	beq.n	8004256 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004244:	4b19      	ldr	r3, [pc, #100]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	4916      	ldr	r1, [pc, #88]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 8004252:	4313      	orrs	r3, r2
 8004254:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0308 	and.w	r3, r3, #8
 800425e:	2b00      	cmp	r3, #0
 8004260:	d009      	beq.n	8004276 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004262:	4b12      	ldr	r3, [pc, #72]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	00db      	lsls	r3, r3, #3
 8004270:	490e      	ldr	r1, [pc, #56]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 8004272:	4313      	orrs	r3, r2
 8004274:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004276:	f000 f821 	bl	80042bc <HAL_RCC_GetSysClockFreq>
 800427a:	4602      	mov	r2, r0
 800427c:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <HAL_RCC_ClockConfig+0x1c4>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	091b      	lsrs	r3, r3, #4
 8004282:	f003 030f 	and.w	r3, r3, #15
 8004286:	490a      	ldr	r1, [pc, #40]	; (80042b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004288:	5ccb      	ldrb	r3, [r1, r3]
 800428a:	fa22 f303 	lsr.w	r3, r2, r3
 800428e:	4a09      	ldr	r2, [pc, #36]	; (80042b4 <HAL_RCC_ClockConfig+0x1cc>)
 8004290:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004292:	4b09      	ldr	r3, [pc, #36]	; (80042b8 <HAL_RCC_ClockConfig+0x1d0>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4618      	mov	r0, r3
 8004298:	f7fd ff4e 	bl	8002138 <HAL_InitTick>

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	40022000 	.word	0x40022000
 80042ac:	40021000 	.word	0x40021000
 80042b0:	08005878 	.word	0x08005878
 80042b4:	20000020 	.word	0x20000020
 80042b8:	20000024 	.word	0x20000024

080042bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	b087      	sub	sp, #28
 80042c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	60fb      	str	r3, [r7, #12]
 80042c6:	2300      	movs	r3, #0
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	2300      	movs	r3, #0
 80042cc:	617b      	str	r3, [r7, #20]
 80042ce:	2300      	movs	r3, #0
 80042d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80042d2:	2300      	movs	r3, #0
 80042d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80042d6:	4b1e      	ldr	r3, [pc, #120]	; (8004350 <HAL_RCC_GetSysClockFreq+0x94>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f003 030c 	and.w	r3, r3, #12
 80042e2:	2b04      	cmp	r3, #4
 80042e4:	d002      	beq.n	80042ec <HAL_RCC_GetSysClockFreq+0x30>
 80042e6:	2b08      	cmp	r3, #8
 80042e8:	d003      	beq.n	80042f2 <HAL_RCC_GetSysClockFreq+0x36>
 80042ea:	e027      	b.n	800433c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042ec:	4b19      	ldr	r3, [pc, #100]	; (8004354 <HAL_RCC_GetSysClockFreq+0x98>)
 80042ee:	613b      	str	r3, [r7, #16]
      break;
 80042f0:	e027      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	0c9b      	lsrs	r3, r3, #18
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	4a17      	ldr	r2, [pc, #92]	; (8004358 <HAL_RCC_GetSysClockFreq+0x9c>)
 80042fc:	5cd3      	ldrb	r3, [r2, r3]
 80042fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d010      	beq.n	800432c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800430a:	4b11      	ldr	r3, [pc, #68]	; (8004350 <HAL_RCC_GetSysClockFreq+0x94>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	0c5b      	lsrs	r3, r3, #17
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	4a11      	ldr	r2, [pc, #68]	; (800435c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004316:	5cd3      	ldrb	r3, [r2, r3]
 8004318:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a0d      	ldr	r2, [pc, #52]	; (8004354 <HAL_RCC_GetSysClockFreq+0x98>)
 800431e:	fb03 f202 	mul.w	r2, r3, r2
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	fbb2 f3f3 	udiv	r3, r2, r3
 8004328:	617b      	str	r3, [r7, #20]
 800432a:	e004      	b.n	8004336 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a0c      	ldr	r2, [pc, #48]	; (8004360 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004330:	fb02 f303 	mul.w	r3, r2, r3
 8004334:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	613b      	str	r3, [r7, #16]
      break;
 800433a:	e002      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800433c:	4b05      	ldr	r3, [pc, #20]	; (8004354 <HAL_RCC_GetSysClockFreq+0x98>)
 800433e:	613b      	str	r3, [r7, #16]
      break;
 8004340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004342:	693b      	ldr	r3, [r7, #16]
}
 8004344:	4618      	mov	r0, r3
 8004346:	371c      	adds	r7, #28
 8004348:	46bd      	mov	sp, r7
 800434a:	bc80      	pop	{r7}
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	40021000 	.word	0x40021000
 8004354:	007a1200 	.word	0x007a1200
 8004358:	08005890 	.word	0x08005890
 800435c:	080058a0 	.word	0x080058a0
 8004360:	003d0900 	.word	0x003d0900

08004364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004368:	4b02      	ldr	r3, [pc, #8]	; (8004374 <HAL_RCC_GetHCLKFreq+0x10>)
 800436a:	681b      	ldr	r3, [r3, #0]
}
 800436c:	4618      	mov	r0, r3
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr
 8004374:	20000020 	.word	0x20000020

08004378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800437c:	f7ff fff2 	bl	8004364 <HAL_RCC_GetHCLKFreq>
 8004380:	4602      	mov	r2, r0
 8004382:	4b05      	ldr	r3, [pc, #20]	; (8004398 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	0a1b      	lsrs	r3, r3, #8
 8004388:	f003 0307 	and.w	r3, r3, #7
 800438c:	4903      	ldr	r1, [pc, #12]	; (800439c <HAL_RCC_GetPCLK1Freq+0x24>)
 800438e:	5ccb      	ldrb	r3, [r1, r3]
 8004390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004394:	4618      	mov	r0, r3
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40021000 	.word	0x40021000
 800439c:	08005888 	.word	0x08005888

080043a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80043a8:	4b0a      	ldr	r3, [pc, #40]	; (80043d4 <RCC_Delay+0x34>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a0a      	ldr	r2, [pc, #40]	; (80043d8 <RCC_Delay+0x38>)
 80043ae:	fba2 2303 	umull	r2, r3, r2, r3
 80043b2:	0a5b      	lsrs	r3, r3, #9
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	fb02 f303 	mul.w	r3, r2, r3
 80043ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80043bc:	bf00      	nop
  }
  while (Delay --);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	1e5a      	subs	r2, r3, #1
 80043c2:	60fa      	str	r2, [r7, #12]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1f9      	bne.n	80043bc <RCC_Delay+0x1c>
}
 80043c8:	bf00      	nop
 80043ca:	bf00      	nop
 80043cc:	3714      	adds	r7, #20
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr
 80043d4:	20000020 	.word	0x20000020
 80043d8:	10624dd3 	.word	0x10624dd3

080043dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d101      	bne.n	80043ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e041      	b.n	8004472 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d106      	bne.n	8004408 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7fd fd5c 	bl	8001ec0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3304      	adds	r3, #4
 8004418:	4619      	mov	r1, r3
 800441a:	4610      	mov	r0, r2
 800441c:	f000 faa2 	bl	8004964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3708      	adds	r7, #8
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
	...

0800447c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b01      	cmp	r3, #1
 800448e:	d001      	beq.n	8004494 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e03a      	b.n	800450a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68da      	ldr	r2, [r3, #12]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0201 	orr.w	r2, r2, #1
 80044aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a18      	ldr	r2, [pc, #96]	; (8004514 <HAL_TIM_Base_Start_IT+0x98>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d00e      	beq.n	80044d4 <HAL_TIM_Base_Start_IT+0x58>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044be:	d009      	beq.n	80044d4 <HAL_TIM_Base_Start_IT+0x58>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a14      	ldr	r2, [pc, #80]	; (8004518 <HAL_TIM_Base_Start_IT+0x9c>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d004      	beq.n	80044d4 <HAL_TIM_Base_Start_IT+0x58>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a13      	ldr	r2, [pc, #76]	; (800451c <HAL_TIM_Base_Start_IT+0xa0>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d111      	bne.n	80044f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 0307 	and.w	r3, r3, #7
 80044de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2b06      	cmp	r3, #6
 80044e4:	d010      	beq.n	8004508 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0201 	orr.w	r2, r2, #1
 80044f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044f6:	e007      	b.n	8004508 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0201 	orr.w	r2, r2, #1
 8004506:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	bc80      	pop	{r7}
 8004512:	4770      	bx	lr
 8004514:	40012c00 	.word	0x40012c00
 8004518:	40000400 	.word	0x40000400
 800451c:	40000800 	.word	0x40000800

08004520 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6a1a      	ldr	r2, [r3, #32]
 800453e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004542:	4013      	ands	r3, r2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10f      	bne.n	8004568 <HAL_TIM_Base_Stop_IT+0x48>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6a1a      	ldr	r2, [r3, #32]
 800454e:	f240 4344 	movw	r3, #1092	; 0x444
 8004552:	4013      	ands	r3, r2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d107      	bne.n	8004568 <HAL_TIM_Base_Stop_IT+0x48>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0201 	bic.w	r2, r2, #1
 8004566:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr

0800457c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b02      	cmp	r3, #2
 8004590:	d122      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b02      	cmp	r3, #2
 800459e:	d11b      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0202 	mvn.w	r2, #2
 80045a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2201      	movs	r2, #1
 80045ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f9b4 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f9a7 	bl	800491a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 f9b6 	bl	800493e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	f003 0304 	and.w	r3, r3, #4
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d122      	bne.n	800462c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0304 	and.w	r3, r3, #4
 80045f0:	2b04      	cmp	r3, #4
 80045f2:	d11b      	bne.n	800462c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0204 	mvn.w	r2, #4
 80045fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2202      	movs	r2, #2
 8004602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 f98a 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 8004618:	e005      	b.n	8004626 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f97d 	bl	800491a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f98c 	bl	800493e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b08      	cmp	r3, #8
 8004638:	d122      	bne.n	8004680 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b08      	cmp	r3, #8
 8004646:	d11b      	bne.n	8004680 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f06f 0208 	mvn.w	r2, #8
 8004650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2204      	movs	r2, #4
 8004656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f960 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 800466c:	e005      	b.n	800467a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 f953 	bl	800491a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 f962 	bl	800493e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f003 0310 	and.w	r3, r3, #16
 800468a:	2b10      	cmp	r3, #16
 800468c:	d122      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b10      	cmp	r3, #16
 800469a:	d11b      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0210 	mvn.w	r2, #16
 80046a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2208      	movs	r2, #8
 80046aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f936 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 80046c0:	e005      	b.n	80046ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f929 	bl	800491a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f000 f938 	bl	800493e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d10e      	bne.n	8004700 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d107      	bne.n	8004700 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 0201 	mvn.w	r2, #1
 80046f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7fd fafc 	bl	8001cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800470a:	2b80      	cmp	r3, #128	; 0x80
 800470c:	d10e      	bne.n	800472c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004718:	2b80      	cmp	r3, #128	; 0x80
 800471a:	d107      	bne.n	800472c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fa7b 	bl	8004c22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004736:	2b40      	cmp	r3, #64	; 0x40
 8004738:	d10e      	bne.n	8004758 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004744:	2b40      	cmp	r3, #64	; 0x40
 8004746:	d107      	bne.n	8004758 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f8fc 	bl	8004950 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	f003 0320 	and.w	r3, r3, #32
 8004762:	2b20      	cmp	r3, #32
 8004764:	d10e      	bne.n	8004784 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f003 0320 	and.w	r3, r3, #32
 8004770:	2b20      	cmp	r3, #32
 8004772:	d107      	bne.n	8004784 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f06f 0220 	mvn.w	r2, #32
 800477c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fa46 	bl	8004c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004784:	bf00      	nop
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004796:	2300      	movs	r3, #0
 8004798:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d101      	bne.n	80047a8 <HAL_TIM_ConfigClockSource+0x1c>
 80047a4:	2302      	movs	r3, #2
 80047a6:	e0b4      	b.n	8004912 <HAL_TIM_ConfigClockSource+0x186>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047e0:	d03e      	beq.n	8004860 <HAL_TIM_ConfigClockSource+0xd4>
 80047e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047e6:	f200 8087 	bhi.w	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 80047ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ee:	f000 8086 	beq.w	80048fe <HAL_TIM_ConfigClockSource+0x172>
 80047f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047f6:	d87f      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 80047f8:	2b70      	cmp	r3, #112	; 0x70
 80047fa:	d01a      	beq.n	8004832 <HAL_TIM_ConfigClockSource+0xa6>
 80047fc:	2b70      	cmp	r3, #112	; 0x70
 80047fe:	d87b      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004800:	2b60      	cmp	r3, #96	; 0x60
 8004802:	d050      	beq.n	80048a6 <HAL_TIM_ConfigClockSource+0x11a>
 8004804:	2b60      	cmp	r3, #96	; 0x60
 8004806:	d877      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004808:	2b50      	cmp	r3, #80	; 0x50
 800480a:	d03c      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0xfa>
 800480c:	2b50      	cmp	r3, #80	; 0x50
 800480e:	d873      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004810:	2b40      	cmp	r3, #64	; 0x40
 8004812:	d058      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x13a>
 8004814:	2b40      	cmp	r3, #64	; 0x40
 8004816:	d86f      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004818:	2b30      	cmp	r3, #48	; 0x30
 800481a:	d064      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x15a>
 800481c:	2b30      	cmp	r3, #48	; 0x30
 800481e:	d86b      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004820:	2b20      	cmp	r3, #32
 8004822:	d060      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004824:	2b20      	cmp	r3, #32
 8004826:	d867      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004828:	2b00      	cmp	r3, #0
 800482a:	d05c      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x15a>
 800482c:	2b10      	cmp	r3, #16
 800482e:	d05a      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004830:	e062      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004842:	f000 f968 	bl	8004b16 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004854:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	609a      	str	r2, [r3, #8]
      break;
 800485e:	e04f      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004870:	f000 f951 	bl	8004b16 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004882:	609a      	str	r2, [r3, #8]
      break;
 8004884:	e03c      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004892:	461a      	mov	r2, r3
 8004894:	f000 f8c8 	bl	8004a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2150      	movs	r1, #80	; 0x50
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 f91f 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 80048a4:	e02c      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048b2:	461a      	mov	r2, r3
 80048b4:	f000 f8e6 	bl	8004a84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2160      	movs	r1, #96	; 0x60
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f90f 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 80048c4:	e01c      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d2:	461a      	mov	r2, r3
 80048d4:	f000 f8a8 	bl	8004a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2140      	movs	r1, #64	; 0x40
 80048de:	4618      	mov	r0, r3
 80048e0:	f000 f8ff 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 80048e4:	e00c      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4619      	mov	r1, r3
 80048f0:	4610      	mov	r0, r2
 80048f2:	f000 f8f6 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 80048f6:	e003      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
      break;
 80048fc:	e000      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004910:	7bfb      	ldrb	r3, [r7, #15]
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr

0800492c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr

0800493e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr

08004950 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	bc80      	pop	{r7}
 8004960:	4770      	bx	lr
	...

08004964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a29      	ldr	r2, [pc, #164]	; (8004a1c <TIM_Base_SetConfig+0xb8>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d00b      	beq.n	8004994 <TIM_Base_SetConfig+0x30>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004982:	d007      	beq.n	8004994 <TIM_Base_SetConfig+0x30>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a26      	ldr	r2, [pc, #152]	; (8004a20 <TIM_Base_SetConfig+0xbc>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d003      	beq.n	8004994 <TIM_Base_SetConfig+0x30>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a25      	ldr	r2, [pc, #148]	; (8004a24 <TIM_Base_SetConfig+0xc0>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d108      	bne.n	80049a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800499a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a1c      	ldr	r2, [pc, #112]	; (8004a1c <TIM_Base_SetConfig+0xb8>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d00b      	beq.n	80049c6 <TIM_Base_SetConfig+0x62>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049b4:	d007      	beq.n	80049c6 <TIM_Base_SetConfig+0x62>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a19      	ldr	r2, [pc, #100]	; (8004a20 <TIM_Base_SetConfig+0xbc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d003      	beq.n	80049c6 <TIM_Base_SetConfig+0x62>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a18      	ldr	r2, [pc, #96]	; (8004a24 <TIM_Base_SetConfig+0xc0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d108      	bne.n	80049d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a07      	ldr	r2, [pc, #28]	; (8004a1c <TIM_Base_SetConfig+0xb8>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d103      	bne.n	8004a0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	615a      	str	r2, [r3, #20]
}
 8004a12:	bf00      	nop
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bc80      	pop	{r7}
 8004a1a:	4770      	bx	lr
 8004a1c:	40012c00 	.word	0x40012c00
 8004a20:	40000400 	.word	0x40000400
 8004a24:	40000800 	.word	0x40000800

08004a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	f023 0201 	bic.w	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f023 030a 	bic.w	r3, r3, #10
 8004a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	bf00      	nop
 8004a7c:	371c      	adds	r7, #28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bc80      	pop	{r7}
 8004a82:	4770      	bx	lr

08004a84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	f023 0210 	bic.w	r2, r3, #16
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004aae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	031b      	lsls	r3, r3, #12
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ac0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	621a      	str	r2, [r3, #32]
}
 8004ad8:	bf00      	nop
 8004ada:	371c      	adds	r7, #28
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bc80      	pop	{r7}
 8004ae0:	4770      	bx	lr

08004ae2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b085      	sub	sp, #20
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
 8004aea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004af8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	f043 0307 	orr.w	r3, r3, #7
 8004b04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	609a      	str	r2, [r3, #8]
}
 8004b0c:	bf00      	nop
 8004b0e:	3714      	adds	r7, #20
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bc80      	pop	{r7}
 8004b14:	4770      	bx	lr

08004b16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b16:	b480      	push	{r7}
 8004b18:	b087      	sub	sp, #28
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
 8004b22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	021a      	lsls	r2, r3, #8
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	609a      	str	r2, [r3, #8]
}
 8004b4a:	bf00      	nop
 8004b4c:	371c      	adds	r7, #28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d101      	bne.n	8004b6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b68:	2302      	movs	r3, #2
 8004b6a:	e046      	b.n	8004bfa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a16      	ldr	r2, [pc, #88]	; (8004c04 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00e      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bb8:	d009      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a12      	ldr	r2, [pc, #72]	; (8004c08 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d004      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a10      	ldr	r2, [pc, #64]	; (8004c0c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d10c      	bne.n	8004be8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bc80      	pop	{r7}
 8004c02:	4770      	bx	lr
 8004c04:	40012c00 	.word	0x40012c00
 8004c08:	40000400 	.word	0x40000400
 8004c0c:	40000800 	.word	0x40000800

08004c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bc80      	pop	{r7}
 8004c20:	4770      	bx	lr

08004c22 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c22:	b480      	push	{r7}
 8004c24:	b083      	sub	sp, #12
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c2a:	bf00      	nop
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr

08004c34 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af02      	add	r7, sp, #8
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8004c3e:	79fb      	ldrb	r3, [r7, #7]
 8004c40:	f023 030f 	bic.w	r3, r3, #15
 8004c44:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8004c46:	79fb      	ldrb	r3, [r7, #7]
 8004c48:	011b      	lsls	r3, r3, #4
 8004c4a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
 8004c4e:	f043 030c 	orr.w	r3, r3, #12
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8004c56:	7bfb      	ldrb	r3, [r7, #15]
 8004c58:	f043 0308 	orr.w	r3, r3, #8
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8004c60:	7bbb      	ldrb	r3, [r7, #14]
 8004c62:	f043 030c 	orr.w	r3, r3, #12
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8004c6a:	7bbb      	ldrb	r3, [r7, #14]
 8004c6c:	f043 0308 	orr.w	r3, r3, #8
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8004c74:	f107 0208 	add.w	r2, r7, #8
 8004c78:	2364      	movs	r3, #100	; 0x64
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	2304      	movs	r3, #4
 8004c7e:	214e      	movs	r1, #78	; 0x4e
 8004c80:	4803      	ldr	r0, [pc, #12]	; (8004c90 <lcd_send_cmd+0x5c>)
 8004c82:	f7fd ff19 	bl	8002ab8 <HAL_I2C_Master_Transmit>
}
 8004c86:	bf00      	nop
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	2000009c 	.word	0x2000009c

08004c94 <lcd_send_data>:

void lcd_send_data (char data)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af02      	add	r7, sp, #8
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8004c9e:	79fb      	ldrb	r3, [r7, #7]
 8004ca0:	f023 030f 	bic.w	r3, r3, #15
 8004ca4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	011b      	lsls	r3, r3, #4
 8004caa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
 8004cae:	f043 030d 	orr.w	r3, r3, #13
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8004cb6:	7bfb      	ldrb	r3, [r7, #15]
 8004cb8:	f043 0309 	orr.w	r3, r3, #9
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8004cc0:	7bbb      	ldrb	r3, [r7, #14]
 8004cc2:	f043 030d 	orr.w	r3, r3, #13
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8004cca:	7bbb      	ldrb	r3, [r7, #14]
 8004ccc:	f043 0309 	orr.w	r3, r3, #9
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8004cd4:	f107 0208 	add.w	r2, r7, #8
 8004cd8:	2364      	movs	r3, #100	; 0x64
 8004cda:	9300      	str	r3, [sp, #0]
 8004cdc:	2304      	movs	r3, #4
 8004cde:	214e      	movs	r1, #78	; 0x4e
 8004ce0:	4803      	ldr	r0, [pc, #12]	; (8004cf0 <lcd_send_data+0x5c>)
 8004ce2:	f7fd fee9 	bl	8002ab8 <HAL_I2C_Master_Transmit>
}
 8004ce6:	bf00      	nop
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	2000009c 	.word	0x2000009c

08004cf4 <lcd_clear>:

void lcd_clear (void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8004cfa:	2080      	movs	r0, #128	; 0x80
 8004cfc:	f7ff ff9a 	bl	8004c34 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8004d00:	2300      	movs	r3, #0
 8004d02:	607b      	str	r3, [r7, #4]
 8004d04:	e005      	b.n	8004d12 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8004d06:	2020      	movs	r0, #32
 8004d08:	f7ff ffc4 	bl	8004c94 <lcd_send_data>
	for (int i=0; i<70; i++)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	3301      	adds	r3, #1
 8004d10:	607b      	str	r3, [r7, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b45      	cmp	r3, #69	; 0x45
 8004d16:	ddf6      	ble.n	8004d06 <lcd_clear+0x12>
	}
}
 8004d18:	bf00      	nop
 8004d1a:	bf00      	nop
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b082      	sub	sp, #8
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
 8004d2a:	6039      	str	r1, [r7, #0]
    switch (row)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <lcd_put_cur+0x18>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d005      	beq.n	8004d44 <lcd_put_cur+0x22>
 8004d38:	e009      	b.n	8004d4e <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d40:	603b      	str	r3, [r7, #0]
            break;
 8004d42:	e004      	b.n	8004d4e <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004d4a:	603b      	str	r3, [r7, #0]
            break;
 8004d4c:	bf00      	nop
    }

    lcd_send_cmd (col);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7ff ff6e 	bl	8004c34 <lcd_send_cmd>
}
 8004d58:	bf00      	nop
 8004d5a:	3708      	adds	r7, #8
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <lcd_init>:


void lcd_init (void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8004d64:	2032      	movs	r0, #50	; 0x32
 8004d66:	f7fd fa33 	bl	80021d0 <HAL_Delay>
	lcd_send_cmd (0x30);
 8004d6a:	2030      	movs	r0, #48	; 0x30
 8004d6c:	f7ff ff62 	bl	8004c34 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8004d70:	2005      	movs	r0, #5
 8004d72:	f7fd fa2d 	bl	80021d0 <HAL_Delay>
	lcd_send_cmd (0x30);
 8004d76:	2030      	movs	r0, #48	; 0x30
 8004d78:	f7ff ff5c 	bl	8004c34 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8004d7c:	2001      	movs	r0, #1
 8004d7e:	f7fd fa27 	bl	80021d0 <HAL_Delay>
	lcd_send_cmd (0x30);
 8004d82:	2030      	movs	r0, #48	; 0x30
 8004d84:	f7ff ff56 	bl	8004c34 <lcd_send_cmd>
	HAL_Delay(10);
 8004d88:	200a      	movs	r0, #10
 8004d8a:	f7fd fa21 	bl	80021d0 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8004d8e:	2020      	movs	r0, #32
 8004d90:	f7ff ff50 	bl	8004c34 <lcd_send_cmd>
	HAL_Delay(10);
 8004d94:	200a      	movs	r0, #10
 8004d96:	f7fd fa1b 	bl	80021d0 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8004d9a:	2028      	movs	r0, #40	; 0x28
 8004d9c:	f7ff ff4a 	bl	8004c34 <lcd_send_cmd>
	HAL_Delay(1);
 8004da0:	2001      	movs	r0, #1
 8004da2:	f7fd fa15 	bl	80021d0 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8004da6:	2008      	movs	r0, #8
 8004da8:	f7ff ff44 	bl	8004c34 <lcd_send_cmd>
	HAL_Delay(1);
 8004dac:	2001      	movs	r0, #1
 8004dae:	f7fd fa0f 	bl	80021d0 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8004db2:	2001      	movs	r0, #1
 8004db4:	f7ff ff3e 	bl	8004c34 <lcd_send_cmd>
	HAL_Delay(1);
 8004db8:	2001      	movs	r0, #1
 8004dba:	f7fd fa09 	bl	80021d0 <HAL_Delay>
	HAL_Delay(1);
 8004dbe:	2001      	movs	r0, #1
 8004dc0:	f7fd fa06 	bl	80021d0 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8004dc4:	2006      	movs	r0, #6
 8004dc6:	f7ff ff35 	bl	8004c34 <lcd_send_cmd>
	HAL_Delay(1);
 8004dca:	2001      	movs	r0, #1
 8004dcc:	f7fd fa00 	bl	80021d0 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8004dd0:	200c      	movs	r0, #12
 8004dd2:	f7ff ff2f 	bl	8004c34 <lcd_send_cmd>
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <lcd_send_string>:

void lcd_send_string (char *str)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b082      	sub	sp, #8
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8004de2:	e006      	b.n	8004df2 <lcd_send_string+0x18>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	607a      	str	r2, [r7, #4]
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f7ff ff51 	bl	8004c94 <lcd_send_data>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f4      	bne.n	8004de4 <lcd_send_string+0xa>
}
 8004dfa:	bf00      	nop
 8004dfc:	bf00      	nop
 8004dfe:	3708      	adds	r7, #8
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <siprintf>:
 8004e04:	b40e      	push	{r1, r2, r3}
 8004e06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e0a:	b500      	push	{lr}
 8004e0c:	b09c      	sub	sp, #112	; 0x70
 8004e0e:	ab1d      	add	r3, sp, #116	; 0x74
 8004e10:	9002      	str	r0, [sp, #8]
 8004e12:	9006      	str	r0, [sp, #24]
 8004e14:	9107      	str	r1, [sp, #28]
 8004e16:	9104      	str	r1, [sp, #16]
 8004e18:	4808      	ldr	r0, [pc, #32]	; (8004e3c <siprintf+0x38>)
 8004e1a:	4909      	ldr	r1, [pc, #36]	; (8004e40 <siprintf+0x3c>)
 8004e1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e20:	9105      	str	r1, [sp, #20]
 8004e22:	6800      	ldr	r0, [r0, #0]
 8004e24:	a902      	add	r1, sp, #8
 8004e26:	9301      	str	r3, [sp, #4]
 8004e28:	f000 f98e 	bl	8005148 <_svfiprintf_r>
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	9b02      	ldr	r3, [sp, #8]
 8004e30:	701a      	strb	r2, [r3, #0]
 8004e32:	b01c      	add	sp, #112	; 0x70
 8004e34:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e38:	b003      	add	sp, #12
 8004e3a:	4770      	bx	lr
 8004e3c:	20000078 	.word	0x20000078
 8004e40:	ffff0208 	.word	0xffff0208

08004e44 <memset>:
 8004e44:	4603      	mov	r3, r0
 8004e46:	4402      	add	r2, r0
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d100      	bne.n	8004e4e <memset+0xa>
 8004e4c:	4770      	bx	lr
 8004e4e:	f803 1b01 	strb.w	r1, [r3], #1
 8004e52:	e7f9      	b.n	8004e48 <memset+0x4>

08004e54 <__errno>:
 8004e54:	4b01      	ldr	r3, [pc, #4]	; (8004e5c <__errno+0x8>)
 8004e56:	6818      	ldr	r0, [r3, #0]
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	20000078 	.word	0x20000078

08004e60 <__libc_init_array>:
 8004e60:	b570      	push	{r4, r5, r6, lr}
 8004e62:	2600      	movs	r6, #0
 8004e64:	4d0c      	ldr	r5, [pc, #48]	; (8004e98 <__libc_init_array+0x38>)
 8004e66:	4c0d      	ldr	r4, [pc, #52]	; (8004e9c <__libc_init_array+0x3c>)
 8004e68:	1b64      	subs	r4, r4, r5
 8004e6a:	10a4      	asrs	r4, r4, #2
 8004e6c:	42a6      	cmp	r6, r4
 8004e6e:	d109      	bne.n	8004e84 <__libc_init_array+0x24>
 8004e70:	f000 fc7a 	bl	8005768 <_init>
 8004e74:	2600      	movs	r6, #0
 8004e76:	4d0a      	ldr	r5, [pc, #40]	; (8004ea0 <__libc_init_array+0x40>)
 8004e78:	4c0a      	ldr	r4, [pc, #40]	; (8004ea4 <__libc_init_array+0x44>)
 8004e7a:	1b64      	subs	r4, r4, r5
 8004e7c:	10a4      	asrs	r4, r4, #2
 8004e7e:	42a6      	cmp	r6, r4
 8004e80:	d105      	bne.n	8004e8e <__libc_init_array+0x2e>
 8004e82:	bd70      	pop	{r4, r5, r6, pc}
 8004e84:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e88:	4798      	blx	r3
 8004e8a:	3601      	adds	r6, #1
 8004e8c:	e7ee      	b.n	8004e6c <__libc_init_array+0xc>
 8004e8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e92:	4798      	blx	r3
 8004e94:	3601      	adds	r6, #1
 8004e96:	e7f2      	b.n	8004e7e <__libc_init_array+0x1e>
 8004e98:	080058d8 	.word	0x080058d8
 8004e9c:	080058d8 	.word	0x080058d8
 8004ea0:	080058d8 	.word	0x080058d8
 8004ea4:	080058dc 	.word	0x080058dc

08004ea8 <__retarget_lock_acquire_recursive>:
 8004ea8:	4770      	bx	lr

08004eaa <__retarget_lock_release_recursive>:
 8004eaa:	4770      	bx	lr

08004eac <_free_r>:
 8004eac:	b538      	push	{r3, r4, r5, lr}
 8004eae:	4605      	mov	r5, r0
 8004eb0:	2900      	cmp	r1, #0
 8004eb2:	d040      	beq.n	8004f36 <_free_r+0x8a>
 8004eb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004eb8:	1f0c      	subs	r4, r1, #4
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	bfb8      	it	lt
 8004ebe:	18e4      	addlt	r4, r4, r3
 8004ec0:	f000 f8dc 	bl	800507c <__malloc_lock>
 8004ec4:	4a1c      	ldr	r2, [pc, #112]	; (8004f38 <_free_r+0x8c>)
 8004ec6:	6813      	ldr	r3, [r2, #0]
 8004ec8:	b933      	cbnz	r3, 8004ed8 <_free_r+0x2c>
 8004eca:	6063      	str	r3, [r4, #4]
 8004ecc:	6014      	str	r4, [r2, #0]
 8004ece:	4628      	mov	r0, r5
 8004ed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ed4:	f000 b8d8 	b.w	8005088 <__malloc_unlock>
 8004ed8:	42a3      	cmp	r3, r4
 8004eda:	d908      	bls.n	8004eee <_free_r+0x42>
 8004edc:	6820      	ldr	r0, [r4, #0]
 8004ede:	1821      	adds	r1, r4, r0
 8004ee0:	428b      	cmp	r3, r1
 8004ee2:	bf01      	itttt	eq
 8004ee4:	6819      	ldreq	r1, [r3, #0]
 8004ee6:	685b      	ldreq	r3, [r3, #4]
 8004ee8:	1809      	addeq	r1, r1, r0
 8004eea:	6021      	streq	r1, [r4, #0]
 8004eec:	e7ed      	b.n	8004eca <_free_r+0x1e>
 8004eee:	461a      	mov	r2, r3
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	b10b      	cbz	r3, 8004ef8 <_free_r+0x4c>
 8004ef4:	42a3      	cmp	r3, r4
 8004ef6:	d9fa      	bls.n	8004eee <_free_r+0x42>
 8004ef8:	6811      	ldr	r1, [r2, #0]
 8004efa:	1850      	adds	r0, r2, r1
 8004efc:	42a0      	cmp	r0, r4
 8004efe:	d10b      	bne.n	8004f18 <_free_r+0x6c>
 8004f00:	6820      	ldr	r0, [r4, #0]
 8004f02:	4401      	add	r1, r0
 8004f04:	1850      	adds	r0, r2, r1
 8004f06:	4283      	cmp	r3, r0
 8004f08:	6011      	str	r1, [r2, #0]
 8004f0a:	d1e0      	bne.n	8004ece <_free_r+0x22>
 8004f0c:	6818      	ldr	r0, [r3, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	4408      	add	r0, r1
 8004f12:	6010      	str	r0, [r2, #0]
 8004f14:	6053      	str	r3, [r2, #4]
 8004f16:	e7da      	b.n	8004ece <_free_r+0x22>
 8004f18:	d902      	bls.n	8004f20 <_free_r+0x74>
 8004f1a:	230c      	movs	r3, #12
 8004f1c:	602b      	str	r3, [r5, #0]
 8004f1e:	e7d6      	b.n	8004ece <_free_r+0x22>
 8004f20:	6820      	ldr	r0, [r4, #0]
 8004f22:	1821      	adds	r1, r4, r0
 8004f24:	428b      	cmp	r3, r1
 8004f26:	bf01      	itttt	eq
 8004f28:	6819      	ldreq	r1, [r3, #0]
 8004f2a:	685b      	ldreq	r3, [r3, #4]
 8004f2c:	1809      	addeq	r1, r1, r0
 8004f2e:	6021      	streq	r1, [r4, #0]
 8004f30:	6063      	str	r3, [r4, #4]
 8004f32:	6054      	str	r4, [r2, #4]
 8004f34:	e7cb      	b.n	8004ece <_free_r+0x22>
 8004f36:	bd38      	pop	{r3, r4, r5, pc}
 8004f38:	200004a0 	.word	0x200004a0

08004f3c <sbrk_aligned>:
 8004f3c:	b570      	push	{r4, r5, r6, lr}
 8004f3e:	4e0e      	ldr	r6, [pc, #56]	; (8004f78 <sbrk_aligned+0x3c>)
 8004f40:	460c      	mov	r4, r1
 8004f42:	6831      	ldr	r1, [r6, #0]
 8004f44:	4605      	mov	r5, r0
 8004f46:	b911      	cbnz	r1, 8004f4e <sbrk_aligned+0x12>
 8004f48:	f000 fbaa 	bl	80056a0 <_sbrk_r>
 8004f4c:	6030      	str	r0, [r6, #0]
 8004f4e:	4621      	mov	r1, r4
 8004f50:	4628      	mov	r0, r5
 8004f52:	f000 fba5 	bl	80056a0 <_sbrk_r>
 8004f56:	1c43      	adds	r3, r0, #1
 8004f58:	d00a      	beq.n	8004f70 <sbrk_aligned+0x34>
 8004f5a:	1cc4      	adds	r4, r0, #3
 8004f5c:	f024 0403 	bic.w	r4, r4, #3
 8004f60:	42a0      	cmp	r0, r4
 8004f62:	d007      	beq.n	8004f74 <sbrk_aligned+0x38>
 8004f64:	1a21      	subs	r1, r4, r0
 8004f66:	4628      	mov	r0, r5
 8004f68:	f000 fb9a 	bl	80056a0 <_sbrk_r>
 8004f6c:	3001      	adds	r0, #1
 8004f6e:	d101      	bne.n	8004f74 <sbrk_aligned+0x38>
 8004f70:	f04f 34ff 	mov.w	r4, #4294967295
 8004f74:	4620      	mov	r0, r4
 8004f76:	bd70      	pop	{r4, r5, r6, pc}
 8004f78:	200004a4 	.word	0x200004a4

08004f7c <_malloc_r>:
 8004f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f80:	1ccd      	adds	r5, r1, #3
 8004f82:	f025 0503 	bic.w	r5, r5, #3
 8004f86:	3508      	adds	r5, #8
 8004f88:	2d0c      	cmp	r5, #12
 8004f8a:	bf38      	it	cc
 8004f8c:	250c      	movcc	r5, #12
 8004f8e:	2d00      	cmp	r5, #0
 8004f90:	4607      	mov	r7, r0
 8004f92:	db01      	blt.n	8004f98 <_malloc_r+0x1c>
 8004f94:	42a9      	cmp	r1, r5
 8004f96:	d905      	bls.n	8004fa4 <_malloc_r+0x28>
 8004f98:	230c      	movs	r3, #12
 8004f9a:	2600      	movs	r6, #0
 8004f9c:	603b      	str	r3, [r7, #0]
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fa4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005078 <_malloc_r+0xfc>
 8004fa8:	f000 f868 	bl	800507c <__malloc_lock>
 8004fac:	f8d8 3000 	ldr.w	r3, [r8]
 8004fb0:	461c      	mov	r4, r3
 8004fb2:	bb5c      	cbnz	r4, 800500c <_malloc_r+0x90>
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	4638      	mov	r0, r7
 8004fb8:	f7ff ffc0 	bl	8004f3c <sbrk_aligned>
 8004fbc:	1c43      	adds	r3, r0, #1
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	d155      	bne.n	800506e <_malloc_r+0xf2>
 8004fc2:	f8d8 4000 	ldr.w	r4, [r8]
 8004fc6:	4626      	mov	r6, r4
 8004fc8:	2e00      	cmp	r6, #0
 8004fca:	d145      	bne.n	8005058 <_malloc_r+0xdc>
 8004fcc:	2c00      	cmp	r4, #0
 8004fce:	d048      	beq.n	8005062 <_malloc_r+0xe6>
 8004fd0:	6823      	ldr	r3, [r4, #0]
 8004fd2:	4631      	mov	r1, r6
 8004fd4:	4638      	mov	r0, r7
 8004fd6:	eb04 0903 	add.w	r9, r4, r3
 8004fda:	f000 fb61 	bl	80056a0 <_sbrk_r>
 8004fde:	4581      	cmp	r9, r0
 8004fe0:	d13f      	bne.n	8005062 <_malloc_r+0xe6>
 8004fe2:	6821      	ldr	r1, [r4, #0]
 8004fe4:	4638      	mov	r0, r7
 8004fe6:	1a6d      	subs	r5, r5, r1
 8004fe8:	4629      	mov	r1, r5
 8004fea:	f7ff ffa7 	bl	8004f3c <sbrk_aligned>
 8004fee:	3001      	adds	r0, #1
 8004ff0:	d037      	beq.n	8005062 <_malloc_r+0xe6>
 8004ff2:	6823      	ldr	r3, [r4, #0]
 8004ff4:	442b      	add	r3, r5
 8004ff6:	6023      	str	r3, [r4, #0]
 8004ff8:	f8d8 3000 	ldr.w	r3, [r8]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d038      	beq.n	8005072 <_malloc_r+0xf6>
 8005000:	685a      	ldr	r2, [r3, #4]
 8005002:	42a2      	cmp	r2, r4
 8005004:	d12b      	bne.n	800505e <_malloc_r+0xe2>
 8005006:	2200      	movs	r2, #0
 8005008:	605a      	str	r2, [r3, #4]
 800500a:	e00f      	b.n	800502c <_malloc_r+0xb0>
 800500c:	6822      	ldr	r2, [r4, #0]
 800500e:	1b52      	subs	r2, r2, r5
 8005010:	d41f      	bmi.n	8005052 <_malloc_r+0xd6>
 8005012:	2a0b      	cmp	r2, #11
 8005014:	d917      	bls.n	8005046 <_malloc_r+0xca>
 8005016:	1961      	adds	r1, r4, r5
 8005018:	42a3      	cmp	r3, r4
 800501a:	6025      	str	r5, [r4, #0]
 800501c:	bf18      	it	ne
 800501e:	6059      	strne	r1, [r3, #4]
 8005020:	6863      	ldr	r3, [r4, #4]
 8005022:	bf08      	it	eq
 8005024:	f8c8 1000 	streq.w	r1, [r8]
 8005028:	5162      	str	r2, [r4, r5]
 800502a:	604b      	str	r3, [r1, #4]
 800502c:	4638      	mov	r0, r7
 800502e:	f104 060b 	add.w	r6, r4, #11
 8005032:	f000 f829 	bl	8005088 <__malloc_unlock>
 8005036:	f026 0607 	bic.w	r6, r6, #7
 800503a:	1d23      	adds	r3, r4, #4
 800503c:	1af2      	subs	r2, r6, r3
 800503e:	d0ae      	beq.n	8004f9e <_malloc_r+0x22>
 8005040:	1b9b      	subs	r3, r3, r6
 8005042:	50a3      	str	r3, [r4, r2]
 8005044:	e7ab      	b.n	8004f9e <_malloc_r+0x22>
 8005046:	42a3      	cmp	r3, r4
 8005048:	6862      	ldr	r2, [r4, #4]
 800504a:	d1dd      	bne.n	8005008 <_malloc_r+0x8c>
 800504c:	f8c8 2000 	str.w	r2, [r8]
 8005050:	e7ec      	b.n	800502c <_malloc_r+0xb0>
 8005052:	4623      	mov	r3, r4
 8005054:	6864      	ldr	r4, [r4, #4]
 8005056:	e7ac      	b.n	8004fb2 <_malloc_r+0x36>
 8005058:	4634      	mov	r4, r6
 800505a:	6876      	ldr	r6, [r6, #4]
 800505c:	e7b4      	b.n	8004fc8 <_malloc_r+0x4c>
 800505e:	4613      	mov	r3, r2
 8005060:	e7cc      	b.n	8004ffc <_malloc_r+0x80>
 8005062:	230c      	movs	r3, #12
 8005064:	4638      	mov	r0, r7
 8005066:	603b      	str	r3, [r7, #0]
 8005068:	f000 f80e 	bl	8005088 <__malloc_unlock>
 800506c:	e797      	b.n	8004f9e <_malloc_r+0x22>
 800506e:	6025      	str	r5, [r4, #0]
 8005070:	e7dc      	b.n	800502c <_malloc_r+0xb0>
 8005072:	605b      	str	r3, [r3, #4]
 8005074:	deff      	udf	#255	; 0xff
 8005076:	bf00      	nop
 8005078:	200004a0 	.word	0x200004a0

0800507c <__malloc_lock>:
 800507c:	4801      	ldr	r0, [pc, #4]	; (8005084 <__malloc_lock+0x8>)
 800507e:	f7ff bf13 	b.w	8004ea8 <__retarget_lock_acquire_recursive>
 8005082:	bf00      	nop
 8005084:	2000049c 	.word	0x2000049c

08005088 <__malloc_unlock>:
 8005088:	4801      	ldr	r0, [pc, #4]	; (8005090 <__malloc_unlock+0x8>)
 800508a:	f7ff bf0e 	b.w	8004eaa <__retarget_lock_release_recursive>
 800508e:	bf00      	nop
 8005090:	2000049c 	.word	0x2000049c

08005094 <__ssputs_r>:
 8005094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005098:	461f      	mov	r7, r3
 800509a:	688e      	ldr	r6, [r1, #8]
 800509c:	4682      	mov	sl, r0
 800509e:	42be      	cmp	r6, r7
 80050a0:	460c      	mov	r4, r1
 80050a2:	4690      	mov	r8, r2
 80050a4:	680b      	ldr	r3, [r1, #0]
 80050a6:	d82c      	bhi.n	8005102 <__ssputs_r+0x6e>
 80050a8:	898a      	ldrh	r2, [r1, #12]
 80050aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80050ae:	d026      	beq.n	80050fe <__ssputs_r+0x6a>
 80050b0:	6965      	ldr	r5, [r4, #20]
 80050b2:	6909      	ldr	r1, [r1, #16]
 80050b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80050b8:	eba3 0901 	sub.w	r9, r3, r1
 80050bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050c0:	1c7b      	adds	r3, r7, #1
 80050c2:	444b      	add	r3, r9
 80050c4:	106d      	asrs	r5, r5, #1
 80050c6:	429d      	cmp	r5, r3
 80050c8:	bf38      	it	cc
 80050ca:	461d      	movcc	r5, r3
 80050cc:	0553      	lsls	r3, r2, #21
 80050ce:	d527      	bpl.n	8005120 <__ssputs_r+0x8c>
 80050d0:	4629      	mov	r1, r5
 80050d2:	f7ff ff53 	bl	8004f7c <_malloc_r>
 80050d6:	4606      	mov	r6, r0
 80050d8:	b360      	cbz	r0, 8005134 <__ssputs_r+0xa0>
 80050da:	464a      	mov	r2, r9
 80050dc:	6921      	ldr	r1, [r4, #16]
 80050de:	f000 fafd 	bl	80056dc <memcpy>
 80050e2:	89a3      	ldrh	r3, [r4, #12]
 80050e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80050e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050ec:	81a3      	strh	r3, [r4, #12]
 80050ee:	6126      	str	r6, [r4, #16]
 80050f0:	444e      	add	r6, r9
 80050f2:	6026      	str	r6, [r4, #0]
 80050f4:	463e      	mov	r6, r7
 80050f6:	6165      	str	r5, [r4, #20]
 80050f8:	eba5 0509 	sub.w	r5, r5, r9
 80050fc:	60a5      	str	r5, [r4, #8]
 80050fe:	42be      	cmp	r6, r7
 8005100:	d900      	bls.n	8005104 <__ssputs_r+0x70>
 8005102:	463e      	mov	r6, r7
 8005104:	4632      	mov	r2, r6
 8005106:	4641      	mov	r1, r8
 8005108:	6820      	ldr	r0, [r4, #0]
 800510a:	f000 faaf 	bl	800566c <memmove>
 800510e:	2000      	movs	r0, #0
 8005110:	68a3      	ldr	r3, [r4, #8]
 8005112:	1b9b      	subs	r3, r3, r6
 8005114:	60a3      	str	r3, [r4, #8]
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	4433      	add	r3, r6
 800511a:	6023      	str	r3, [r4, #0]
 800511c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005120:	462a      	mov	r2, r5
 8005122:	f000 fae9 	bl	80056f8 <_realloc_r>
 8005126:	4606      	mov	r6, r0
 8005128:	2800      	cmp	r0, #0
 800512a:	d1e0      	bne.n	80050ee <__ssputs_r+0x5a>
 800512c:	4650      	mov	r0, sl
 800512e:	6921      	ldr	r1, [r4, #16]
 8005130:	f7ff febc 	bl	8004eac <_free_r>
 8005134:	230c      	movs	r3, #12
 8005136:	f8ca 3000 	str.w	r3, [sl]
 800513a:	89a3      	ldrh	r3, [r4, #12]
 800513c:	f04f 30ff 	mov.w	r0, #4294967295
 8005140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005144:	81a3      	strh	r3, [r4, #12]
 8005146:	e7e9      	b.n	800511c <__ssputs_r+0x88>

08005148 <_svfiprintf_r>:
 8005148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800514c:	4698      	mov	r8, r3
 800514e:	898b      	ldrh	r3, [r1, #12]
 8005150:	4607      	mov	r7, r0
 8005152:	061b      	lsls	r3, r3, #24
 8005154:	460d      	mov	r5, r1
 8005156:	4614      	mov	r4, r2
 8005158:	b09d      	sub	sp, #116	; 0x74
 800515a:	d50e      	bpl.n	800517a <_svfiprintf_r+0x32>
 800515c:	690b      	ldr	r3, [r1, #16]
 800515e:	b963      	cbnz	r3, 800517a <_svfiprintf_r+0x32>
 8005160:	2140      	movs	r1, #64	; 0x40
 8005162:	f7ff ff0b 	bl	8004f7c <_malloc_r>
 8005166:	6028      	str	r0, [r5, #0]
 8005168:	6128      	str	r0, [r5, #16]
 800516a:	b920      	cbnz	r0, 8005176 <_svfiprintf_r+0x2e>
 800516c:	230c      	movs	r3, #12
 800516e:	603b      	str	r3, [r7, #0]
 8005170:	f04f 30ff 	mov.w	r0, #4294967295
 8005174:	e0d0      	b.n	8005318 <_svfiprintf_r+0x1d0>
 8005176:	2340      	movs	r3, #64	; 0x40
 8005178:	616b      	str	r3, [r5, #20]
 800517a:	2300      	movs	r3, #0
 800517c:	9309      	str	r3, [sp, #36]	; 0x24
 800517e:	2320      	movs	r3, #32
 8005180:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005184:	2330      	movs	r3, #48	; 0x30
 8005186:	f04f 0901 	mov.w	r9, #1
 800518a:	f8cd 800c 	str.w	r8, [sp, #12]
 800518e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8005330 <_svfiprintf_r+0x1e8>
 8005192:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005196:	4623      	mov	r3, r4
 8005198:	469a      	mov	sl, r3
 800519a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800519e:	b10a      	cbz	r2, 80051a4 <_svfiprintf_r+0x5c>
 80051a0:	2a25      	cmp	r2, #37	; 0x25
 80051a2:	d1f9      	bne.n	8005198 <_svfiprintf_r+0x50>
 80051a4:	ebba 0b04 	subs.w	fp, sl, r4
 80051a8:	d00b      	beq.n	80051c2 <_svfiprintf_r+0x7a>
 80051aa:	465b      	mov	r3, fp
 80051ac:	4622      	mov	r2, r4
 80051ae:	4629      	mov	r1, r5
 80051b0:	4638      	mov	r0, r7
 80051b2:	f7ff ff6f 	bl	8005094 <__ssputs_r>
 80051b6:	3001      	adds	r0, #1
 80051b8:	f000 80a9 	beq.w	800530e <_svfiprintf_r+0x1c6>
 80051bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051be:	445a      	add	r2, fp
 80051c0:	9209      	str	r2, [sp, #36]	; 0x24
 80051c2:	f89a 3000 	ldrb.w	r3, [sl]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f000 80a1 	beq.w	800530e <_svfiprintf_r+0x1c6>
 80051cc:	2300      	movs	r3, #0
 80051ce:	f04f 32ff 	mov.w	r2, #4294967295
 80051d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051d6:	f10a 0a01 	add.w	sl, sl, #1
 80051da:	9304      	str	r3, [sp, #16]
 80051dc:	9307      	str	r3, [sp, #28]
 80051de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80051e2:	931a      	str	r3, [sp, #104]	; 0x68
 80051e4:	4654      	mov	r4, sl
 80051e6:	2205      	movs	r2, #5
 80051e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051ec:	4850      	ldr	r0, [pc, #320]	; (8005330 <_svfiprintf_r+0x1e8>)
 80051ee:	f000 fa67 	bl	80056c0 <memchr>
 80051f2:	9a04      	ldr	r2, [sp, #16]
 80051f4:	b9d8      	cbnz	r0, 800522e <_svfiprintf_r+0xe6>
 80051f6:	06d0      	lsls	r0, r2, #27
 80051f8:	bf44      	itt	mi
 80051fa:	2320      	movmi	r3, #32
 80051fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005200:	0711      	lsls	r1, r2, #28
 8005202:	bf44      	itt	mi
 8005204:	232b      	movmi	r3, #43	; 0x2b
 8005206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800520a:	f89a 3000 	ldrb.w	r3, [sl]
 800520e:	2b2a      	cmp	r3, #42	; 0x2a
 8005210:	d015      	beq.n	800523e <_svfiprintf_r+0xf6>
 8005212:	4654      	mov	r4, sl
 8005214:	2000      	movs	r0, #0
 8005216:	f04f 0c0a 	mov.w	ip, #10
 800521a:	9a07      	ldr	r2, [sp, #28]
 800521c:	4621      	mov	r1, r4
 800521e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005222:	3b30      	subs	r3, #48	; 0x30
 8005224:	2b09      	cmp	r3, #9
 8005226:	d94d      	bls.n	80052c4 <_svfiprintf_r+0x17c>
 8005228:	b1b0      	cbz	r0, 8005258 <_svfiprintf_r+0x110>
 800522a:	9207      	str	r2, [sp, #28]
 800522c:	e014      	b.n	8005258 <_svfiprintf_r+0x110>
 800522e:	eba0 0308 	sub.w	r3, r0, r8
 8005232:	fa09 f303 	lsl.w	r3, r9, r3
 8005236:	4313      	orrs	r3, r2
 8005238:	46a2      	mov	sl, r4
 800523a:	9304      	str	r3, [sp, #16]
 800523c:	e7d2      	b.n	80051e4 <_svfiprintf_r+0x9c>
 800523e:	9b03      	ldr	r3, [sp, #12]
 8005240:	1d19      	adds	r1, r3, #4
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	9103      	str	r1, [sp, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	bfbb      	ittet	lt
 800524a:	425b      	neglt	r3, r3
 800524c:	f042 0202 	orrlt.w	r2, r2, #2
 8005250:	9307      	strge	r3, [sp, #28]
 8005252:	9307      	strlt	r3, [sp, #28]
 8005254:	bfb8      	it	lt
 8005256:	9204      	strlt	r2, [sp, #16]
 8005258:	7823      	ldrb	r3, [r4, #0]
 800525a:	2b2e      	cmp	r3, #46	; 0x2e
 800525c:	d10c      	bne.n	8005278 <_svfiprintf_r+0x130>
 800525e:	7863      	ldrb	r3, [r4, #1]
 8005260:	2b2a      	cmp	r3, #42	; 0x2a
 8005262:	d134      	bne.n	80052ce <_svfiprintf_r+0x186>
 8005264:	9b03      	ldr	r3, [sp, #12]
 8005266:	3402      	adds	r4, #2
 8005268:	1d1a      	adds	r2, r3, #4
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	9203      	str	r2, [sp, #12]
 800526e:	2b00      	cmp	r3, #0
 8005270:	bfb8      	it	lt
 8005272:	f04f 33ff 	movlt.w	r3, #4294967295
 8005276:	9305      	str	r3, [sp, #20]
 8005278:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8005334 <_svfiprintf_r+0x1ec>
 800527c:	2203      	movs	r2, #3
 800527e:	4650      	mov	r0, sl
 8005280:	7821      	ldrb	r1, [r4, #0]
 8005282:	f000 fa1d 	bl	80056c0 <memchr>
 8005286:	b138      	cbz	r0, 8005298 <_svfiprintf_r+0x150>
 8005288:	2240      	movs	r2, #64	; 0x40
 800528a:	9b04      	ldr	r3, [sp, #16]
 800528c:	eba0 000a 	sub.w	r0, r0, sl
 8005290:	4082      	lsls	r2, r0
 8005292:	4313      	orrs	r3, r2
 8005294:	3401      	adds	r4, #1
 8005296:	9304      	str	r3, [sp, #16]
 8005298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800529c:	2206      	movs	r2, #6
 800529e:	4826      	ldr	r0, [pc, #152]	; (8005338 <_svfiprintf_r+0x1f0>)
 80052a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052a4:	f000 fa0c 	bl	80056c0 <memchr>
 80052a8:	2800      	cmp	r0, #0
 80052aa:	d038      	beq.n	800531e <_svfiprintf_r+0x1d6>
 80052ac:	4b23      	ldr	r3, [pc, #140]	; (800533c <_svfiprintf_r+0x1f4>)
 80052ae:	bb1b      	cbnz	r3, 80052f8 <_svfiprintf_r+0x1b0>
 80052b0:	9b03      	ldr	r3, [sp, #12]
 80052b2:	3307      	adds	r3, #7
 80052b4:	f023 0307 	bic.w	r3, r3, #7
 80052b8:	3308      	adds	r3, #8
 80052ba:	9303      	str	r3, [sp, #12]
 80052bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052be:	4433      	add	r3, r6
 80052c0:	9309      	str	r3, [sp, #36]	; 0x24
 80052c2:	e768      	b.n	8005196 <_svfiprintf_r+0x4e>
 80052c4:	460c      	mov	r4, r1
 80052c6:	2001      	movs	r0, #1
 80052c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80052cc:	e7a6      	b.n	800521c <_svfiprintf_r+0xd4>
 80052ce:	2300      	movs	r3, #0
 80052d0:	f04f 0c0a 	mov.w	ip, #10
 80052d4:	4619      	mov	r1, r3
 80052d6:	3401      	adds	r4, #1
 80052d8:	9305      	str	r3, [sp, #20]
 80052da:	4620      	mov	r0, r4
 80052dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052e0:	3a30      	subs	r2, #48	; 0x30
 80052e2:	2a09      	cmp	r2, #9
 80052e4:	d903      	bls.n	80052ee <_svfiprintf_r+0x1a6>
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d0c6      	beq.n	8005278 <_svfiprintf_r+0x130>
 80052ea:	9105      	str	r1, [sp, #20]
 80052ec:	e7c4      	b.n	8005278 <_svfiprintf_r+0x130>
 80052ee:	4604      	mov	r4, r0
 80052f0:	2301      	movs	r3, #1
 80052f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80052f6:	e7f0      	b.n	80052da <_svfiprintf_r+0x192>
 80052f8:	ab03      	add	r3, sp, #12
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	462a      	mov	r2, r5
 80052fe:	4638      	mov	r0, r7
 8005300:	4b0f      	ldr	r3, [pc, #60]	; (8005340 <_svfiprintf_r+0x1f8>)
 8005302:	a904      	add	r1, sp, #16
 8005304:	f3af 8000 	nop.w
 8005308:	1c42      	adds	r2, r0, #1
 800530a:	4606      	mov	r6, r0
 800530c:	d1d6      	bne.n	80052bc <_svfiprintf_r+0x174>
 800530e:	89ab      	ldrh	r3, [r5, #12]
 8005310:	065b      	lsls	r3, r3, #25
 8005312:	f53f af2d 	bmi.w	8005170 <_svfiprintf_r+0x28>
 8005316:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005318:	b01d      	add	sp, #116	; 0x74
 800531a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800531e:	ab03      	add	r3, sp, #12
 8005320:	9300      	str	r3, [sp, #0]
 8005322:	462a      	mov	r2, r5
 8005324:	4638      	mov	r0, r7
 8005326:	4b06      	ldr	r3, [pc, #24]	; (8005340 <_svfiprintf_r+0x1f8>)
 8005328:	a904      	add	r1, sp, #16
 800532a:	f000 f87d 	bl	8005428 <_printf_i>
 800532e:	e7eb      	b.n	8005308 <_svfiprintf_r+0x1c0>
 8005330:	080058a2 	.word	0x080058a2
 8005334:	080058a8 	.word	0x080058a8
 8005338:	080058ac 	.word	0x080058ac
 800533c:	00000000 	.word	0x00000000
 8005340:	08005095 	.word	0x08005095

08005344 <_printf_common>:
 8005344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005348:	4616      	mov	r6, r2
 800534a:	4699      	mov	r9, r3
 800534c:	688a      	ldr	r2, [r1, #8]
 800534e:	690b      	ldr	r3, [r1, #16]
 8005350:	4607      	mov	r7, r0
 8005352:	4293      	cmp	r3, r2
 8005354:	bfb8      	it	lt
 8005356:	4613      	movlt	r3, r2
 8005358:	6033      	str	r3, [r6, #0]
 800535a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800535e:	460c      	mov	r4, r1
 8005360:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005364:	b10a      	cbz	r2, 800536a <_printf_common+0x26>
 8005366:	3301      	adds	r3, #1
 8005368:	6033      	str	r3, [r6, #0]
 800536a:	6823      	ldr	r3, [r4, #0]
 800536c:	0699      	lsls	r1, r3, #26
 800536e:	bf42      	ittt	mi
 8005370:	6833      	ldrmi	r3, [r6, #0]
 8005372:	3302      	addmi	r3, #2
 8005374:	6033      	strmi	r3, [r6, #0]
 8005376:	6825      	ldr	r5, [r4, #0]
 8005378:	f015 0506 	ands.w	r5, r5, #6
 800537c:	d106      	bne.n	800538c <_printf_common+0x48>
 800537e:	f104 0a19 	add.w	sl, r4, #25
 8005382:	68e3      	ldr	r3, [r4, #12]
 8005384:	6832      	ldr	r2, [r6, #0]
 8005386:	1a9b      	subs	r3, r3, r2
 8005388:	42ab      	cmp	r3, r5
 800538a:	dc2b      	bgt.n	80053e4 <_printf_common+0xa0>
 800538c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005390:	1e13      	subs	r3, r2, #0
 8005392:	6822      	ldr	r2, [r4, #0]
 8005394:	bf18      	it	ne
 8005396:	2301      	movne	r3, #1
 8005398:	0692      	lsls	r2, r2, #26
 800539a:	d430      	bmi.n	80053fe <_printf_common+0xba>
 800539c:	4649      	mov	r1, r9
 800539e:	4638      	mov	r0, r7
 80053a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053a4:	47c0      	blx	r8
 80053a6:	3001      	adds	r0, #1
 80053a8:	d023      	beq.n	80053f2 <_printf_common+0xae>
 80053aa:	6823      	ldr	r3, [r4, #0]
 80053ac:	6922      	ldr	r2, [r4, #16]
 80053ae:	f003 0306 	and.w	r3, r3, #6
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	bf14      	ite	ne
 80053b6:	2500      	movne	r5, #0
 80053b8:	6833      	ldreq	r3, [r6, #0]
 80053ba:	f04f 0600 	mov.w	r6, #0
 80053be:	bf08      	it	eq
 80053c0:	68e5      	ldreq	r5, [r4, #12]
 80053c2:	f104 041a 	add.w	r4, r4, #26
 80053c6:	bf08      	it	eq
 80053c8:	1aed      	subeq	r5, r5, r3
 80053ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80053ce:	bf08      	it	eq
 80053d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053d4:	4293      	cmp	r3, r2
 80053d6:	bfc4      	itt	gt
 80053d8:	1a9b      	subgt	r3, r3, r2
 80053da:	18ed      	addgt	r5, r5, r3
 80053dc:	42b5      	cmp	r5, r6
 80053de:	d11a      	bne.n	8005416 <_printf_common+0xd2>
 80053e0:	2000      	movs	r0, #0
 80053e2:	e008      	b.n	80053f6 <_printf_common+0xb2>
 80053e4:	2301      	movs	r3, #1
 80053e6:	4652      	mov	r2, sl
 80053e8:	4649      	mov	r1, r9
 80053ea:	4638      	mov	r0, r7
 80053ec:	47c0      	blx	r8
 80053ee:	3001      	adds	r0, #1
 80053f0:	d103      	bne.n	80053fa <_printf_common+0xb6>
 80053f2:	f04f 30ff 	mov.w	r0, #4294967295
 80053f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053fa:	3501      	adds	r5, #1
 80053fc:	e7c1      	b.n	8005382 <_printf_common+0x3e>
 80053fe:	2030      	movs	r0, #48	; 0x30
 8005400:	18e1      	adds	r1, r4, r3
 8005402:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005406:	1c5a      	adds	r2, r3, #1
 8005408:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800540c:	4422      	add	r2, r4
 800540e:	3302      	adds	r3, #2
 8005410:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005414:	e7c2      	b.n	800539c <_printf_common+0x58>
 8005416:	2301      	movs	r3, #1
 8005418:	4622      	mov	r2, r4
 800541a:	4649      	mov	r1, r9
 800541c:	4638      	mov	r0, r7
 800541e:	47c0      	blx	r8
 8005420:	3001      	adds	r0, #1
 8005422:	d0e6      	beq.n	80053f2 <_printf_common+0xae>
 8005424:	3601      	adds	r6, #1
 8005426:	e7d9      	b.n	80053dc <_printf_common+0x98>

08005428 <_printf_i>:
 8005428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800542c:	7e0f      	ldrb	r7, [r1, #24]
 800542e:	4691      	mov	r9, r2
 8005430:	2f78      	cmp	r7, #120	; 0x78
 8005432:	4680      	mov	r8, r0
 8005434:	460c      	mov	r4, r1
 8005436:	469a      	mov	sl, r3
 8005438:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800543a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800543e:	d807      	bhi.n	8005450 <_printf_i+0x28>
 8005440:	2f62      	cmp	r7, #98	; 0x62
 8005442:	d80a      	bhi.n	800545a <_printf_i+0x32>
 8005444:	2f00      	cmp	r7, #0
 8005446:	f000 80d5 	beq.w	80055f4 <_printf_i+0x1cc>
 800544a:	2f58      	cmp	r7, #88	; 0x58
 800544c:	f000 80c1 	beq.w	80055d2 <_printf_i+0x1aa>
 8005450:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005454:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005458:	e03a      	b.n	80054d0 <_printf_i+0xa8>
 800545a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800545e:	2b15      	cmp	r3, #21
 8005460:	d8f6      	bhi.n	8005450 <_printf_i+0x28>
 8005462:	a101      	add	r1, pc, #4	; (adr r1, 8005468 <_printf_i+0x40>)
 8005464:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005468:	080054c1 	.word	0x080054c1
 800546c:	080054d5 	.word	0x080054d5
 8005470:	08005451 	.word	0x08005451
 8005474:	08005451 	.word	0x08005451
 8005478:	08005451 	.word	0x08005451
 800547c:	08005451 	.word	0x08005451
 8005480:	080054d5 	.word	0x080054d5
 8005484:	08005451 	.word	0x08005451
 8005488:	08005451 	.word	0x08005451
 800548c:	08005451 	.word	0x08005451
 8005490:	08005451 	.word	0x08005451
 8005494:	080055db 	.word	0x080055db
 8005498:	08005501 	.word	0x08005501
 800549c:	08005595 	.word	0x08005595
 80054a0:	08005451 	.word	0x08005451
 80054a4:	08005451 	.word	0x08005451
 80054a8:	080055fd 	.word	0x080055fd
 80054ac:	08005451 	.word	0x08005451
 80054b0:	08005501 	.word	0x08005501
 80054b4:	08005451 	.word	0x08005451
 80054b8:	08005451 	.word	0x08005451
 80054bc:	0800559d 	.word	0x0800559d
 80054c0:	682b      	ldr	r3, [r5, #0]
 80054c2:	1d1a      	adds	r2, r3, #4
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	602a      	str	r2, [r5, #0]
 80054c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054d0:	2301      	movs	r3, #1
 80054d2:	e0a0      	b.n	8005616 <_printf_i+0x1ee>
 80054d4:	6820      	ldr	r0, [r4, #0]
 80054d6:	682b      	ldr	r3, [r5, #0]
 80054d8:	0607      	lsls	r7, r0, #24
 80054da:	f103 0104 	add.w	r1, r3, #4
 80054de:	6029      	str	r1, [r5, #0]
 80054e0:	d501      	bpl.n	80054e6 <_printf_i+0xbe>
 80054e2:	681e      	ldr	r6, [r3, #0]
 80054e4:	e003      	b.n	80054ee <_printf_i+0xc6>
 80054e6:	0646      	lsls	r6, r0, #25
 80054e8:	d5fb      	bpl.n	80054e2 <_printf_i+0xba>
 80054ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80054ee:	2e00      	cmp	r6, #0
 80054f0:	da03      	bge.n	80054fa <_printf_i+0xd2>
 80054f2:	232d      	movs	r3, #45	; 0x2d
 80054f4:	4276      	negs	r6, r6
 80054f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054fa:	230a      	movs	r3, #10
 80054fc:	4859      	ldr	r0, [pc, #356]	; (8005664 <_printf_i+0x23c>)
 80054fe:	e012      	b.n	8005526 <_printf_i+0xfe>
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	6820      	ldr	r0, [r4, #0]
 8005504:	1d19      	adds	r1, r3, #4
 8005506:	6029      	str	r1, [r5, #0]
 8005508:	0605      	lsls	r5, r0, #24
 800550a:	d501      	bpl.n	8005510 <_printf_i+0xe8>
 800550c:	681e      	ldr	r6, [r3, #0]
 800550e:	e002      	b.n	8005516 <_printf_i+0xee>
 8005510:	0641      	lsls	r1, r0, #25
 8005512:	d5fb      	bpl.n	800550c <_printf_i+0xe4>
 8005514:	881e      	ldrh	r6, [r3, #0]
 8005516:	2f6f      	cmp	r7, #111	; 0x6f
 8005518:	bf0c      	ite	eq
 800551a:	2308      	moveq	r3, #8
 800551c:	230a      	movne	r3, #10
 800551e:	4851      	ldr	r0, [pc, #324]	; (8005664 <_printf_i+0x23c>)
 8005520:	2100      	movs	r1, #0
 8005522:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005526:	6865      	ldr	r5, [r4, #4]
 8005528:	2d00      	cmp	r5, #0
 800552a:	bfa8      	it	ge
 800552c:	6821      	ldrge	r1, [r4, #0]
 800552e:	60a5      	str	r5, [r4, #8]
 8005530:	bfa4      	itt	ge
 8005532:	f021 0104 	bicge.w	r1, r1, #4
 8005536:	6021      	strge	r1, [r4, #0]
 8005538:	b90e      	cbnz	r6, 800553e <_printf_i+0x116>
 800553a:	2d00      	cmp	r5, #0
 800553c:	d04b      	beq.n	80055d6 <_printf_i+0x1ae>
 800553e:	4615      	mov	r5, r2
 8005540:	fbb6 f1f3 	udiv	r1, r6, r3
 8005544:	fb03 6711 	mls	r7, r3, r1, r6
 8005548:	5dc7      	ldrb	r7, [r0, r7]
 800554a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800554e:	4637      	mov	r7, r6
 8005550:	42bb      	cmp	r3, r7
 8005552:	460e      	mov	r6, r1
 8005554:	d9f4      	bls.n	8005540 <_printf_i+0x118>
 8005556:	2b08      	cmp	r3, #8
 8005558:	d10b      	bne.n	8005572 <_printf_i+0x14a>
 800555a:	6823      	ldr	r3, [r4, #0]
 800555c:	07de      	lsls	r6, r3, #31
 800555e:	d508      	bpl.n	8005572 <_printf_i+0x14a>
 8005560:	6923      	ldr	r3, [r4, #16]
 8005562:	6861      	ldr	r1, [r4, #4]
 8005564:	4299      	cmp	r1, r3
 8005566:	bfde      	ittt	le
 8005568:	2330      	movle	r3, #48	; 0x30
 800556a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800556e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005572:	1b52      	subs	r2, r2, r5
 8005574:	6122      	str	r2, [r4, #16]
 8005576:	464b      	mov	r3, r9
 8005578:	4621      	mov	r1, r4
 800557a:	4640      	mov	r0, r8
 800557c:	f8cd a000 	str.w	sl, [sp]
 8005580:	aa03      	add	r2, sp, #12
 8005582:	f7ff fedf 	bl	8005344 <_printf_common>
 8005586:	3001      	adds	r0, #1
 8005588:	d14a      	bne.n	8005620 <_printf_i+0x1f8>
 800558a:	f04f 30ff 	mov.w	r0, #4294967295
 800558e:	b004      	add	sp, #16
 8005590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005594:	6823      	ldr	r3, [r4, #0]
 8005596:	f043 0320 	orr.w	r3, r3, #32
 800559a:	6023      	str	r3, [r4, #0]
 800559c:	2778      	movs	r7, #120	; 0x78
 800559e:	4832      	ldr	r0, [pc, #200]	; (8005668 <_printf_i+0x240>)
 80055a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	6829      	ldr	r1, [r5, #0]
 80055a8:	061f      	lsls	r7, r3, #24
 80055aa:	f851 6b04 	ldr.w	r6, [r1], #4
 80055ae:	d402      	bmi.n	80055b6 <_printf_i+0x18e>
 80055b0:	065f      	lsls	r7, r3, #25
 80055b2:	bf48      	it	mi
 80055b4:	b2b6      	uxthmi	r6, r6
 80055b6:	07df      	lsls	r7, r3, #31
 80055b8:	bf48      	it	mi
 80055ba:	f043 0320 	orrmi.w	r3, r3, #32
 80055be:	6029      	str	r1, [r5, #0]
 80055c0:	bf48      	it	mi
 80055c2:	6023      	strmi	r3, [r4, #0]
 80055c4:	b91e      	cbnz	r6, 80055ce <_printf_i+0x1a6>
 80055c6:	6823      	ldr	r3, [r4, #0]
 80055c8:	f023 0320 	bic.w	r3, r3, #32
 80055cc:	6023      	str	r3, [r4, #0]
 80055ce:	2310      	movs	r3, #16
 80055d0:	e7a6      	b.n	8005520 <_printf_i+0xf8>
 80055d2:	4824      	ldr	r0, [pc, #144]	; (8005664 <_printf_i+0x23c>)
 80055d4:	e7e4      	b.n	80055a0 <_printf_i+0x178>
 80055d6:	4615      	mov	r5, r2
 80055d8:	e7bd      	b.n	8005556 <_printf_i+0x12e>
 80055da:	682b      	ldr	r3, [r5, #0]
 80055dc:	6826      	ldr	r6, [r4, #0]
 80055de:	1d18      	adds	r0, r3, #4
 80055e0:	6961      	ldr	r1, [r4, #20]
 80055e2:	6028      	str	r0, [r5, #0]
 80055e4:	0635      	lsls	r5, r6, #24
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	d501      	bpl.n	80055ee <_printf_i+0x1c6>
 80055ea:	6019      	str	r1, [r3, #0]
 80055ec:	e002      	b.n	80055f4 <_printf_i+0x1cc>
 80055ee:	0670      	lsls	r0, r6, #25
 80055f0:	d5fb      	bpl.n	80055ea <_printf_i+0x1c2>
 80055f2:	8019      	strh	r1, [r3, #0]
 80055f4:	2300      	movs	r3, #0
 80055f6:	4615      	mov	r5, r2
 80055f8:	6123      	str	r3, [r4, #16]
 80055fa:	e7bc      	b.n	8005576 <_printf_i+0x14e>
 80055fc:	682b      	ldr	r3, [r5, #0]
 80055fe:	2100      	movs	r1, #0
 8005600:	1d1a      	adds	r2, r3, #4
 8005602:	602a      	str	r2, [r5, #0]
 8005604:	681d      	ldr	r5, [r3, #0]
 8005606:	6862      	ldr	r2, [r4, #4]
 8005608:	4628      	mov	r0, r5
 800560a:	f000 f859 	bl	80056c0 <memchr>
 800560e:	b108      	cbz	r0, 8005614 <_printf_i+0x1ec>
 8005610:	1b40      	subs	r0, r0, r5
 8005612:	6060      	str	r0, [r4, #4]
 8005614:	6863      	ldr	r3, [r4, #4]
 8005616:	6123      	str	r3, [r4, #16]
 8005618:	2300      	movs	r3, #0
 800561a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800561e:	e7aa      	b.n	8005576 <_printf_i+0x14e>
 8005620:	462a      	mov	r2, r5
 8005622:	4649      	mov	r1, r9
 8005624:	4640      	mov	r0, r8
 8005626:	6923      	ldr	r3, [r4, #16]
 8005628:	47d0      	blx	sl
 800562a:	3001      	adds	r0, #1
 800562c:	d0ad      	beq.n	800558a <_printf_i+0x162>
 800562e:	6823      	ldr	r3, [r4, #0]
 8005630:	079b      	lsls	r3, r3, #30
 8005632:	d413      	bmi.n	800565c <_printf_i+0x234>
 8005634:	68e0      	ldr	r0, [r4, #12]
 8005636:	9b03      	ldr	r3, [sp, #12]
 8005638:	4298      	cmp	r0, r3
 800563a:	bfb8      	it	lt
 800563c:	4618      	movlt	r0, r3
 800563e:	e7a6      	b.n	800558e <_printf_i+0x166>
 8005640:	2301      	movs	r3, #1
 8005642:	4632      	mov	r2, r6
 8005644:	4649      	mov	r1, r9
 8005646:	4640      	mov	r0, r8
 8005648:	47d0      	blx	sl
 800564a:	3001      	adds	r0, #1
 800564c:	d09d      	beq.n	800558a <_printf_i+0x162>
 800564e:	3501      	adds	r5, #1
 8005650:	68e3      	ldr	r3, [r4, #12]
 8005652:	9903      	ldr	r1, [sp, #12]
 8005654:	1a5b      	subs	r3, r3, r1
 8005656:	42ab      	cmp	r3, r5
 8005658:	dcf2      	bgt.n	8005640 <_printf_i+0x218>
 800565a:	e7eb      	b.n	8005634 <_printf_i+0x20c>
 800565c:	2500      	movs	r5, #0
 800565e:	f104 0619 	add.w	r6, r4, #25
 8005662:	e7f5      	b.n	8005650 <_printf_i+0x228>
 8005664:	080058b3 	.word	0x080058b3
 8005668:	080058c4 	.word	0x080058c4

0800566c <memmove>:
 800566c:	4288      	cmp	r0, r1
 800566e:	b510      	push	{r4, lr}
 8005670:	eb01 0402 	add.w	r4, r1, r2
 8005674:	d902      	bls.n	800567c <memmove+0x10>
 8005676:	4284      	cmp	r4, r0
 8005678:	4623      	mov	r3, r4
 800567a:	d807      	bhi.n	800568c <memmove+0x20>
 800567c:	1e43      	subs	r3, r0, #1
 800567e:	42a1      	cmp	r1, r4
 8005680:	d008      	beq.n	8005694 <memmove+0x28>
 8005682:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005686:	f803 2f01 	strb.w	r2, [r3, #1]!
 800568a:	e7f8      	b.n	800567e <memmove+0x12>
 800568c:	4601      	mov	r1, r0
 800568e:	4402      	add	r2, r0
 8005690:	428a      	cmp	r2, r1
 8005692:	d100      	bne.n	8005696 <memmove+0x2a>
 8005694:	bd10      	pop	{r4, pc}
 8005696:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800569a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800569e:	e7f7      	b.n	8005690 <memmove+0x24>

080056a0 <_sbrk_r>:
 80056a0:	b538      	push	{r3, r4, r5, lr}
 80056a2:	2300      	movs	r3, #0
 80056a4:	4d05      	ldr	r5, [pc, #20]	; (80056bc <_sbrk_r+0x1c>)
 80056a6:	4604      	mov	r4, r0
 80056a8:	4608      	mov	r0, r1
 80056aa:	602b      	str	r3, [r5, #0]
 80056ac:	f7fc fccc 	bl	8002048 <_sbrk>
 80056b0:	1c43      	adds	r3, r0, #1
 80056b2:	d102      	bne.n	80056ba <_sbrk_r+0x1a>
 80056b4:	682b      	ldr	r3, [r5, #0]
 80056b6:	b103      	cbz	r3, 80056ba <_sbrk_r+0x1a>
 80056b8:	6023      	str	r3, [r4, #0]
 80056ba:	bd38      	pop	{r3, r4, r5, pc}
 80056bc:	20000498 	.word	0x20000498

080056c0 <memchr>:
 80056c0:	4603      	mov	r3, r0
 80056c2:	b510      	push	{r4, lr}
 80056c4:	b2c9      	uxtb	r1, r1
 80056c6:	4402      	add	r2, r0
 80056c8:	4293      	cmp	r3, r2
 80056ca:	4618      	mov	r0, r3
 80056cc:	d101      	bne.n	80056d2 <memchr+0x12>
 80056ce:	2000      	movs	r0, #0
 80056d0:	e003      	b.n	80056da <memchr+0x1a>
 80056d2:	7804      	ldrb	r4, [r0, #0]
 80056d4:	3301      	adds	r3, #1
 80056d6:	428c      	cmp	r4, r1
 80056d8:	d1f6      	bne.n	80056c8 <memchr+0x8>
 80056da:	bd10      	pop	{r4, pc}

080056dc <memcpy>:
 80056dc:	440a      	add	r2, r1
 80056de:	4291      	cmp	r1, r2
 80056e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80056e4:	d100      	bne.n	80056e8 <memcpy+0xc>
 80056e6:	4770      	bx	lr
 80056e8:	b510      	push	{r4, lr}
 80056ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056ee:	4291      	cmp	r1, r2
 80056f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056f4:	d1f9      	bne.n	80056ea <memcpy+0xe>
 80056f6:	bd10      	pop	{r4, pc}

080056f8 <_realloc_r>:
 80056f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056fc:	4680      	mov	r8, r0
 80056fe:	4614      	mov	r4, r2
 8005700:	460e      	mov	r6, r1
 8005702:	b921      	cbnz	r1, 800570e <_realloc_r+0x16>
 8005704:	4611      	mov	r1, r2
 8005706:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800570a:	f7ff bc37 	b.w	8004f7c <_malloc_r>
 800570e:	b92a      	cbnz	r2, 800571c <_realloc_r+0x24>
 8005710:	f7ff fbcc 	bl	8004eac <_free_r>
 8005714:	4625      	mov	r5, r4
 8005716:	4628      	mov	r0, r5
 8005718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800571c:	f000 f81b 	bl	8005756 <_malloc_usable_size_r>
 8005720:	4284      	cmp	r4, r0
 8005722:	4607      	mov	r7, r0
 8005724:	d802      	bhi.n	800572c <_realloc_r+0x34>
 8005726:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800572a:	d812      	bhi.n	8005752 <_realloc_r+0x5a>
 800572c:	4621      	mov	r1, r4
 800572e:	4640      	mov	r0, r8
 8005730:	f7ff fc24 	bl	8004f7c <_malloc_r>
 8005734:	4605      	mov	r5, r0
 8005736:	2800      	cmp	r0, #0
 8005738:	d0ed      	beq.n	8005716 <_realloc_r+0x1e>
 800573a:	42bc      	cmp	r4, r7
 800573c:	4622      	mov	r2, r4
 800573e:	4631      	mov	r1, r6
 8005740:	bf28      	it	cs
 8005742:	463a      	movcs	r2, r7
 8005744:	f7ff ffca 	bl	80056dc <memcpy>
 8005748:	4631      	mov	r1, r6
 800574a:	4640      	mov	r0, r8
 800574c:	f7ff fbae 	bl	8004eac <_free_r>
 8005750:	e7e1      	b.n	8005716 <_realloc_r+0x1e>
 8005752:	4635      	mov	r5, r6
 8005754:	e7df      	b.n	8005716 <_realloc_r+0x1e>

08005756 <_malloc_usable_size_r>:
 8005756:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800575a:	1f18      	subs	r0, r3, #4
 800575c:	2b00      	cmp	r3, #0
 800575e:	bfbc      	itt	lt
 8005760:	580b      	ldrlt	r3, [r1, r0]
 8005762:	18c0      	addlt	r0, r0, r3
 8005764:	4770      	bx	lr
	...

08005768 <_init>:
 8005768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800576a:	bf00      	nop
 800576c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800576e:	bc08      	pop	{r3}
 8005770:	469e      	mov	lr, r3
 8005772:	4770      	bx	lr

08005774 <_fini>:
 8005774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005776:	bf00      	nop
 8005778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800577a:	bc08      	pop	{r3}
 800577c:	469e      	mov	lr, r3
 800577e:	4770      	bx	lr
