$date
	Fri Jan 15 17:49:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 1 ! q $end
$var wire 1 " not_q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$var integer 32 & i [31:0] $end
$scope module dfl_0 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ' t $end
$var wire 1 ! q $end
$var wire 1 ( not_t $end
$var wire 1 " not_q $end
$scope module dl1 $end
$var wire 1 ) clk $end
$var wire 1 $ d $end
$var wire 1 * r $end
$var wire 1 + s $end
$var wire 1 ' q $end
$var wire 1 ( not_q $end
$scope module sr_1 $end
$var wire 1 ( not_q $end
$var wire 1 ' q $end
$var wire 1 * r $end
$var wire 1 + s $end
$upscope $end
$upscope $end
$scope module dl2 $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var wire 1 , r $end
$var wire 1 - s $end
$var wire 1 ! q $end
$var wire 1 " not_q $end
$scope module sr_1 $end
$var wire 1 " not_q $end
$var wire 1 ! q $end
$var wire 1 , r $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
1*
1)
1(
0'
bx &
1%
0$
0#
x"
x!
$end
#50
1"
0!
0*
0)
1,
1#
#60
b0 &
#100
1*
1)
0,
0#
#125
0%
#150
0*
0)
1,
1#
#160
b1 &
#200
1*
1)
0,
0#
#250
0*
0)
1,
1#
#260
b10 &
#300
1*
1)
0,
0#
#350
0*
0)
1,
1#
#360
b11 &
1$
#400
1'
0(
1+
1)
0,
0#
#450
1!
0"
0+
0)
1-
1#
#460
b100 &
#500
1+
1)
0-
0#
#550
0+
0)
1-
1#
#560
b101 &
#600
1+
1)
0-
0#
#650
0+
0)
1-
1#
#660
b110 &
0$
#700
1(
0'
1*
1)
0-
0#
#750
1"
0!
0*
0)
1,
1#
#760
b111 &
1$
#800
1'
0(
1+
1)
0,
0#
#850
1!
0"
0+
0)
1-
1#
#860
b1000 &
0$
#900
1(
0'
1*
1)
0-
0#
#950
1"
0!
0*
0)
1,
1#
#1000
1*
1)
0,
0#
#1050
0*
0)
1,
1#
#1100
1*
1)
0,
0#
#1150
0*
0)
1,
1#
#1200
1*
1)
0,
0#
#1250
0*
0)
1,
1#
#1300
1*
1)
0,
0#
#1350
0*
0)
1,
1#
#1400
1*
1)
0,
0#
#1450
0*
0)
1,
1#
#1500
1*
1)
0,
0#
#1550
0*
0)
1,
1#
#1600
1*
1)
0,
0#
#1650
0*
0)
1,
1#
#1700
1*
1)
0,
0#
#1750
0*
0)
1,
1#
#1800
1*
1)
0,
0#
#1850
0*
0)
1,
1#
#1860
