Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 93088e4ec14447cd92ed1a6f1b0fd311 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'stall' [C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/CPU.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'stall' [C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/CPU.v:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'flush' [C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/CPU.v:150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'stall' [C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/CPU.v:176]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'flush' [C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/CPU.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/CPU.v:245]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/BRANCH.v" Line 1. Module BRANCH doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Fowarding
Compiling module xil_defaultlib.SegCtrl
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.npc_mux
Compiling module xil_defaultlib.INST_MEM
Compiling module xil_defaultlib.DATA_MEM
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.BRANCH
Compiling module xil_defaultlib.SLU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
