{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624330394731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624330394733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 23:53:13 2021 " "Processing started: Mon Jun 21 23:53:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624330394733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330394733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330394734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624330395734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624330395735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file display_segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_segmentos " "Found entity 1: display_segmentos" {  } { { "display_segmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/display_segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_memoria " "Found entity 1: controlador_memoria" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_principal " "Found entity 1: controlador_principal" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexador.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vericador_valor.v 1 1 " "Found 1 design units, including 1 entities, in source file vericador_valor.v" { { "Info" "ISGN_ENTITY_NAME" "1 vericador_valor " "Found entity 1: vericador_valor" {  } { { "vericador_valor.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/vericador_valor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/acumulador.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_teclado " "Found entity 1: controlador_teclado" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_codificador.v 1 1 " "Found 1 design units, including 1 entities, in source file gerador_codificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_codificador " "Found entity 1: gerador_codificador" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal " "Found entity 1: circuito_principal" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/divisor_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadorSegmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexadorSegmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexadorSegmentos " "Found entity 1: multiplexadorSegmentos" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330472109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentosA circuito_principal.v(96) " "Verilog HDL Implicit Net warning at circuito_principal.v(96): created implicit net for \"segmentosA\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentosB circuito_principal.v(97) " "Verilog HDL Implicit Net warning at circuito_principal.v(97): created implicit net for \"segmentosB\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentosC circuito_principal.v(98) " "Verilog HDL Implicit Net warning at circuito_principal.v(98): created implicit net for \"segmentosC\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentosD circuito_principal.v(99) " "Verilog HDL Implicit Net warning at circuito_principal.v(99): created implicit net for \"segmentosD\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "circuito_principal.v(43) " "Verilog HDL Instantiation warning at circuito_principal.v(43): instance has no name" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624330472119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_principal " "Elaborating entity \"circuito_principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624330472352 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_anterior circuito_principal.v(23) " "Verilog HDL Always Construct warning at circuito_principal.v(23): variable \"estado_anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472359 "|circuito_principal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_anterior circuito_principal.v(22) " "Verilog HDL Always Construct warning at circuito_principal.v(22): inferring latch(es) for variable \"estado_anterior\", which holds its previous value in one or more paths through the always construct" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330472359 "|circuito_principal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_anterior\[0\] circuito_principal.v(27) " "Inferred latch for \"estado_anterior\[0\]\" at circuito_principal.v(27)" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472359 "|circuito_principal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_anterior\[1\] circuito_principal.v(27) " "Inferred latch for \"estado_anterior\[1\]\" at circuito_principal.v(27)" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472359 "|circuito_principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:tempos " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:tempos\"" {  } { { "circuito_principal.v" "tempos" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 temporizador.v(18) " "Verilog HDL assignment warning at temporizador.v(18): truncated value with size 32 to match size of target (3)" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624330472364 "|circuito_principal|temporizador:tempos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempoTeclado temporizador.v(22) " "Verilog HDL Always Construct warning at temporizador.v(22): inferring latch(es) for variable \"tempoTeclado\", which holds its previous value in one or more paths through the always construct" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330472364 "|circuito_principal|temporizador:tempos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempoAcumulador temporizador.v(22) " "Verilog HDL Always Construct warning at temporizador.v(22): inferring latch(es) for variable \"tempoAcumulador\", which holds its previous value in one or more paths through the always construct" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330472364 "|circuito_principal|temporizador:tempos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempo temporizador.v(22) " "Verilog HDL Always Construct warning at temporizador.v(22): inferring latch(es) for variable \"tempo\", which holds its previous value in one or more paths through the always construct" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330472364 "|circuito_principal|temporizador:tempos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo temporizador.v(28) " "Inferred latch for \"tempo\" at temporizador.v(28)" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472364 "|circuito_principal|temporizador:tempos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempoAcumulador temporizador.v(28) " "Inferred latch for \"tempoAcumulador\" at temporizador.v(28)" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472364 "|circuito_principal|temporizador:tempos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempoTeclado temporizador.v(28) " "Inferred latch for \"tempoTeclado\" at temporizador.v(28)" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472364 "|circuito_principal|temporizador:tempos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:comb_16 " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:comb_16\"" {  } { { "circuito_principal.v" "comb_16" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 divisor_clock.v(21) " "Verilog HDL assignment warning at divisor_clock.v(21): truncated value with size 32 to match size of target (29)" {  } { { "divisor_clock.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/divisor_clock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624330472369 "|circuito_principal|divisor_clock:comb_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:ac " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:ac\"" {  } { { "circuito_principal.v" "ac" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_teclado controlador_teclado:teclas " "Elaborating entity \"controlador_teclado\" for hierarchy \"controlador_teclado:teclas\"" {  } { { "circuito_principal.v" "teclas" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472373 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado controlador_teclado.v(25) " "Verilog HDL Always Construct warning at controlador_teclado.v(25): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472374 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado controlador_teclado.v(30) " "Verilog HDL Always Construct warning at controlador_teclado.v(30): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472375 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado controlador_teclado.v(40) " "Verilog HDL Always Construct warning at controlador_teclado.v(40): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472375 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado controlador_teclado.v(50) " "Verilog HDL Always Construct warning at controlador_teclado.v(50): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472375 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digito controlador_teclado.v(24) " "Verilog HDL Always Construct warning at controlador_teclado.v(24): inferring latch(es) for variable \"digito\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330472375 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_next controlador_teclado.v(24) " "Verilog HDL Always Construct warning at controlador_teclado.v(24): inferring latch(es) for variable \"state_next\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330472375 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.10 controlador_teclado.v(25) " "Inferred latch for \"state_next.10\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472375 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.01 controlador_teclado.v(25) " "Inferred latch for \"state_next.01\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472375 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.00 controlador_teclado.v(25) " "Inferred latch for \"state_next.00\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472376 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digito\[0\] controlador_teclado.v(25) " "Inferred latch for \"digito\[0\]\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472376 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digito\[1\] controlador_teclado.v(25) " "Inferred latch for \"digito\[1\]\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472376 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_codificador gerador_codificador:gerador " "Elaborating entity \"gerador_codificador\" for hierarchy \"gerador_codificador:gerador\"" {  } { { "circuito_principal.v" "gerador" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472377 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado gerador_codificador.v(12) " "Verilog HDL Always Construct warning at gerador_codificador.v(12): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472379 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(12) " "Verilog HDL Always Construct warning at gerador_codificador.v(12): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472379 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(15) " "Verilog HDL Always Construct warning at gerador_codificador.v(15): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472379 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(19) " "Verilog HDL Always Construct warning at gerador_codificador.v(19): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472379 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(23) " "Verilog HDL Always Construct warning at gerador_codificador.v(23): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472379 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(27) " "Verilog HDL Always Construct warning at gerador_codificador.v(27): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472380 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(33) " "Verilog HDL Always Construct warning at gerador_codificador.v(33): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472380 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(37) " "Verilog HDL Always Construct warning at gerador_codificador.v(37): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472380 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(41) " "Verilog HDL Always Construct warning at gerador_codificador.v(41): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472380 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(45) " "Verilog HDL Always Construct warning at gerador_codificador.v(45): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472381 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gerador_codificador.v(13) " "Verilog HDL Case Statement warning at gerador_codificador.v(13): incomplete case statement has no default case item" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624330472381 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gerador_codificador.v(13) " "Verilog HDL Case Statement information at gerador_codificador.v(13): all case item expressions in this case statement are onehot" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624330472381 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "codigo gerador_codificador.v(11) " "Verilog HDL Always Construct warning at gerador_codificador.v(11): inferring latch(es) for variable \"codigo\", which holds its previous value in one or more paths through the always construct" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330472382 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codigo\[0\] gerador_codificador.v(11) " "Inferred latch for \"codigo\[0\]\" at gerador_codificador.v(11)" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472382 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codigo\[1\] gerador_codificador.v(11) " "Inferred latch for \"codigo\[1\]\" at gerador_codificador.v(11)" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472382 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codigo\[2\] gerador_codificador.v(11) " "Inferred latch for \"codigo\[2\]\" at gerador_codificador.v(11)" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472382 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codigo\[3\] gerador_codificador.v(11) " "Inferred latch for \"codigo\[3\]\" at gerador_codificador.v(11)" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472382 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_memoria controlador_memoria:controle_mem " "Elaborating entity \"controlador_memoria\" for hierarchy \"controlador_memoria:controle_mem\"" {  } { { "circuito_principal.v" "controle_mem" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472383 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valor_preco controlador_memoria.v(10) " "Verilog HDL Always Construct warning at controlador_memoria.v(10): inferring latch(es) for variable \"valor_preco\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330472384 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_preco\[0\] controlador_memoria.v(10) " "Inferred latch for \"valor_preco\[0\]\" at controlador_memoria.v(10)" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472385 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_preco\[1\] controlador_memoria.v(10) " "Inferred latch for \"valor_preco\[1\]\" at controlador_memoria.v(10)" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472385 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_preco\[2\] controlador_memoria.v(10) " "Inferred latch for \"valor_preco\[2\]\" at controlador_memoria.v(10)" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472385 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_preco\[3\] controlador_memoria.v(10) " "Inferred latch for \"valor_preco\[3\]\" at controlador_memoria.v(10)" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330472385 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vericador_valor vericador_valor:verifica " "Elaborating entity \"vericador_valor\" for hierarchy \"vericador_valor:verifica\"" {  } { { "circuito_principal.v" "verifica" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472386 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "total vericador_valor.v(11) " "Verilog HDL Always Construct warning at vericador_valor.v(11): variable \"total\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vericador_valor.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/vericador_valor.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472387 "|circuito_principal|vericador_valor:verifica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_principal controlador_principal:controle " "Elaborating entity \"controlador_principal\" for hierarchy \"controlador_principal:controle\"" {  } { { "circuito_principal.v" "controle" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_segmentos display_segmentos:display " "Elaborating entity \"display_segmentos\" for hierarchy \"display_segmentos:display\"" {  } { { "circuito_principal.v" "display" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador display_segmentos:display\|decodificador:decodA " "Elaborating entity \"decodificador\" for hierarchy \"display_segmentos:display\|decodificador:decodA\"" {  } { { "display_segmentos.v" "decodA" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/display_segmentos.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:mux " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:mux\"" {  } { { "circuito_principal.v" "mux" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 multiplexador.v(46) " "Verilog HDL assignment warning at multiplexador.v(46): truncated value with size 32 to match size of target (3)" {  } { { "multiplexador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexador.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624330472399 "|multiplexador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexadorSegmentos multiplexadorSegmentos:muxSeg " "Elaborating entity \"multiplexadorSegmentos\" for hierarchy \"multiplexadorSegmentos:muxSeg\"" {  } { { "circuito_principal.v" "muxSeg" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330472400 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segmentosA multiplexadorSegmentos.v(8) " "Verilog HDL Always Construct warning at multiplexadorSegmentos.v(8): variable \"segmentosA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472402 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segmentosB multiplexadorSegmentos.v(9) " "Verilog HDL Always Construct warning at multiplexadorSegmentos.v(9): variable \"segmentosB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472402 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segmentosC multiplexadorSegmentos.v(10) " "Verilog HDL Always Construct warning at multiplexadorSegmentos.v(10): variable \"segmentosC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472402 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segmentosD multiplexadorSegmentos.v(11) " "Verilog HDL Always Construct warning at multiplexadorSegmentos.v(11): variable \"segmentosD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330472402 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplexadorSegmentos.v(7) " "Verilog HDL Case Statement information at multiplexadorSegmentos.v(7): all case item expressions in this case statement are onehot" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624330472402 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624330473479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_anterior\[1\] " "Latch estado_anterior\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473505 ""}  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_anterior\[0\] " "Latch estado_anterior\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473505 ""}  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_memoria:controle_mem\|valor_preco\[0\] " "Latch controlador_memoria:controle_mem\|valor_preco\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gerador_codificador:gerador\|codigo\[3\] " "Ports D and ENA on the latch are fed by the same signal gerador_codificador:gerador\|codigo\[3\]" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473506 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_memoria:controle_mem\|valor_preco\[1\] " "Latch controlador_memoria:controle_mem\|valor_preco\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gerador_codificador:gerador\|codigo\[0\] " "Ports D and ENA on the latch are fed by the same signal gerador_codificador:gerador\|codigo\[0\]" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473506 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_memoria:controle_mem\|valor_preco\[2\] " "Latch controlador_memoria:controle_mem\|valor_preco\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gerador_codificador:gerador\|codigo\[0\] " "Ports D and ENA on the latch are fed by the same signal gerador_codificador:gerador\|codigo\[0\]" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473506 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_memoria:controle_mem\|valor_preco\[3\] " "Latch controlador_memoria:controle_mem\|valor_preco\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gerador_codificador:gerador\|codigo\[0\] " "Ports D and ENA on the latch are fed by the same signal gerador_codificador:gerador\|codigo\[0\]" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473506 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador_codificador:gerador\|codigo\[0\] " "Latch gerador_codificador:gerador\|codigo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal tecla\[0\]" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473507 ""}  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador_codificador:gerador\|codigo\[1\] " "Latch gerador_codificador:gerador\|codigo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal tecla\[0\]" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473507 ""}  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador_codificador:gerador\|codigo\[2\] " "Latch gerador_codificador:gerador\|codigo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal tecla\[0\]" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473507 ""}  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador_codificador:gerador\|codigo\[3\] " "Latch gerador_codificador:gerador\|codigo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal tecla\[0\]" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473507 ""}  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_teclado:teclas\|state_next.00_112 " "Latch controlador_teclado:teclas\|state_next.00_112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473508 ""}  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_teclado:teclas\|state_next.01_101 " "Latch controlador_teclado:teclas\|state_next.01_101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473508 ""}  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_teclado:teclas\|state_next.10_90 " "Latch controlador_teclado:teclas\|state_next.10_90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330473508 ""}  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330473508 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[1\] GND " "Pin \"segmentos\[1\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330473777 "|circuito_principal|segmentos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[2\] GND " "Pin \"segmentos\[2\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330473777 "|circuito_principal|segmentos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[3\] GND " "Pin \"segmentos\[3\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330473777 "|circuito_principal|segmentos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[4\] GND " "Pin \"segmentos\[4\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330473777 "|circuito_principal|segmentos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[5\] GND " "Pin \"segmentos\[5\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330473777 "|circuito_principal|segmentos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[6\] GND " "Pin \"segmentos\[6\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330473777 "|circuito_principal|segmentos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[7\] GND " "Pin \"segmentos\[7\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330473777 "|circuito_principal|segmentos[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624330473777 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624330474121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624330474244 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624330474244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624330474244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624330474244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624330475103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 23:54:35 2021 " "Processing ended: Mon Jun 21 23:54:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624330475103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624330475103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624330475103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330475103 ""}
