--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml WatchDog.twx WatchDog.ncd -o WatchDog.twr WatchDog.pcf

Design file:              WatchDog.ncd
Physical constraint file: WatchDog.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    4.235(R)|      SLOW  |   -0.817(R)|      FAST  |clk_BUFGP         |   0.000|
command<0>  |    2.823(R)|      SLOW  |   -0.459(R)|      SLOW  |clk_BUFGP         |   0.000|
command<1>  |    3.095(R)|      SLOW  |   -0.477(R)|      SLOW  |clk_BUFGP         |   0.000|
data<0>     |    1.579(R)|      SLOW  |   -0.075(R)|      SLOW  |clk_BUFGP         |   0.000|
data<1>     |    1.586(R)|      SLOW  |    0.011(R)|      SLOW  |clk_BUFGP         |   0.000|
data<2>     |    1.842(R)|      SLOW  |   -0.246(R)|      SLOW  |clk_BUFGP         |   0.000|
data<3>     |    1.134(R)|      SLOW  |    0.158(R)|      SLOW  |clk_BUFGP         |   0.000|
data<4>     |    0.825(R)|      SLOW  |    0.353(R)|      SLOW  |clk_BUFGP         |   0.000|
data<5>     |    1.140(R)|      SLOW  |    0.055(R)|      SLOW  |clk_BUFGP         |   0.000|
data<6>     |    1.139(R)|      SLOW  |    0.060(R)|      SLOW  |clk_BUFGP         |   0.000|
data<7>     |    1.009(R)|      SLOW  |    0.191(R)|      SLOW  |clk_BUFGP         |   0.000|
data<8>     |    1.000(R)|      SLOW  |    0.189(R)|      SLOW  |clk_BUFGP         |   0.000|
data<9>     |    0.721(R)|      SLOW  |    0.330(R)|      SLOW  |clk_BUFGP         |   0.000|
data<10>    |    0.821(R)|      SLOW  |    0.239(R)|      SLOW  |clk_BUFGP         |   0.000|
data<11>    |    0.579(R)|      SLOW  |    0.517(R)|      SLOW  |clk_BUFGP         |   0.000|
data<12>    |    1.227(R)|      SLOW  |    0.420(R)|      SLOW  |clk_BUFGP         |   0.000|
data<13>    |    1.147(R)|      SLOW  |    0.355(R)|      SLOW  |clk_BUFGP         |   0.000|
data<14>    |    0.913(R)|      SLOW  |    0.282(R)|      SLOW  |clk_BUFGP         |   0.000|
data<15>    |    1.117(R)|      SLOW  |    0.478(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    2.745(R)|      SLOW  |    0.366(R)|      SLOW  |clk_BUFGP         |   0.000|
start       |    4.322(R)|      SLOW  |   -0.439(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
nmi         |        11.995(R)|      SLOW  |         4.821(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |         8.172(R)|      SLOW  |         3.975(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.659|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |nmi            |    9.788|
---------------+---------------+---------+


Analysis completed Thu Jun 22 17:00:36 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



