
GatewayECU-FreeRtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb90  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800cd60  0800cd60  0000dd60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d334  0800d334  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d334  0800d334  0000e334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d33c  0800d33c  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d33c  0800d33c  0000e33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d340  0800d340  0000e340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d344  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d14  200001d8  0800d51c  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004eec  0800d51c  0000feec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fdd1  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044a2  00000000  00000000  0002efd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b38  00000000  00000000  00033480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000153b  00000000  00000000  00034fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027187  00000000  00000000  000364f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000207d0  00000000  00000000  0005d67a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efabc  00000000  00000000  0007de4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016d906  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000851c  00000000  00000000  0016d94c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00175e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cd48 	.word	0x0800cd48

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800cd48 	.word	0x0800cd48

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f5c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f60:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f64:	f003 0301 	and.w	r3, r3, #1
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d013      	beq.n	8000f94 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f6c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f70:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000f74:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d00b      	beq.n	8000f94 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f7c:	e000      	b.n	8000f80 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f7e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f80:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d0f9      	beq.n	8000f7e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f8a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	b2d2      	uxtb	r2, r2
 8000f92:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f94:	687b      	ldr	r3, [r7, #4]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <delay>:
#include "main.h"
#include "Cmn.h"

void delay(uint16_t time, TIM_HandleTypeDef *htim){
 8000fa2:	b480      	push	{r7}
 8000fa4:	b083      	sub	sp, #12
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	4603      	mov	r3, r0
 8000faa:	6039      	str	r1, [r7, #0]
 8000fac:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim, 0);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	625a      	str	r2, [r3, #36]	@ 0x24
	while((__HAL_TIM_GET_COUNTER(htim)) < time);
 8000fb6:	bf00      	nop
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fbe:	88fb      	ldrh	r3, [r7, #6]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d3f9      	bcc.n	8000fb8 <delay+0x16>
}
 8000fc4:	bf00      	nop
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <_write>:

int _write(int file, char *ptr, int len)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b086      	sub	sp, #24
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	60f8      	str	r0, [r7, #12]
 8000fda:	60b9      	str	r1, [r7, #8]
 8000fdc:	607a      	str	r2, [r7, #4]
    for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000fde:	2300      	movs	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	e009      	b.n	8000ff8 <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	60ba      	str	r2, [r7, #8]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ffb1 	bl	8000f54 <ITM_SendChar>
    for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	697a      	ldr	r2, [r7, #20]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	dbf1      	blt.n	8000fe4 <_write+0x12>
    }
    return len;
 8001000:	687b      	ldr	r3, [r7, #4]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <GY521_Connection>:
float Az_G;
float Tilt_Deg;
float Relative_Tilt;
float Tilt_Offset;

 HAL_StatusTypeDef GY521_Connection(I2C_HandleTypeDef *hi2c1){
 800100a:	b580      	push	{r7, lr}
 800100c:	b084      	sub	sp, #16
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
	 HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(hi2c1, (Dev_Address << 1) + 0, 1, 100);
 8001012:	2364      	movs	r3, #100	@ 0x64
 8001014:	2201      	movs	r2, #1
 8001016:	21d0      	movs	r1, #208	@ 0xd0
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f003 faf9 	bl	8004610 <HAL_I2C_IsDeviceReady>
 800101e:	4603      	mov	r3, r0
 8001020:	73fb      	strb	r3, [r7, #15]
	 return ret;
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 }
 8001024:	4618      	mov	r0, r3
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <GY521_Config>:

 void GY521_Config(I2C_HandleTypeDef *hi2c1){
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af04      	add	r7, sp, #16
 8001032:	6078      	str	r0, [r7, #4]
	 //Config gyros range=
	 HAL_I2C_Mem_Write(hi2c1, (Dev_Address << 1) + 0, Gyro_Range_Mem_Address, 1, Gyro_Range, 1, 100);
 8001034:	2364      	movs	r3, #100	@ 0x64
 8001036:	9302      	str	r3, [sp, #8]
 8001038:	2301      	movs	r3, #1
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	2308      	movs	r3, #8
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	221b      	movs	r2, #27
 8001044:	21d0      	movs	r1, #208	@ 0xd0
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f002 ffb6 	bl	8003fb8 <HAL_I2C_Mem_Write>

	 //Config acc range
	 HAL_I2C_Mem_Write(hi2c1, (Dev_Address << 1) + 0, Acc_Range_Mem_Address, 1, Acc_Range, 1, 100);
 800104c:	2364      	movs	r3, #100	@ 0x64
 800104e:	9302      	str	r3, [sp, #8]
 8001050:	2301      	movs	r3, #1
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	2300      	movs	r3, #0
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2301      	movs	r3, #1
 800105a:	221c      	movs	r2, #28
 800105c:	21d0      	movs	r1, #208	@ 0xd0
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f002 ffaa 	bl	8003fb8 <HAL_I2C_Mem_Write>

	 //Remove device from sleep mode and config temp sensor
	 HAL_I2C_Mem_Write(hi2c1, (Dev_Address << 1) + 0, Sleep_Temp_Mem_Address, 1, Sleep_Config, 1, 100);
 8001064:	2364      	movs	r3, #100	@ 0x64
 8001066:	9302      	str	r3, [sp, #8]
 8001068:	2301      	movs	r3, #1
 800106a:	9301      	str	r3, [sp, #4]
 800106c:	2300      	movs	r3, #0
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	2301      	movs	r3, #1
 8001072:	226b      	movs	r2, #107	@ 0x6b
 8001074:	21d0      	movs	r1, #208	@ 0xd0
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f002 ff9e 	bl	8003fb8 <HAL_I2C_Mem_Write>
 }
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <GY521_Calculate_Offset>:

 float GY521_Calculate_Offset(I2C_HandleTypeDef *hi2c1){
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af04      	add	r7, sp, #16
 800108a:	6078      	str	r0, [r7, #4]
	 HAL_I2C_Mem_Read(hi2c1, (Dev_Address << 1), Gyro_ZData_Mem_Address, 1, Z_Data, 2, 100);
 800108c:	2364      	movs	r3, #100	@ 0x64
 800108e:	9302      	str	r3, [sp, #8]
 8001090:	2302      	movs	r3, #2
 8001092:	9301      	str	r3, [sp, #4]
 8001094:	4b2a      	ldr	r3, [pc, #168]	@ (8001140 <GY521_Calculate_Offset+0xbc>)
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	2301      	movs	r3, #1
 800109a:	223f      	movs	r2, #63	@ 0x3f
 800109c:	21d0      	movs	r1, #208	@ 0xd0
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f003 f884 	bl	80041ac <HAL_I2C_Mem_Read>
	 Z_Raw = ((int16_t)Z_Data[0] << 8) | Z_Data[1];
 80010a4:	4b26      	ldr	r3, [pc, #152]	@ (8001140 <GY521_Calculate_Offset+0xbc>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	b21b      	sxth	r3, r3
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	4b24      	ldr	r3, [pc, #144]	@ (8001140 <GY521_Calculate_Offset+0xbc>)
 80010b0:	785b      	ldrb	r3, [r3, #1]
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	4b22      	ldr	r3, [pc, #136]	@ (8001144 <GY521_Calculate_Offset+0xc0>)
 80010ba:	801a      	strh	r2, [r3, #0]
	 Az_G = Z_Raw / 16384.0f;
 80010bc:	4b21      	ldr	r3, [pc, #132]	@ (8001144 <GY521_Calculate_Offset+0xc0>)
 80010be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c2:	ee07 3a90 	vmov	s15, r3
 80010c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010ca:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001148 <GY521_Calculate_Offset+0xc4>
 80010ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d2:	4b1e      	ldr	r3, [pc, #120]	@ (800114c <GY521_Calculate_Offset+0xc8>)
 80010d4:	edc3 7a00 	vstr	s15, [r3]

	 // Clamp just in case
	 if (Az_G >  1.0f) Az_G =  1.0f;
 80010d8:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <GY521_Calculate_Offset+0xc8>)
 80010da:	edd3 7a00 	vldr	s15, [r3]
 80010de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80010e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ea:	dd03      	ble.n	80010f4 <GY521_Calculate_Offset+0x70>
 80010ec:	4b17      	ldr	r3, [pc, #92]	@ (800114c <GY521_Calculate_Offset+0xc8>)
 80010ee:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80010f2:	601a      	str	r2, [r3, #0]
	 if (Az_G < -1.0f) Az_G = -1.0f;
 80010f4:	4b15      	ldr	r3, [pc, #84]	@ (800114c <GY521_Calculate_Offset+0xc8>)
 80010f6:	edd3 7a00 	vldr	s15, [r3]
 80010fa:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80010fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001106:	d502      	bpl.n	800110e <GY521_Calculate_Offset+0x8a>
 8001108:	4b10      	ldr	r3, [pc, #64]	@ (800114c <GY521_Calculate_Offset+0xc8>)
 800110a:	4a11      	ldr	r2, [pc, #68]	@ (8001150 <GY521_Calculate_Offset+0xcc>)
 800110c:	601a      	str	r2, [r3, #0]

	 Tilt_Offset = acosf(Az_G) * (180.0f / PI);
 800110e:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <GY521_Calculate_Offset+0xc8>)
 8001110:	edd3 7a00 	vldr	s15, [r3]
 8001114:	eeb0 0a67 	vmov.f32	s0, s15
 8001118:	f00b fce2 	bl	800cae0 <acosf>
 800111c:	eef0 7a40 	vmov.f32	s15, s0
 8001120:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001154 <GY521_Calculate_Offset+0xd0>
 8001124:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001128:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <GY521_Calculate_Offset+0xd4>)
 800112a:	edc3 7a00 	vstr	s15, [r3]
	 return Tilt_Offset;
 800112e:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <GY521_Calculate_Offset+0xd4>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	ee07 3a90 	vmov	s15, r3
 }
 8001136:	eeb0 0a67 	vmov.f32	s0, s15
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200001f4 	.word	0x200001f4
 8001144:	200001f6 	.word	0x200001f6
 8001148:	46800000 	.word	0x46800000
 800114c:	200001f8 	.word	0x200001f8
 8001150:	bf800000 	.word	0xbf800000
 8001154:	42652ee0 	.word	0x42652ee0
 8001158:	20000204 	.word	0x20000204

0800115c <GY521_Calculate_Tilt>:

 float GY521_Calculate_Tilt(float Tilt_Offset, I2C_HandleTypeDef *hi2c1){
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af04      	add	r7, sp, #16
 8001162:	ed87 0a01 	vstr	s0, [r7, #4]
 8001166:	6038      	str	r0, [r7, #0]
	 HAL_I2C_Mem_Read(hi2c1, (Dev_Address << 1) + 1, Gyro_ZData_Mem_Address, 1, Z_Data, 2, 100);
 8001168:	2364      	movs	r3, #100	@ 0x64
 800116a:	9302      	str	r3, [sp, #8]
 800116c:	2302      	movs	r3, #2
 800116e:	9301      	str	r3, [sp, #4]
 8001170:	4b30      	ldr	r3, [pc, #192]	@ (8001234 <GY521_Calculate_Tilt+0xd8>)
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2301      	movs	r3, #1
 8001176:	223f      	movs	r2, #63	@ 0x3f
 8001178:	21d1      	movs	r1, #209	@ 0xd1
 800117a:	6838      	ldr	r0, [r7, #0]
 800117c:	f003 f816 	bl	80041ac <HAL_I2C_Mem_Read>
	 Z_Raw = (((int16_t)Z_Data[0] << 8) + Z_Data[1]);
 8001180:	4b2c      	ldr	r3, [pc, #176]	@ (8001234 <GY521_Calculate_Tilt+0xd8>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	021b      	lsls	r3, r3, #8
 8001186:	b29b      	uxth	r3, r3
 8001188:	4a2a      	ldr	r2, [pc, #168]	@ (8001234 <GY521_Calculate_Tilt+0xd8>)
 800118a:	7852      	ldrb	r2, [r2, #1]
 800118c:	4413      	add	r3, r2
 800118e:	b29b      	uxth	r3, r3
 8001190:	b21a      	sxth	r2, r3
 8001192:	4b29      	ldr	r3, [pc, #164]	@ (8001238 <GY521_Calculate_Tilt+0xdc>)
 8001194:	801a      	strh	r2, [r3, #0]

	 Az_G = Z_Raw / 16384.0f;
 8001196:	4b28      	ldr	r3, [pc, #160]	@ (8001238 <GY521_Calculate_Tilt+0xdc>)
 8001198:	f9b3 3000 	ldrsh.w	r3, [r3]
 800119c:	ee07 3a90 	vmov	s15, r3
 80011a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011a4:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800123c <GY521_Calculate_Tilt+0xe0>
 80011a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ac:	4b24      	ldr	r3, [pc, #144]	@ (8001240 <GY521_Calculate_Tilt+0xe4>)
 80011ae:	edc3 7a00 	vstr	s15, [r3]

	// clamp to avoid NaN
	if (Az_G >  1.0f) Az_G =  1.0f;
 80011b2:	4b23      	ldr	r3, [pc, #140]	@ (8001240 <GY521_Calculate_Tilt+0xe4>)
 80011b4:	edd3 7a00 	vldr	s15, [r3]
 80011b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c4:	dd03      	ble.n	80011ce <GY521_Calculate_Tilt+0x72>
 80011c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001240 <GY521_Calculate_Tilt+0xe4>)
 80011c8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80011cc:	601a      	str	r2, [r3, #0]
	if (Az_G < -1.0f) Az_G = -1.0f;
 80011ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001240 <GY521_Calculate_Tilt+0xe4>)
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80011d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e0:	d502      	bpl.n	80011e8 <GY521_Calculate_Tilt+0x8c>
 80011e2:	4b17      	ldr	r3, [pc, #92]	@ (8001240 <GY521_Calculate_Tilt+0xe4>)
 80011e4:	4a17      	ldr	r2, [pc, #92]	@ (8001244 <GY521_Calculate_Tilt+0xe8>)
 80011e6:	601a      	str	r2, [r3, #0]

	Tilt_Deg = acosf(Az_G) * (180.0f / PI);
 80011e8:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <GY521_Calculate_Tilt+0xe4>)
 80011ea:	edd3 7a00 	vldr	s15, [r3]
 80011ee:	eeb0 0a67 	vmov.f32	s0, s15
 80011f2:	f00b fc75 	bl	800cae0 <acosf>
 80011f6:	eef0 7a40 	vmov.f32	s15, s0
 80011fa:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001248 <GY521_Calculate_Tilt+0xec>
 80011fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001202:	4b12      	ldr	r3, [pc, #72]	@ (800124c <GY521_Calculate_Tilt+0xf0>)
 8001204:	edc3 7a00 	vstr	s15, [r3]

	// Subtract initial offset
	Relative_Tilt = fabsf(Tilt_Deg - Tilt_Offset);
 8001208:	4b10      	ldr	r3, [pc, #64]	@ (800124c <GY521_Calculate_Tilt+0xf0>)
 800120a:	ed93 7a00 	vldr	s14, [r3]
 800120e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001212:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001216:	eef0 7ae7 	vabs.f32	s15, s15
 800121a:	4b0d      	ldr	r3, [pc, #52]	@ (8001250 <GY521_Calculate_Tilt+0xf4>)
 800121c:	edc3 7a00 	vstr	s15, [r3]
	return Relative_Tilt;
 8001220:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <GY521_Calculate_Tilt+0xf4>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	ee07 3a90 	vmov	s15, r3
 }
 8001228:	eeb0 0a67 	vmov.f32	s0, s15
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200001f4 	.word	0x200001f4
 8001238:	200001f6 	.word	0x200001f6
 800123c:	46800000 	.word	0x46800000
 8001240:	200001f8 	.word	0x200001f8
 8001244:	bf800000 	.word	0xbf800000
 8001248:	42652ee0 	.word	0x42652ee0
 800124c:	200001fc 	.word	0x200001fc
 8001250:	20000200 	.word	0x20000200

08001254 <HCSR04_Read>:
#include "HC_SR04.h"
#include "main.h"


void HCSR04_Read (TIM_HandleTypeDef *htim)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 800125c:	2201      	movs	r2, #1
 800125e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001262:	480c      	ldr	r0, [pc, #48]	@ (8001294 <HCSR04_Read+0x40>)
 8001264:	f002 fd4a 	bl	8003cfc <HAL_GPIO_WritePin>
	delay(10, htim);  // wait for 10 us
 8001268:	6879      	ldr	r1, [r7, #4]
 800126a:	200a      	movs	r0, #10
 800126c:	f7ff fe99 	bl	8000fa2 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001270:	2200      	movs	r2, #0
 8001272:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001276:	4807      	ldr	r0, [pc, #28]	@ (8001294 <HCSR04_Read+0x40>)
 8001278:	f002 fd40 	bl	8003cfc <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	68da      	ldr	r2, [r3, #12]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f042 0202 	orr.w	r2, r2, #2
 800128a:	60da      	str	r2, [r3, #12]
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40020000 	.word	0x40020000

08001298 <HAL_TIM_IC_CaptureCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//UltraSonic Sensor
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7f1b      	ldrb	r3, [r3, #28]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d16b      	bne.n	8001380 <HAL_TIM_IC_CaptureCallback+0xe8>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 80012a8:	4b37      	ldr	r3, [pc, #220]	@ (8001388 <HAL_TIM_IC_CaptureCallback+0xf0>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d11a      	bne.n	80012e6 <HAL_TIM_IC_CaptureCallback+0x4e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80012b0:	2100      	movs	r1, #0
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f005 f87a 	bl	80063ac <HAL_TIM_ReadCapturedValue>
 80012b8:	4603      	mov	r3, r0
 80012ba:	4a34      	ldr	r2, [pc, #208]	@ (800138c <HAL_TIM_IC_CaptureCallback+0xf4>)
 80012bc:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80012be:	4b32      	ldr	r3, [pc, #200]	@ (8001388 <HAL_TIM_IC_CaptureCallback+0xf0>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	6a1a      	ldr	r2, [r3, #32]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f022 020a 	bic.w	r2, r2, #10
 80012d2:	621a      	str	r2, [r3, #32]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	6a1a      	ldr	r2, [r3, #32]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f042 0202 	orr.w	r2, r2, #2
 80012e2:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
		}
	}
}
 80012e4:	e04c      	b.n	8001380 <HAL_TIM_IC_CaptureCallback+0xe8>
		else if (Is_First_Captured==1)   // if the first is already captured
 80012e6:	4b28      	ldr	r3, [pc, #160]	@ (8001388 <HAL_TIM_IC_CaptureCallback+0xf0>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d148      	bne.n	8001380 <HAL_TIM_IC_CaptureCallback+0xe8>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80012ee:	2100      	movs	r1, #0
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f005 f85b 	bl	80063ac <HAL_TIM_ReadCapturedValue>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4a25      	ldr	r2, [pc, #148]	@ (8001390 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80012fa:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2200      	movs	r2, #0
 8001302:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1)
 8001304:	4b22      	ldr	r3, [pc, #136]	@ (8001390 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b20      	ldr	r3, [pc, #128]	@ (800138c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	429a      	cmp	r2, r3
 800130e:	d907      	bls.n	8001320 <HAL_TIM_IC_CaptureCallback+0x88>
				Difference = IC_Val2-IC_Val1;
 8001310:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	4a1e      	ldr	r2, [pc, #120]	@ (8001394 <HAL_TIM_IC_CaptureCallback+0xfc>)
 800131c:	6013      	str	r3, [r2, #0]
 800131e:	e00f      	b.n	8001340 <HAL_TIM_IC_CaptureCallback+0xa8>
			else if (IC_Val1 > IC_Val2)
 8001320:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	429a      	cmp	r2, r3
 800132a:	d909      	bls.n	8001340 <HAL_TIM_IC_CaptureCallback+0xa8>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 800132c:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4b16      	ldr	r3, [pc, #88]	@ (800138c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800133a:	33ff      	adds	r3, #255	@ 0xff
 800133c:	4a15      	ldr	r2, [pc, #84]	@ (8001394 <HAL_TIM_IC_CaptureCallback+0xfc>)
 800133e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 0;
 8001340:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001342:	2200      	movs	r2, #0
 8001344:	701a      	strb	r2, [r3, #0]
			osMessageQueuePut(EchoQueueHandle, &Difference, 0, 0);
 8001346:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001348:	6818      	ldr	r0, [r3, #0]
 800134a:	2300      	movs	r3, #0
 800134c:	2200      	movs	r2, #0
 800134e:	4911      	ldr	r1, [pc, #68]	@ (8001394 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001350:	f006 f8ce 	bl	80074f0 <osMessageQueuePut>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6a1a      	ldr	r2, [r3, #32]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f022 020a 	bic.w	r2, r2, #10
 8001362:	621a      	str	r2, [r3, #32]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6a12      	ldr	r2, [r2, #32]
 800136e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
 8001370:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <HAL_TIM_IC_CaptureCallback+0x104>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68da      	ldr	r2, [r3, #12]
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <HAL_TIM_IC_CaptureCallback+0x104>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f022 0202 	bic.w	r2, r2, #2
 800137e:	60da      	str	r2, [r3, #12]
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	200003d8 	.word	0x200003d8
 800138c:	200003cc 	.word	0x200003cc
 8001390:	200003d0 	.word	0x200003d0
 8001394:	200003d4 	.word	0x200003d4
 8001398:	200003c8 	.word	0x200003c8
 800139c:	200002cc 	.word	0x200002cc

080013a0 <HAL_CAN_RxFifo0MsgPendingCallback>:

//CAN
CAN_RxHeaderTypeDef RxHeader;
uint8_t RxData[8];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
    HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);
 80013a8:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80013aa:	4a18      	ldr	r2, [pc, #96]	@ (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80013ac:	2100      	movs	r1, #0
 80013ae:	4818      	ldr	r0, [pc, #96]	@ (8001410 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80013b0:	f001 feb6 	bl	8003120 <HAL_CAN_GetRxMessage>

    if(RxHeader.StdId == 0x301){  // Speed
 80013b4:	4b15      	ldr	r3, [pc, #84]	@ (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f240 3201 	movw	r2, #769	@ 0x301
 80013bc:	4293      	cmp	r3, r2
 80013be:	d10b      	bne.n	80013d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
        uint8_t speed = RxData[0];
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	75fb      	strb	r3, [r7, #23]
        osMessageQueuePut(SpeedQueueHandle, &speed, 0, 0);
 80013c6:	4b13      	ldr	r3, [pc, #76]	@ (8001414 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	f107 0117 	add.w	r1, r7, #23
 80013ce:	2300      	movs	r3, #0
 80013d0:	2200      	movs	r2, #0
 80013d2:	f006 f88d 	bl	80074f0 <osMessageQueuePut>
        memcpy(&dht_data.temperature, &RxData[0], 4);
        memcpy(&dht_data.humidity, &RxData[4], 4);
        osMessageQueuePut(TempHumiQueueHandle, &dht_data, 0, 0);
    }

}
 80013d6:	e013      	b.n	8001400 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
    else if(RxHeader.StdId == 0x302){  // Temp + Humidity
 80013d8:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f240 3202 	movw	r2, #770	@ 0x302
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d10d      	bne.n	8001400 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
        memcpy(&dht_data.temperature, &RxData[0], 4);
 80013e4:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	60fb      	str	r3, [r7, #12]
        memcpy(&dht_data.humidity, &RxData[4], 4);
 80013ea:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	613b      	str	r3, [r7, #16]
        osMessageQueuePut(TempHumiQueueHandle, &dht_data, 0, 0);
 80013f0:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80013f2:	6818      	ldr	r0, [r3, #0]
 80013f4:	f107 010c 	add.w	r1, r7, #12
 80013f8:	2300      	movs	r3, #0
 80013fa:	2200      	movs	r2, #0
 80013fc:	f006 f878 	bl	80074f0 <osMessageQueuePut>
}
 8001400:	bf00      	nop
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200003f8 	.word	0x200003f8
 800140c:	200003dc 	.word	0x200003dc
 8001410:	20000250 	.word	0x20000250
 8001414:	200003c0 	.word	0x200003c0
 8001418:	200003c4 	.word	0x200003c4

0800141c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001420:	f001 f80e 	bl	8002440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001424:	f000 f8ac 	bl	8001580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001428:	f000 fa9c 	bl	8001964 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800142c:	f000 fa46 	bl	80018bc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001430:	f000 f9c4 	bl	80017bc <MX_I2C1_Init>
  MX_TIM2_Init();
 8001434:	f000 f9f0 	bl	8001818 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001438:	f000 f914 	bl	8001664 <MX_ADC1_Init>
  MX_CAN1_Init();
 800143c:	f000 f964 	bl	8001708 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 8001440:	f000 fa66 	bl	8001910 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8001444:	2100      	movs	r1, #0
 8001446:	4834      	ldr	r0, [pc, #208]	@ (8001518 <main+0xfc>)
 8001448:	f004 fd48 	bl	8005edc <HAL_TIM_IC_Start>
  HAL_CAN_Start(&hcan1);
 800144c:	4833      	ldr	r0, [pc, #204]	@ (800151c <main+0x100>)
 800144e:	f001 fe23 	bl	8003098 <HAL_CAN_Start>

  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001452:	2102      	movs	r1, #2
 8001454:	4831      	ldr	r0, [pc, #196]	@ (800151c <main+0x100>)
 8001456:	f001 ff85 	bl	8003364 <HAL_CAN_ActivateNotification>
  // These are REQUIRED for RTOS:
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800145a:	2200      	movs	r2, #0
 800145c:	2105      	movs	r1, #5
 800145e:	2014      	movs	r0, #20
 8001460:	f002 fa8e 	bl	8003980 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001464:	2014      	movs	r0, #20
 8001466:	f002 faa7 	bl	80039b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800146a:	f005 fed7 	bl	800721c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UltrasonicQueue */
  UltrasonicQueueHandle = osMessageQueueNew (1, sizeof(uint8_t), &UltrasonicQueue_attributes);
 800146e:	4a2c      	ldr	r2, [pc, #176]	@ (8001520 <main+0x104>)
 8001470:	2101      	movs	r1, #1
 8001472:	2001      	movs	r0, #1
 8001474:	f005 ffc9 	bl	800740a <osMessageQueueNew>
 8001478:	4603      	mov	r3, r0
 800147a:	4a2a      	ldr	r2, [pc, #168]	@ (8001524 <main+0x108>)
 800147c:	6013      	str	r3, [r2, #0]

  /* creation of GyroQueue */
  GyroQueueHandle = osMessageQueueNew (1, sizeof(float), &GyroQueue_attributes);
 800147e:	4a2a      	ldr	r2, [pc, #168]	@ (8001528 <main+0x10c>)
 8001480:	2104      	movs	r1, #4
 8001482:	2001      	movs	r0, #1
 8001484:	f005 ffc1 	bl	800740a <osMessageQueueNew>
 8001488:	4603      	mov	r3, r0
 800148a:	4a28      	ldr	r2, [pc, #160]	@ (800152c <main+0x110>)
 800148c:	6013      	str	r3, [r2, #0]

  /* creation of WaterLevelQueue */
  WaterLevelQueueHandle = osMessageQueueNew (1, sizeof(uint32_t), &WaterLevelQueue_attributes);
 800148e:	4a28      	ldr	r2, [pc, #160]	@ (8001530 <main+0x114>)
 8001490:	2104      	movs	r1, #4
 8001492:	2001      	movs	r0, #1
 8001494:	f005 ffb9 	bl	800740a <osMessageQueueNew>
 8001498:	4603      	mov	r3, r0
 800149a:	4a26      	ldr	r2, [pc, #152]	@ (8001534 <main+0x118>)
 800149c:	6013      	str	r3, [r2, #0]

  /* creation of SpeedQueue */
  SpeedQueueHandle = osMessageQueueNew (1, sizeof(uint8_t), &SpeedQueue_attributes);
 800149e:	4a26      	ldr	r2, [pc, #152]	@ (8001538 <main+0x11c>)
 80014a0:	2101      	movs	r1, #1
 80014a2:	2001      	movs	r0, #1
 80014a4:	f005 ffb1 	bl	800740a <osMessageQueueNew>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4a24      	ldr	r2, [pc, #144]	@ (800153c <main+0x120>)
 80014ac:	6013      	str	r3, [r2, #0]

  /* creation of TempHumiQueue */
  TempHumiQueueHandle = osMessageQueueNew (1, sizeof(DHT11_Data_t), &TempHumiQueue_attributes);
 80014ae:	4a24      	ldr	r2, [pc, #144]	@ (8001540 <main+0x124>)
 80014b0:	2108      	movs	r1, #8
 80014b2:	2001      	movs	r0, #1
 80014b4:	f005 ffa9 	bl	800740a <osMessageQueueNew>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a22      	ldr	r2, [pc, #136]	@ (8001544 <main+0x128>)
 80014bc:	6013      	str	r3, [r2, #0]

  /* creation of EchoQueue */
  EchoQueueHandle = osMessageQueueNew (1, sizeof(uint32_t), &EchoQueue_attributes);
 80014be:	4a22      	ldr	r2, [pc, #136]	@ (8001548 <main+0x12c>)
 80014c0:	2104      	movs	r1, #4
 80014c2:	2001      	movs	r0, #1
 80014c4:	f005 ffa1 	bl	800740a <osMessageQueueNew>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4a20      	ldr	r2, [pc, #128]	@ (800154c <main+0x130>)
 80014cc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of UltrasonicSenso */
  UltrasonicSensoHandle = osThreadNew(UltrasonicSensorTask, NULL, &UltrasonicSenso_attributes);
 80014ce:	4a20      	ldr	r2, [pc, #128]	@ (8001550 <main+0x134>)
 80014d0:	2100      	movs	r1, #0
 80014d2:	4820      	ldr	r0, [pc, #128]	@ (8001554 <main+0x138>)
 80014d4:	f005 feec 	bl	80072b0 <osThreadNew>
 80014d8:	4603      	mov	r3, r0
 80014da:	4a1f      	ldr	r2, [pc, #124]	@ (8001558 <main+0x13c>)
 80014dc:	6013      	str	r3, [r2, #0]

  /* creation of WaterLevelHandl */
  WaterLevelHandlHandle = osThreadNew(WaterLevelTask, NULL, &WaterLevelHandl_attributes);
 80014de:	4a1f      	ldr	r2, [pc, #124]	@ (800155c <main+0x140>)
 80014e0:	2100      	movs	r1, #0
 80014e2:	481f      	ldr	r0, [pc, #124]	@ (8001560 <main+0x144>)
 80014e4:	f005 fee4 	bl	80072b0 <osThreadNew>
 80014e8:	4603      	mov	r3, r0
 80014ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001564 <main+0x148>)
 80014ec:	6013      	str	r3, [r2, #0]

  /* creation of GyroHandle */
  GyroHandleHandle = osThreadNew(GyroTask, NULL, &GyroHandle_attributes);
 80014ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001568 <main+0x14c>)
 80014f0:	2100      	movs	r1, #0
 80014f2:	481e      	ldr	r0, [pc, #120]	@ (800156c <main+0x150>)
 80014f4:	f005 fedc 	bl	80072b0 <osThreadNew>
 80014f8:	4603      	mov	r3, r0
 80014fa:	4a1d      	ldr	r2, [pc, #116]	@ (8001570 <main+0x154>)
 80014fc:	6013      	str	r3, [r2, #0]

  /* creation of UARTHandle */
  UARTHandleHandle = osThreadNew(UARTTask, NULL, &UARTHandle_attributes);
 80014fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001574 <main+0x158>)
 8001500:	2100      	movs	r1, #0
 8001502:	481d      	ldr	r0, [pc, #116]	@ (8001578 <main+0x15c>)
 8001504:	f005 fed4 	bl	80072b0 <osThreadNew>
 8001508:	4603      	mov	r3, r0
 800150a:	4a1c      	ldr	r2, [pc, #112]	@ (800157c <main+0x160>)
 800150c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800150e:	f005 fea9 	bl	8007264 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001512:	bf00      	nop
 8001514:	e7fd      	b.n	8001512 <main+0xf6>
 8001516:	bf00      	nop
 8001518:	200002cc 	.word	0x200002cc
 800151c:	20000250 	.word	0x20000250
 8001520:	0800cf18 	.word	0x0800cf18
 8001524:	200003b4 	.word	0x200003b4
 8001528:	0800cf30 	.word	0x0800cf30
 800152c:	200003b8 	.word	0x200003b8
 8001530:	0800cf48 	.word	0x0800cf48
 8001534:	200003bc 	.word	0x200003bc
 8001538:	0800cf60 	.word	0x0800cf60
 800153c:	200003c0 	.word	0x200003c0
 8001540:	0800cf78 	.word	0x0800cf78
 8001544:	200003c4 	.word	0x200003c4
 8001548:	0800cf90 	.word	0x0800cf90
 800154c:	200003c8 	.word	0x200003c8
 8001550:	0800ce88 	.word	0x0800ce88
 8001554:	08001a49 	.word	0x08001a49
 8001558:	200003a4 	.word	0x200003a4
 800155c:	0800ceac 	.word	0x0800ceac
 8001560:	08001add 	.word	0x08001add
 8001564:	200003a8 	.word	0x200003a8
 8001568:	0800ced0 	.word	0x0800ced0
 800156c:	08001b2d 	.word	0x08001b2d
 8001570:	200003ac 	.word	0x200003ac
 8001574:	0800cef4 	.word	0x0800cef4
 8001578:	08001ba5 	.word	0x08001ba5
 800157c:	200003b0 	.word	0x200003b0

08001580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b094      	sub	sp, #80	@ 0x50
 8001584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001586:	f107 031c 	add.w	r3, r7, #28
 800158a:	2234      	movs	r2, #52	@ 0x34
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f009 fc12 	bl	800adb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001594:	f107 0308 	add.w	r3, r7, #8
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a4:	2300      	movs	r3, #0
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	4b2c      	ldr	r3, [pc, #176]	@ (800165c <SystemClock_Config+0xdc>)
 80015aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ac:	4a2b      	ldr	r2, [pc, #172]	@ (800165c <SystemClock_Config+0xdc>)
 80015ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b4:	4b29      	ldr	r3, [pc, #164]	@ (800165c <SystemClock_Config+0xdc>)
 80015b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015bc:	607b      	str	r3, [r7, #4]
 80015be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015c0:	2300      	movs	r3, #0
 80015c2:	603b      	str	r3, [r7, #0]
 80015c4:	4b26      	ldr	r3, [pc, #152]	@ (8001660 <SystemClock_Config+0xe0>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a25      	ldr	r2, [pc, #148]	@ (8001660 <SystemClock_Config+0xe0>)
 80015ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015ce:	6013      	str	r3, [r2, #0]
 80015d0:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <SystemClock_Config+0xe0>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015d8:	603b      	str	r3, [r7, #0]
 80015da:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015dc:	2302      	movs	r3, #2
 80015de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015e0:	2301      	movs	r3, #1
 80015e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015e4:	2310      	movs	r3, #16
 80015e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015e8:	2302      	movs	r3, #2
 80015ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015ec:	2300      	movs	r3, #0
 80015ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015f0:	2308      	movs	r3, #8
 80015f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80015f4:	23b4      	movs	r3, #180	@ 0xb4
 80015f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015f8:	2302      	movs	r3, #2
 80015fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015fc:	2302      	movs	r3, #2
 80015fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001600:	2302      	movs	r3, #2
 8001602:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001604:	f107 031c 	add.w	r3, r7, #28
 8001608:	4618      	mov	r0, r3
 800160a:	f004 f8af 	bl	800576c <HAL_RCC_OscConfig>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001614:	f000 fb86 	bl	8001d24 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001618:	f003 fcdc 	bl	8004fd4 <HAL_PWREx_EnableOverDrive>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001622:	f000 fb7f 	bl	8001d24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001626:	230f      	movs	r3, #15
 8001628:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800162a:	2302      	movs	r3, #2
 800162c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001632:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001636:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001638:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800163c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800163e:	f107 0308 	add.w	r3, r7, #8
 8001642:	2105      	movs	r1, #5
 8001644:	4618      	mov	r0, r3
 8001646:	f003 fd15 	bl	8005074 <HAL_RCC_ClockConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001650:	f000 fb68 	bl	8001d24 <Error_Handler>
  }
}
 8001654:	bf00      	nop
 8001656:	3750      	adds	r7, #80	@ 0x50
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40023800 	.word	0x40023800
 8001660:	40007000 	.word	0x40007000

08001664 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800166a:	463b      	mov	r3, r7
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001676:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <MX_ADC1_Init+0x98>)
 8001678:	4a21      	ldr	r2, [pc, #132]	@ (8001700 <MX_ADC1_Init+0x9c>)
 800167a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <MX_ADC1_Init+0x98>)
 800167e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001682:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001684:	4b1d      	ldr	r3, [pc, #116]	@ (80016fc <MX_ADC1_Init+0x98>)
 8001686:	2200      	movs	r2, #0
 8001688:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800168a:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <MX_ADC1_Init+0x98>)
 800168c:	2200      	movs	r2, #0
 800168e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001690:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <MX_ADC1_Init+0x98>)
 8001692:	2201      	movs	r2, #1
 8001694:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001696:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <MX_ADC1_Init+0x98>)
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800169e:	4b17      	ldr	r3, [pc, #92]	@ (80016fc <MX_ADC1_Init+0x98>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016a4:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <MX_ADC1_Init+0x98>)
 80016a6:	4a17      	ldr	r2, [pc, #92]	@ (8001704 <MX_ADC1_Init+0xa0>)
 80016a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016aa:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <MX_ADC1_Init+0x98>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016b0:	4b12      	ldr	r3, [pc, #72]	@ (80016fc <MX_ADC1_Init+0x98>)
 80016b2:	2201      	movs	r2, #1
 80016b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016b6:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <MX_ADC1_Init+0x98>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016be:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <MX_ADC1_Init+0x98>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016c4:	480d      	ldr	r0, [pc, #52]	@ (80016fc <MX_ADC1_Init+0x98>)
 80016c6:	f000 fefd 	bl	80024c4 <HAL_ADC_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016d0:	f000 fb28 	bl	8001d24 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016d8:	2301      	movs	r3, #1
 80016da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016e0:	463b      	mov	r3, r7
 80016e2:	4619      	mov	r1, r3
 80016e4:	4805      	ldr	r0, [pc, #20]	@ (80016fc <MX_ADC1_Init+0x98>)
 80016e6:	f001 f8cf 	bl	8002888 <HAL_ADC_ConfigChannel>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016f0:	f000 fb18 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016f4:	bf00      	nop
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000208 	.word	0x20000208
 8001700:	40012000 	.word	0x40012000
 8001704:	0f000001 	.word	0x0f000001

08001708 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	@ 0x28
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800170e:	4b29      	ldr	r3, [pc, #164]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001710:	4a29      	ldr	r2, [pc, #164]	@ (80017b8 <MX_CAN1_Init+0xb0>)
 8001712:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8001714:	4b27      	ldr	r3, [pc, #156]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001716:	2212      	movs	r2, #18
 8001718:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800171a:	4b26      	ldr	r3, [pc, #152]	@ (80017b4 <MX_CAN1_Init+0xac>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001720:	4b24      	ldr	r3, [pc, #144]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001722:	2200      	movs	r2, #0
 8001724:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001726:	4b23      	ldr	r3, [pc, #140]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001728:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800172c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800172e:	4b21      	ldr	r3, [pc, #132]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001730:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001734:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001736:	4b1f      	ldr	r3, [pc, #124]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001738:	2200      	movs	r2, #0
 800173a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800173c:	4b1d      	ldr	r3, [pc, #116]	@ (80017b4 <MX_CAN1_Init+0xac>)
 800173e:	2200      	movs	r2, #0
 8001740:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001742:	4b1c      	ldr	r3, [pc, #112]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001744:	2200      	movs	r2, #0
 8001746:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001748:	4b1a      	ldr	r3, [pc, #104]	@ (80017b4 <MX_CAN1_Init+0xac>)
 800174a:	2200      	movs	r2, #0
 800174c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800174e:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001750:	2200      	movs	r2, #0
 8001752:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001754:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <MX_CAN1_Init+0xac>)
 8001756:	2200      	movs	r2, #0
 8001758:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800175a:	4816      	ldr	r0, [pc, #88]	@ (80017b4 <MX_CAN1_Init+0xac>)
 800175c:	f001 fac2 	bl	8002ce4 <HAL_CAN_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001766:	f000 fadd 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterBank = 18;
 800176a:	2312      	movs	r3, #18
 800176c:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001772:	2301      	movs	r3, #1
 8001774:	61fb      	str	r3, [r7, #28]
  canfilterconfig.FilterIdHigh = 0x300 << 5;
 8001776:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800177a:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 800177c:	2300      	movs	r3, #0
 800177e:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x7FC << 5;
 8001780:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001784:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0; /* The data will be received in FIFO0 */
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800178e:	2301      	movs	r3, #1
 8001790:	623b      	str	r3, [r7, #32]
  canfilterconfig.SlaveStartFilterBank = 20;
 8001792:	2314      	movs	r3, #20
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig) != HAL_OK)
 8001796:	463b      	mov	r3, r7
 8001798:	4619      	mov	r1, r3
 800179a:	4806      	ldr	r0, [pc, #24]	@ (80017b4 <MX_CAN1_Init+0xac>)
 800179c:	f001 fb9e 	bl	8002edc <HAL_CAN_ConfigFilter>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_CAN1_Init+0xa2>
    {
      /* Filter configuration Error */
      Error_Handler();
 80017a6:	f000 fabd 	bl	8001d24 <Error_Handler>
    }


  /* USER CODE END CAN1_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	3728      	adds	r7, #40	@ 0x28
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000250 	.word	0x20000250
 80017b8:	40006400 	.word	0x40006400

080017bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017c0:	4b12      	ldr	r3, [pc, #72]	@ (800180c <MX_I2C1_Init+0x50>)
 80017c2:	4a13      	ldr	r2, [pc, #76]	@ (8001810 <MX_I2C1_Init+0x54>)
 80017c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017c6:	4b11      	ldr	r3, [pc, #68]	@ (800180c <MX_I2C1_Init+0x50>)
 80017c8:	4a12      	ldr	r2, [pc, #72]	@ (8001814 <MX_I2C1_Init+0x58>)
 80017ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017cc:	4b0f      	ldr	r3, [pc, #60]	@ (800180c <MX_I2C1_Init+0x50>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017d2:	4b0e      	ldr	r3, [pc, #56]	@ (800180c <MX_I2C1_Init+0x50>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <MX_I2C1_Init+0x50>)
 80017da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017e0:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <MX_I2C1_Init+0x50>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017e6:	4b09      	ldr	r3, [pc, #36]	@ (800180c <MX_I2C1_Init+0x50>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ec:	4b07      	ldr	r3, [pc, #28]	@ (800180c <MX_I2C1_Init+0x50>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017f2:	4b06      	ldr	r3, [pc, #24]	@ (800180c <MX_I2C1_Init+0x50>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017f8:	4804      	ldr	r0, [pc, #16]	@ (800180c <MX_I2C1_Init+0x50>)
 80017fa:	f002 fa99 	bl	8003d30 <HAL_I2C_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001804:	f000 fa8e 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001808:	bf00      	nop
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000278 	.word	0x20000278
 8001810:	40005400 	.word	0x40005400
 8001814:	000186a0 	.word	0x000186a0

08001818 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800181e:	f107 0310 	add.w	r3, r7, #16
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001828:	463b      	mov	r3, r7
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001834:	4b20      	ldr	r3, [pc, #128]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 8001836:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800183a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 800183c:	4b1e      	ldr	r3, [pc, #120]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 800183e:	2259      	movs	r2, #89	@ 0x59
 8001840:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001842:	4b1d      	ldr	r3, [pc, #116]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001848:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 800184a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800184e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001850:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 8001852:	2200      	movs	r2, #0
 8001854:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001856:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 8001858:	2200      	movs	r2, #0
 800185a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800185c:	4816      	ldr	r0, [pc, #88]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 800185e:	f004 faed 	bl	8005e3c <HAL_TIM_IC_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001868:	f000 fa5c 	bl	8001d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	4619      	mov	r1, r3
 800187a:	480f      	ldr	r0, [pc, #60]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 800187c:	f004 ffee 	bl	800685c <HAL_TIMEx_MasterConfigSynchronization>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001886:	f000 fa4d 	bl	8001d24 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800188a:	2300      	movs	r3, #0
 800188c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800188e:	2301      	movs	r3, #1
 8001890:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001892:	2300      	movs	r3, #0
 8001894:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800189a:	463b      	mov	r3, r7
 800189c:	2200      	movs	r2, #0
 800189e:	4619      	mov	r1, r3
 80018a0:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <MX_TIM2_Init+0xa0>)
 80018a2:	f004 fce7 	bl	8006274 <HAL_TIM_IC_ConfigChannel>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80018ac:	f000 fa3a 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018b0:	bf00      	nop
 80018b2:	3718      	adds	r7, #24
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200002cc 	.word	0x200002cc

080018bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018c0:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018c2:	4a12      	ldr	r2, [pc, #72]	@ (800190c <MX_USART2_UART_Init+0x50>)
 80018c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018c6:	4b10      	ldr	r3, [pc, #64]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018da:	4b0b      	ldr	r3, [pc, #44]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018e0:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018e2:	220c      	movs	r2, #12
 80018e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e6:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018f2:	4805      	ldr	r0, [pc, #20]	@ (8001908 <MX_USART2_UART_Init+0x4c>)
 80018f4:	f005 f842 	bl	800697c <HAL_UART_Init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018fe:	f000 fa11 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000314 	.word	0x20000314
 800190c:	40004400 	.word	0x40004400

08001910 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 8001916:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <MX_USART3_UART_Init+0x50>)
 8001918:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 800191c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001920:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001922:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001928:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 800192a:	2200      	movs	r2, #0
 800192c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800192e:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001934:	4b09      	ldr	r3, [pc, #36]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 8001936:	220c      	movs	r2, #12
 8001938:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193a:	4b08      	ldr	r3, [pc, #32]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001940:	4b06      	ldr	r3, [pc, #24]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 8001942:	2200      	movs	r2, #0
 8001944:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001946:	4805      	ldr	r0, [pc, #20]	@ (800195c <MX_USART3_UART_Init+0x4c>)
 8001948:	f005 f818 	bl	800697c <HAL_UART_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001952:	f000 f9e7 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	2000035c 	.word	0x2000035c
 8001960:	40004800 	.word	0x40004800

08001964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08a      	sub	sp, #40	@ 0x28
 8001968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]
 8001976:	60da      	str	r2, [r3, #12]
 8001978:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	4b2e      	ldr	r3, [pc, #184]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a2d      	ldr	r2, [pc, #180]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 8001984:	f043 0304 	orr.w	r3, r3, #4
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0304 	and.w	r3, r3, #4
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b27      	ldr	r3, [pc, #156]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a26      	ldr	r2, [pc, #152]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 80019a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b24      	ldr	r3, [pc, #144]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	4b20      	ldr	r3, [pc, #128]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a1f      	ldr	r2, [pc, #124]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	607b      	str	r3, [r7, #4]
 80019d2:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	4a18      	ldr	r2, [pc, #96]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 80019d8:	f043 0302 	orr.w	r3, r3, #2
 80019dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019de:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <MX_GPIO_Init+0xd4>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 80019ea:	2200      	movs	r2, #0
 80019ec:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80019f0:	4812      	ldr	r0, [pc, #72]	@ (8001a3c <MX_GPIO_Init+0xd8>)
 80019f2:	f002 f983 	bl	8003cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019fc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001a00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	480c      	ldr	r0, [pc, #48]	@ (8001a40 <MX_GPIO_Init+0xdc>)
 8001a0e:	f001 ffe1 	bl	80039d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_9;
 8001a12:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8001a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4804      	ldr	r0, [pc, #16]	@ (8001a3c <MX_GPIO_Init+0xd8>)
 8001a2c:	f001 ffd2 	bl	80039d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a30:	bf00      	nop
 8001a32:	3728      	adds	r7, #40	@ 0x28
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40020000 	.word	0x40020000
 8001a40:	40020800 	.word	0x40020800
 8001a44:	00000000 	.word	0x00000000

08001a48 <UltrasonicSensorTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_UltrasonicSensorTask */
void UltrasonicSensorTask(void *argument)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint32_t Difference = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
	uint8_t Distance = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	72fb      	strb	r3, [r7, #11]
  /* Infinite loop */
  for(;;)
  {
	HCSR04_Read(&htim2);
 8001a58:	481d      	ldr	r0, [pc, #116]	@ (8001ad0 <UltrasonicSensorTask+0x88>)
 8001a5a:	f7ff fbfb 	bl	8001254 <HCSR04_Read>
	osMessageQueueGet(EchoQueueHandle, &Difference, NULL, osWaitForever);
 8001a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad4 <UltrasonicSensorTask+0x8c>)
 8001a60:	6818      	ldr	r0, [r3, #0]
 8001a62:	f107 010c 	add.w	r1, r7, #12
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f005 fda0 	bl	80075b0 <osMessageQueueGet>
	Distance = Difference * .034/2;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe fd66 	bl	8000544 <__aeabi_ui2d>
 8001a78:	a313      	add	r3, pc, #76	@ (adr r3, 8001ac8 <UltrasonicSensorTask+0x80>)
 8001a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7e:	f7fe fddb 	bl	8000638 <__aeabi_dmul>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	4610      	mov	r0, r2
 8001a88:	4619      	mov	r1, r3
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a92:	f7fe fefb 	bl	800088c <__aeabi_ddiv>
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f7ff f8a3 	bl	8000be8 <__aeabi_d2uiz>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	72fb      	strb	r3, [r7, #11]
	osMessageQueuePut(UltrasonicQueueHandle, &Distance, 0, 0);
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <UltrasonicSensorTask+0x90>)
 8001aaa:	6818      	ldr	r0, [r3, #0]
 8001aac:	f107 010b 	add.w	r1, r7, #11
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f005 fd1c 	bl	80074f0 <osMessageQueuePut>
    osDelay(100);
 8001ab8:	2064      	movs	r0, #100	@ 0x64
 8001aba:	f005 fc8b 	bl	80073d4 <osDelay>
	HCSR04_Read(&htim2);
 8001abe:	bf00      	nop
 8001ac0:	e7ca      	b.n	8001a58 <UltrasonicSensorTask+0x10>
 8001ac2:	bf00      	nop
 8001ac4:	f3af 8000 	nop.w
 8001ac8:	b020c49c 	.word	0xb020c49c
 8001acc:	3fa16872 	.word	0x3fa16872
 8001ad0:	200002cc 	.word	0x200002cc
 8001ad4:	200003c8 	.word	0x200003c8
 8001ad8:	200003b4 	.word	0x200003b4

08001adc <WaterLevelTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_WaterLevelTask */
void WaterLevelTask(void *argument)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN WaterLevelTask */
	uint32_t Sensor_Value = 0;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	HAL_ADC_Start(&hadc1);
 8001ae8:	480e      	ldr	r0, [pc, #56]	@ (8001b24 <WaterLevelTask+0x48>)
 8001aea:	f000 fd2f 	bl	800254c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001aee:	f04f 31ff 	mov.w	r1, #4294967295
 8001af2:	480c      	ldr	r0, [pc, #48]	@ (8001b24 <WaterLevelTask+0x48>)
 8001af4:	f000 fe2f 	bl	8002756 <HAL_ADC_PollForConversion>

	Sensor_Value = HAL_ADC_GetValue(&hadc1);
 8001af8:	480a      	ldr	r0, [pc, #40]	@ (8001b24 <WaterLevelTask+0x48>)
 8001afa:	f000 feb7 	bl	800286c <HAL_ADC_GetValue>
 8001afe:	4603      	mov	r3, r0
 8001b00:	60fb      	str	r3, [r7, #12]
	HAL_ADC_Stop(&hadc1);
 8001b02:	4808      	ldr	r0, [pc, #32]	@ (8001b24 <WaterLevelTask+0x48>)
 8001b04:	f000 fdf4 	bl	80026f0 <HAL_ADC_Stop>

    osMessageQueuePut(WaterLevelQueueHandle, &Sensor_Value, 0, 0);
 8001b08:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <WaterLevelTask+0x4c>)
 8001b0a:	6818      	ldr	r0, [r3, #0]
 8001b0c:	f107 010c 	add.w	r1, r7, #12
 8001b10:	2300      	movs	r3, #0
 8001b12:	2200      	movs	r2, #0
 8001b14:	f005 fcec 	bl	80074f0 <osMessageQueuePut>
    osDelay(500);
 8001b18:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b1c:	f005 fc5a 	bl	80073d4 <osDelay>
	HAL_ADC_Start(&hadc1);
 8001b20:	bf00      	nop
 8001b22:	e7e1      	b.n	8001ae8 <WaterLevelTask+0xc>
 8001b24:	20000208 	.word	0x20000208
 8001b28:	200003bc 	.word	0x200003bc

08001b2c <GyroTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GyroTask */
void GyroTask(void *argument)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GyroTask */
	  float ZTilt;
	  float Tilt_Offset;

	  HAL_StatusTypeDef ret = GY521_Connection(&hi2c1);
 8001b34:	4817      	ldr	r0, [pc, #92]	@ (8001b94 <GyroTask+0x68>)
 8001b36:	f7ff fa68 	bl	800100a <GY521_Connection>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	75fb      	strb	r3, [r7, #23]
	  if (ret == HAL_OK){
 8001b3e:	7dfb      	ldrb	r3, [r7, #23]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d103      	bne.n	8001b4c <GyroTask+0x20>
	  	  printf("The device is ready \n");
 8001b44:	4814      	ldr	r0, [pc, #80]	@ (8001b98 <GyroTask+0x6c>)
 8001b46:	f009 f857 	bl	800abf8 <puts>
 8001b4a:	e004      	b.n	8001b56 <GyroTask+0x2a>
	  }else{
	  	  printf("U fucked gng \n");
 8001b4c:	4813      	ldr	r0, [pc, #76]	@ (8001b9c <GyroTask+0x70>)
 8001b4e:	f009 f853 	bl	800abf8 <puts>
	  	  Error_Handler();
 8001b52:	f000 f8e7 	bl	8001d24 <Error_Handler>
	  }

	  GY521_Config(&hi2c1);
 8001b56:	480f      	ldr	r0, [pc, #60]	@ (8001b94 <GyroTask+0x68>)
 8001b58:	f7ff fa68 	bl	800102c <GY521_Config>

	  Tilt_Offset = GY521_Calculate_Offset(&hi2c1);
 8001b5c:	480d      	ldr	r0, [pc, #52]	@ (8001b94 <GyroTask+0x68>)
 8001b5e:	f7ff fa91 	bl	8001084 <GY521_Calculate_Offset>
 8001b62:	ed87 0a04 	vstr	s0, [r7, #16]
  /* Infinite loop */
  for(;;)
  {
	ZTilt = GY521_Calculate_Tilt(Tilt_Offset, &hi2c1);
 8001b66:	480b      	ldr	r0, [pc, #44]	@ (8001b94 <GyroTask+0x68>)
 8001b68:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b6c:	f7ff faf6 	bl	800115c <GY521_Calculate_Tilt>
 8001b70:	eef0 7a40 	vmov.f32	s15, s0
 8001b74:	edc7 7a03 	vstr	s15, [r7, #12]
	osMessageQueuePut(GyroQueueHandle, &ZTilt, 0, 0);
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <GyroTask+0x74>)
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	f107 010c 	add.w	r1, r7, #12
 8001b80:	2300      	movs	r3, #0
 8001b82:	2200      	movs	r2, #0
 8001b84:	f005 fcb4 	bl	80074f0 <osMessageQueuePut>
    osDelay(200);
 8001b88:	20c8      	movs	r0, #200	@ 0xc8
 8001b8a:	f005 fc23 	bl	80073d4 <osDelay>
	ZTilt = GY521_Calculate_Tilt(Tilt_Offset, &hi2c1);
 8001b8e:	bf00      	nop
 8001b90:	e7e9      	b.n	8001b66 <GyroTask+0x3a>
 8001b92:	bf00      	nop
 8001b94:	20000278 	.word	0x20000278
 8001b98:	0800cdec 	.word	0x0800cdec
 8001b9c:	0800ce04 	.word	0x0800ce04
 8001ba0:	200003b8 	.word	0x200003b8

08001ba4 <UARTTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UARTTask */
void UARTTask(void *argument)
{
 8001ba4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ba8:	b097      	sub	sp, #92	@ 0x5c
 8001baa:	af06      	add	r7, sp, #24
 8001bac:	6078      	str	r0, [r7, #4]
  float ZTilt = 0.0;
 8001bae:	f04f 0300 	mov.w	r3, #0
 8001bb2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t Sensor_Value = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint8_t Distance = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t Speed = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  DHT11_Data_t Dht11_Data = {0.0, 0.0};
 8001bc4:	f04f 0300 	mov.w	r3, #0
 8001bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bca:	f04f 0300 	mov.w	r3, #0
 8001bce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t uart_frame[21];  // Frame buffer

  for(;;)
  {
    // Get all sensor data from queues
    osMessageQueueGet(SpeedQueueHandle, &Speed, NULL, 0);
 8001bd0:	4b44      	ldr	r3, [pc, #272]	@ (8001ce4 <UARTTask+0x140>)
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	f107 012e 	add.w	r1, r7, #46	@ 0x2e
 8001bd8:	2300      	movs	r3, #0
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f005 fce8 	bl	80075b0 <osMessageQueueGet>
    osMessageQueueGet(TempHumiQueueHandle, &Dht11_Data, NULL, 0);
 8001be0:	4b41      	ldr	r3, [pc, #260]	@ (8001ce8 <UARTTask+0x144>)
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001be8:	2300      	movs	r3, #0
 8001bea:	2200      	movs	r2, #0
 8001bec:	f005 fce0 	bl	80075b0 <osMessageQueueGet>
    osMessageQueueGet(GyroQueueHandle, &ZTilt, NULL, 0);
 8001bf0:	4b3e      	ldr	r3, [pc, #248]	@ (8001cec <UARTTask+0x148>)
 8001bf2:	6818      	ldr	r0, [r3, #0]
 8001bf4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f005 fcd8 	bl	80075b0 <osMessageQueueGet>
    osMessageQueueGet(UltrasonicQueueHandle, &Distance, NULL, 0);
 8001c00:	4b3b      	ldr	r3, [pc, #236]	@ (8001cf0 <UARTTask+0x14c>)
 8001c02:	6818      	ldr	r0, [r3, #0]
 8001c04:	f107 012f 	add.w	r1, r7, #47	@ 0x2f
 8001c08:	2300      	movs	r3, #0
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f005 fcd0 	bl	80075b0 <osMessageQueueGet>
    osMessageQueueGet(WaterLevelQueueHandle, &Sensor_Value, NULL, 0);
 8001c10:	4b38      	ldr	r3, [pc, #224]	@ (8001cf4 <UARTTask+0x150>)
 8001c12:	6818      	ldr	r0, [r3, #0]
 8001c14:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001c18:	2300      	movs	r3, #0
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f005 fcc8 	bl	80075b0 <osMessageQueueGet>

    // Build frame
    uart_frame[0] = 0xAA;  // Start byte
 8001c20:	23aa      	movs	r3, #170	@ 0xaa
 8001c22:	733b      	strb	r3, [r7, #12]

    uart_frame[1] = Speed;
 8001c24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001c28:	737b      	strb	r3, [r7, #13]

    memcpy(&uart_frame[2], &Dht11_Data.temperature, 4);
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2c:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&uart_frame[6], &Dht11_Data.humidity, 4);
 8001c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c32:	f8c7 3012 	str.w	r3, [r7, #18]
    memcpy(&uart_frame[10], &ZTilt, 4);
 8001c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c38:	f8c7 3016 	str.w	r3, [r7, #22]

    uart_frame[14] = Distance;
 8001c3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c40:	76bb      	strb	r3, [r7, #26]

    memcpy(&uart_frame[15], &Sensor_Value, 4);
 8001c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c44:	f8c7 301b 	str.w	r3, [r7, #27]

    // Calculate checksum (XOR of data bytes)
    uint8_t checksum = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for(int i = 1; i < 19; i++) {
 8001c4e:	2301      	movs	r3, #1
 8001c50:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c52:	e00c      	b.n	8001c6e <UARTTask+0xca>
      checksum ^= uart_frame[i];
 8001c54:	f107 020c 	add.w	r2, r7, #12
 8001c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c5a:	4413      	add	r3, r2
 8001c5c:	781a      	ldrb	r2, [r3, #0]
 8001c5e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001c62:	4053      	eors	r3, r2
 8001c64:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for(int i = 1; i < 19; i++) {
 8001c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c70:	2b12      	cmp	r3, #18
 8001c72:	ddef      	ble.n	8001c54 <UARTTask+0xb0>
    }
    uart_frame[19] = checksum;
 8001c74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001c78:	77fb      	strb	r3, [r7, #31]

    uart_frame[20] = 0x55;  // End byte
 8001c7a:	2355      	movs	r3, #85	@ 0x55
 8001c7c:	f887 3020 	strb.w	r3, [r7, #32]

    // Send frame via UART
    HAL_UART_Transmit(&huart3, uart_frame, 21, HAL_MAX_DELAY);
 8001c80:	f107 010c 	add.w	r1, r7, #12
 8001c84:	f04f 33ff 	mov.w	r3, #4294967295
 8001c88:	2215      	movs	r2, #21
 8001c8a:	481b      	ldr	r0, [pc, #108]	@ (8001cf8 <UARTTask+0x154>)
 8001c8c:	f004 fec6 	bl	8006a1c <HAL_UART_Transmit>

    // Print all sensor data
       printf("Speed: %u km/h | Temp: %.1f C | Humi: %.1f %% | Tilt: %.1f deg | Dist: %u cm | Water: %lu\n",
 8001c90:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001c94:	461e      	mov	r6, r3
              Speed, Dht11_Data.temperature, Dht11_Data.humidity, ZTilt, Distance, Sensor_Value);
 8001c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
       printf("Speed: %u km/h | Temp: %.1f C | Humi: %.1f %% | Tilt: %.1f deg | Dist: %u cm | Water: %lu\n",
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fc75 	bl	8000588 <__aeabi_f2d>
 8001c9e:	4680      	mov	r8, r0
 8001ca0:	4689      	mov	r9, r1
              Speed, Dht11_Data.temperature, Dht11_Data.humidity, ZTilt, Distance, Sensor_Value);
 8001ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
       printf("Speed: %u km/h | Temp: %.1f C | Humi: %.1f %% | Tilt: %.1f deg | Dist: %u cm | Water: %lu\n",
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fc6f 	bl	8000588 <__aeabi_f2d>
 8001caa:	4604      	mov	r4, r0
 8001cac:	460d      	mov	r5, r1
 8001cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe fc69 	bl	8000588 <__aeabi_f2d>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8001cbe:	4608      	mov	r0, r1
 8001cc0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001cc2:	9105      	str	r1, [sp, #20]
 8001cc4:	9004      	str	r0, [sp, #16]
 8001cc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001cca:	e9cd 4500 	strd	r4, r5, [sp]
 8001cce:	4642      	mov	r2, r8
 8001cd0:	464b      	mov	r3, r9
 8001cd2:	4631      	mov	r1, r6
 8001cd4:	4809      	ldr	r0, [pc, #36]	@ (8001cfc <UARTTask+0x158>)
 8001cd6:	f008 ff27 	bl	800ab28 <iprintf>

    osDelay(100);
 8001cda:	2064      	movs	r0, #100	@ 0x64
 8001cdc:	f005 fb7a 	bl	80073d4 <osDelay>
  {
 8001ce0:	e776      	b.n	8001bd0 <UARTTask+0x2c>
 8001ce2:	bf00      	nop
 8001ce4:	200003c0 	.word	0x200003c0
 8001ce8:	200003c4 	.word	0x200003c4
 8001cec:	200003b8 	.word	0x200003b8
 8001cf0:	200003b4 	.word	0x200003b4
 8001cf4:	200003bc 	.word	0x200003bc
 8001cf8:	2000035c 	.word	0x2000035c
 8001cfc:	0800ce14 	.word	0x0800ce14

08001d00 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a04      	ldr	r2, [pc, #16]	@ (8001d20 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d101      	bne.n	8001d16 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d12:	f000 fbb7 	bl	8002484 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40010000 	.word	0x40010000

08001d24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d28:	b672      	cpsid	i
}
 8001d2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d2c:	bf00      	nop
 8001d2e:	e7fd      	b.n	8001d2c <Error_Handler+0x8>

08001d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	607b      	str	r3, [r7, #4]
 8001d3a:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <HAL_MspInit+0x54>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3e:	4a11      	ldr	r2, [pc, #68]	@ (8001d84 <HAL_MspInit+0x54>)
 8001d40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d46:	4b0f      	ldr	r3, [pc, #60]	@ (8001d84 <HAL_MspInit+0x54>)
 8001d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4e:	607b      	str	r3, [r7, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	603b      	str	r3, [r7, #0]
 8001d56:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <HAL_MspInit+0x54>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d84 <HAL_MspInit+0x54>)
 8001d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d62:	4b08      	ldr	r3, [pc, #32]	@ (8001d84 <HAL_MspInit+0x54>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d6e:	2200      	movs	r2, #0
 8001d70:	210f      	movs	r1, #15
 8001d72:	f06f 0001 	mvn.w	r0, #1
 8001d76:	f001 fe03 	bl	8003980 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40023800 	.word	0x40023800

08001d88 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	@ 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a17      	ldr	r2, [pc, #92]	@ (8001e04 <HAL_ADC_MspInit+0x7c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d127      	bne.n	8001dfa <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
 8001dae:	4b16      	ldr	r3, [pc, #88]	@ (8001e08 <HAL_ADC_MspInit+0x80>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db2:	4a15      	ldr	r2, [pc, #84]	@ (8001e08 <HAL_ADC_MspInit+0x80>)
 8001db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001db8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dba:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <HAL_ADC_MspInit+0x80>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	4b0f      	ldr	r3, [pc, #60]	@ (8001e08 <HAL_ADC_MspInit+0x80>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	4a0e      	ldr	r2, [pc, #56]	@ (8001e08 <HAL_ADC_MspInit+0x80>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <HAL_ADC_MspInit+0x80>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001de2:	2301      	movs	r3, #1
 8001de4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de6:	2303      	movs	r3, #3
 8001de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	4805      	ldr	r0, [pc, #20]	@ (8001e0c <HAL_ADC_MspInit+0x84>)
 8001df6:	f001 fded 	bl	80039d4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001dfa:	bf00      	nop
 8001dfc:	3728      	adds	r7, #40	@ 0x28
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40012000 	.word	0x40012000
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40020000 	.word	0x40020000

08001e10 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	@ 0x28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ea4 <HAL_CAN_MspInit+0x94>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d134      	bne.n	8001e9c <HAL_CAN_MspInit+0x8c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea8 <HAL_CAN_MspInit+0x98>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea8 <HAL_CAN_MspInit+0x98>)
 8001e3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e42:	4b19      	ldr	r3, [pc, #100]	@ (8001ea8 <HAL_CAN_MspInit+0x98>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e4a:	613b      	str	r3, [r7, #16]
 8001e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	4b15      	ldr	r3, [pc, #84]	@ (8001ea8 <HAL_CAN_MspInit+0x98>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	4a14      	ldr	r2, [pc, #80]	@ (8001ea8 <HAL_CAN_MspInit+0x98>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ea8 <HAL_CAN_MspInit+0x98>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e7c:	2309      	movs	r3, #9
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	4619      	mov	r1, r3
 8001e86:	4809      	ldr	r0, [pc, #36]	@ (8001eac <HAL_CAN_MspInit+0x9c>)
 8001e88:	f001 fda4 	bl	80039d4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2105      	movs	r1, #5
 8001e90:	2014      	movs	r0, #20
 8001e92:	f001 fd75 	bl	8003980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001e96:	2014      	movs	r0, #20
 8001e98:	f001 fd8e 	bl	80039b8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001e9c:	bf00      	nop
 8001e9e:	3728      	adds	r7, #40	@ 0x28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40006400 	.word	0x40006400
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40020000 	.word	0x40020000

08001eb0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	@ 0x28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	60da      	str	r2, [r3, #12]
 8001ec6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a19      	ldr	r2, [pc, #100]	@ (8001f34 <HAL_I2C_MspInit+0x84>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d12c      	bne.n	8001f2c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
 8001ed6:	4b18      	ldr	r3, [pc, #96]	@ (8001f38 <HAL_I2C_MspInit+0x88>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	4a17      	ldr	r2, [pc, #92]	@ (8001f38 <HAL_I2C_MspInit+0x88>)
 8001edc:	f043 0302 	orr.w	r3, r3, #2
 8001ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee2:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <HAL_I2C_MspInit+0x88>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef4:	2312      	movs	r3, #18
 8001ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efc:	2303      	movs	r3, #3
 8001efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f00:	2304      	movs	r3, #4
 8001f02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f04:	f107 0314 	add.w	r3, r7, #20
 8001f08:	4619      	mov	r1, r3
 8001f0a:	480c      	ldr	r0, [pc, #48]	@ (8001f3c <HAL_I2C_MspInit+0x8c>)
 8001f0c:	f001 fd62 	bl	80039d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f10:	2300      	movs	r3, #0
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	4b08      	ldr	r3, [pc, #32]	@ (8001f38 <HAL_I2C_MspInit+0x88>)
 8001f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f18:	4a07      	ldr	r2, [pc, #28]	@ (8001f38 <HAL_I2C_MspInit+0x88>)
 8001f1a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f20:	4b05      	ldr	r3, [pc, #20]	@ (8001f38 <HAL_I2C_MspInit+0x88>)
 8001f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f2c:	bf00      	nop
 8001f2e:	3728      	adds	r7, #40	@ 0x28
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40005400 	.word	0x40005400
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40020400 	.word	0x40020400

08001f40 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	@ 0x28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f60:	d134      	bne.n	8001fcc <HAL_TIM_IC_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd4 <HAL_TIM_IC_MspInit+0x94>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6a:	4a1a      	ldr	r2, [pc, #104]	@ (8001fd4 <HAL_TIM_IC_MspInit+0x94>)
 8001f6c:	f043 0301 	orr.w	r3, r3, #1
 8001f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f72:	4b18      	ldr	r3, [pc, #96]	@ (8001fd4 <HAL_TIM_IC_MspInit+0x94>)
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	4b14      	ldr	r3, [pc, #80]	@ (8001fd4 <HAL_TIM_IC_MspInit+0x94>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	4a13      	ldr	r2, [pc, #76]	@ (8001fd4 <HAL_TIM_IC_MspInit+0x94>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8e:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_TIM_IC_MspInit+0x94>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001f9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fac:	2301      	movs	r3, #1
 8001fae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4808      	ldr	r0, [pc, #32]	@ (8001fd8 <HAL_TIM_IC_MspInit+0x98>)
 8001fb8:	f001 fd0c 	bl	80039d4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2105      	movs	r1, #5
 8001fc0:	201c      	movs	r0, #28
 8001fc2:	f001 fcdd 	bl	8003980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fc6:	201c      	movs	r0, #28
 8001fc8:	f001 fcf6 	bl	80039b8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001fcc:	bf00      	nop
 8001fce:	3728      	adds	r7, #40	@ 0x28
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40020000 	.word	0x40020000

08001fdc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08c      	sub	sp, #48	@ 0x30
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe4:	f107 031c 	add.w	r3, r7, #28
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	609a      	str	r2, [r3, #8]
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a41      	ldr	r2, [pc, #260]	@ (8002100 <HAL_UART_MspInit+0x124>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d12c      	bne.n	8002058 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	61bb      	str	r3, [r7, #24]
 8002002:	4b40      	ldr	r3, [pc, #256]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	4a3f      	ldr	r2, [pc, #252]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002008:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800200c:	6413      	str	r3, [r2, #64]	@ 0x40
 800200e:	4b3d      	ldr	r3, [pc, #244]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002016:	61bb      	str	r3, [r7, #24]
 8002018:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
 800201e:	4b39      	ldr	r3, [pc, #228]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	4a38      	ldr	r2, [pc, #224]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6313      	str	r3, [r2, #48]	@ 0x30
 800202a:	4b36      	ldr	r3, [pc, #216]	@ (8002104 <HAL_UART_MspInit+0x128>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002036:	230c      	movs	r3, #12
 8002038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203a:	2302      	movs	r3, #2
 800203c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002042:	2303      	movs	r3, #3
 8002044:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002046:	2307      	movs	r3, #7
 8002048:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204a:	f107 031c 	add.w	r3, r7, #28
 800204e:	4619      	mov	r1, r3
 8002050:	482d      	ldr	r0, [pc, #180]	@ (8002108 <HAL_UART_MspInit+0x12c>)
 8002052:	f001 fcbf 	bl	80039d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002056:	e04f      	b.n	80020f8 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART3)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a2b      	ldr	r2, [pc, #172]	@ (800210c <HAL_UART_MspInit+0x130>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d14a      	bne.n	80020f8 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	4b27      	ldr	r3, [pc, #156]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	4a26      	ldr	r2, [pc, #152]	@ (8002104 <HAL_UART_MspInit+0x128>)
 800206c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002070:	6413      	str	r3, [r2, #64]	@ 0x40
 8002072:	4b24      	ldr	r3, [pc, #144]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	4b20      	ldr	r3, [pc, #128]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	4a1f      	ldr	r2, [pc, #124]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002088:	f043 0304 	orr.w	r3, r3, #4
 800208c:	6313      	str	r3, [r2, #48]	@ 0x30
 800208e:	4b1d      	ldr	r3, [pc, #116]	@ (8002104 <HAL_UART_MspInit+0x128>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	4b19      	ldr	r3, [pc, #100]	@ (8002104 <HAL_UART_MspInit+0x128>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	4a18      	ldr	r2, [pc, #96]	@ (8002104 <HAL_UART_MspInit+0x128>)
 80020a4:	f043 0302 	orr.w	r3, r3, #2
 80020a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020aa:	4b16      	ldr	r3, [pc, #88]	@ (8002104 <HAL_UART_MspInit+0x128>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80020b6:	2320      	movs	r3, #32
 80020b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c2:	2303      	movs	r3, #3
 80020c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020c6:	2307      	movs	r3, #7
 80020c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ca:	f107 031c 	add.w	r3, r7, #28
 80020ce:	4619      	mov	r1, r3
 80020d0:	480f      	ldr	r0, [pc, #60]	@ (8002110 <HAL_UART_MspInit+0x134>)
 80020d2:	f001 fc7f 	bl	80039d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e4:	2303      	movs	r3, #3
 80020e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020e8:	2307      	movs	r3, #7
 80020ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ec:	f107 031c 	add.w	r3, r7, #28
 80020f0:	4619      	mov	r1, r3
 80020f2:	4808      	ldr	r0, [pc, #32]	@ (8002114 <HAL_UART_MspInit+0x138>)
 80020f4:	f001 fc6e 	bl	80039d4 <HAL_GPIO_Init>
}
 80020f8:	bf00      	nop
 80020fa:	3730      	adds	r7, #48	@ 0x30
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40004400 	.word	0x40004400
 8002104:	40023800 	.word	0x40023800
 8002108:	40020000 	.word	0x40020000
 800210c:	40004800 	.word	0x40004800
 8002110:	40020800 	.word	0x40020800
 8002114:	40020400 	.word	0x40020400

08002118 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08c      	sub	sp, #48	@ 0x30
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002128:	2300      	movs	r3, #0
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	4b2f      	ldr	r3, [pc, #188]	@ (80021ec <HAL_InitTick+0xd4>)
 800212e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002130:	4a2e      	ldr	r2, [pc, #184]	@ (80021ec <HAL_InitTick+0xd4>)
 8002132:	f043 0301 	orr.w	r3, r3, #1
 8002136:	6453      	str	r3, [r2, #68]	@ 0x44
 8002138:	4b2c      	ldr	r3, [pc, #176]	@ (80021ec <HAL_InitTick+0xd4>)
 800213a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002144:	f107 020c 	add.w	r2, r7, #12
 8002148:	f107 0310 	add.w	r3, r7, #16
 800214c:	4611      	mov	r1, r2
 800214e:	4618      	mov	r0, r3
 8002150:	f003 f8aa 	bl	80052a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002154:	f003 f894 	bl	8005280 <HAL_RCC_GetPCLK2Freq>
 8002158:	4603      	mov	r3, r0
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800215e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002160:	4a23      	ldr	r2, [pc, #140]	@ (80021f0 <HAL_InitTick+0xd8>)
 8002162:	fba2 2303 	umull	r2, r3, r2, r3
 8002166:	0c9b      	lsrs	r3, r3, #18
 8002168:	3b01      	subs	r3, #1
 800216a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800216c:	4b21      	ldr	r3, [pc, #132]	@ (80021f4 <HAL_InitTick+0xdc>)
 800216e:	4a22      	ldr	r2, [pc, #136]	@ (80021f8 <HAL_InitTick+0xe0>)
 8002170:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_InitTick+0xdc>)
 8002174:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002178:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800217a:	4a1e      	ldr	r2, [pc, #120]	@ (80021f4 <HAL_InitTick+0xdc>)
 800217c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002180:	4b1c      	ldr	r3, [pc, #112]	@ (80021f4 <HAL_InitTick+0xdc>)
 8002182:	2200      	movs	r2, #0
 8002184:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002186:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <HAL_InitTick+0xdc>)
 8002188:	2200      	movs	r2, #0
 800218a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800218c:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <HAL_InitTick+0xdc>)
 800218e:	2200      	movs	r2, #0
 8002190:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002192:	4818      	ldr	r0, [pc, #96]	@ (80021f4 <HAL_InitTick+0xdc>)
 8002194:	f003 fd88 	bl	8005ca8 <HAL_TIM_Base_Init>
 8002198:	4603      	mov	r3, r0
 800219a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800219e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d11b      	bne.n	80021de <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80021a6:	4813      	ldr	r0, [pc, #76]	@ (80021f4 <HAL_InitTick+0xdc>)
 80021a8:	f003 fdd8 	bl	8005d5c <HAL_TIM_Base_Start_IT>
 80021ac:	4603      	mov	r3, r0
 80021ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80021b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d111      	bne.n	80021de <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021ba:	2019      	movs	r0, #25
 80021bc:	f001 fbfc 	bl	80039b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b0f      	cmp	r3, #15
 80021c4:	d808      	bhi.n	80021d8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80021c6:	2200      	movs	r2, #0
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	2019      	movs	r0, #25
 80021cc:	f001 fbd8 	bl	8003980 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021d0:	4a0a      	ldr	r2, [pc, #40]	@ (80021fc <HAL_InitTick+0xe4>)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	e002      	b.n	80021de <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80021de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3730      	adds	r7, #48	@ 0x30
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40023800 	.word	0x40023800
 80021f0:	431bde83 	.word	0x431bde83
 80021f4:	20000400 	.word	0x20000400
 80021f8:	40010000 	.word	0x40010000
 80021fc:	20000004 	.word	0x20000004

08002200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <NMI_Handler+0x4>

08002208 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <HardFault_Handler+0x4>

08002210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <MemManage_Handler+0x4>

08002218 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <BusFault_Handler+0x4>

08002220 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <UsageFault_Handler+0x4>

08002228 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
	...

08002238 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <CAN1_RX0_IRQHandler+0x10>)
 800223e:	f001 f8b7 	bl	80033b0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000250 	.word	0x20000250

0800224c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002252:	f003 ff1f 	bl	8006094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20000400 	.word	0x20000400

08002260 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <TIM2_IRQHandler+0x10>)
 8002266:	f003 ff15 	bl	8006094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200002cc 	.word	0x200002cc

08002274 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return 1;
 8002278:	2301      	movs	r3, #1
}
 800227a:	4618      	mov	r0, r3
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <_kill>:

int _kill(int pid, int sig)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800228e:	f008 fde5 	bl	800ae5c <__errno>
 8002292:	4603      	mov	r3, r0
 8002294:	2216      	movs	r2, #22
 8002296:	601a      	str	r2, [r3, #0]
  return -1;
 8002298:	f04f 33ff 	mov.w	r3, #4294967295
}
 800229c:	4618      	mov	r0, r3
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <_exit>:

void _exit (int status)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022ac:	f04f 31ff 	mov.w	r1, #4294967295
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f7ff ffe7 	bl	8002284 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022b6:	bf00      	nop
 80022b8:	e7fd      	b.n	80022b6 <_exit+0x12>

080022ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b086      	sub	sp, #24
 80022be:	af00      	add	r7, sp, #0
 80022c0:	60f8      	str	r0, [r7, #12]
 80022c2:	60b9      	str	r1, [r7, #8]
 80022c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	e00a      	b.n	80022e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022cc:	f3af 8000 	nop.w
 80022d0:	4601      	mov	r1, r0
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	1c5a      	adds	r2, r3, #1
 80022d6:	60ba      	str	r2, [r7, #8]
 80022d8:	b2ca      	uxtb	r2, r1
 80022da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	3301      	adds	r3, #1
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	dbf0      	blt.n	80022cc <_read+0x12>
  }

  return len;
 80022ea:	687b      	ldr	r3, [r7, #4]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800231c:	605a      	str	r2, [r3, #4]
  return 0;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <_isatty>:

int _isatty(int file)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002334:	2301      	movs	r3, #1
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002342:	b480      	push	{r7}
 8002344:	b085      	sub	sp, #20
 8002346:	af00      	add	r7, sp, #0
 8002348:	60f8      	str	r0, [r7, #12]
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002364:	4a14      	ldr	r2, [pc, #80]	@ (80023b8 <_sbrk+0x5c>)
 8002366:	4b15      	ldr	r3, [pc, #84]	@ (80023bc <_sbrk+0x60>)
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002370:	4b13      	ldr	r3, [pc, #76]	@ (80023c0 <_sbrk+0x64>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d102      	bne.n	800237e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002378:	4b11      	ldr	r3, [pc, #68]	@ (80023c0 <_sbrk+0x64>)
 800237a:	4a12      	ldr	r2, [pc, #72]	@ (80023c4 <_sbrk+0x68>)
 800237c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800237e:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <_sbrk+0x64>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4413      	add	r3, r2
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	429a      	cmp	r2, r3
 800238a:	d207      	bcs.n	800239c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800238c:	f008 fd66 	bl	800ae5c <__errno>
 8002390:	4603      	mov	r3, r0
 8002392:	220c      	movs	r2, #12
 8002394:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002396:	f04f 33ff 	mov.w	r3, #4294967295
 800239a:	e009      	b.n	80023b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800239c:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <_sbrk+0x64>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023a2:	4b07      	ldr	r3, [pc, #28]	@ (80023c0 <_sbrk+0x64>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	4a05      	ldr	r2, [pc, #20]	@ (80023c0 <_sbrk+0x64>)
 80023ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ae:	68fb      	ldr	r3, [r7, #12]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3718      	adds	r7, #24
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	20020000 	.word	0x20020000
 80023bc:	00000400 	.word	0x00000400
 80023c0:	20000448 	.word	0x20000448
 80023c4:	20004ef0 	.word	0x20004ef0

080023c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023cc:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <SystemInit+0x20>)
 80023ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d2:	4a05      	ldr	r2, [pc, #20]	@ (80023e8 <SystemInit+0x20>)
 80023d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002424 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80023f0:	f7ff ffea 	bl	80023c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023f4:	480c      	ldr	r0, [pc, #48]	@ (8002428 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023f6:	490d      	ldr	r1, [pc, #52]	@ (800242c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002430 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023fc:	e002      	b.n	8002404 <LoopCopyDataInit>

080023fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002402:	3304      	adds	r3, #4

08002404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002408:	d3f9      	bcc.n	80023fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800240a:	4a0a      	ldr	r2, [pc, #40]	@ (8002434 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800240c:	4c0a      	ldr	r4, [pc, #40]	@ (8002438 <LoopFillZerobss+0x22>)
  movs r3, #0
 800240e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002410:	e001      	b.n	8002416 <LoopFillZerobss>

08002412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002414:	3204      	adds	r2, #4

08002416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002418:	d3fb      	bcc.n	8002412 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800241a:	f008 fd25 	bl	800ae68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800241e:	f7fe fffd 	bl	800141c <main>
  bx  lr    
 8002422:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002424:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800242c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002430:	0800d344 	.word	0x0800d344
  ldr r2, =_sbss
 8002434:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002438:	20004eec 	.word	0x20004eec

0800243c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800243c:	e7fe      	b.n	800243c <ADC_IRQHandler>
	...

08002440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002444:	4b0e      	ldr	r3, [pc, #56]	@ (8002480 <HAL_Init+0x40>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a0d      	ldr	r2, [pc, #52]	@ (8002480 <HAL_Init+0x40>)
 800244a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800244e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002450:	4b0b      	ldr	r3, [pc, #44]	@ (8002480 <HAL_Init+0x40>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a0a      	ldr	r2, [pc, #40]	@ (8002480 <HAL_Init+0x40>)
 8002456:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800245a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800245c:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <HAL_Init+0x40>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a07      	ldr	r2, [pc, #28]	@ (8002480 <HAL_Init+0x40>)
 8002462:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002466:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002468:	2003      	movs	r0, #3
 800246a:	f001 fa7e 	bl	800396a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800246e:	200f      	movs	r0, #15
 8002470:	f7ff fe52 	bl	8002118 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002474:	f7ff fc5c 	bl	8001d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40023c00 	.word	0x40023c00

08002484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002488:	4b06      	ldr	r3, [pc, #24]	@ (80024a4 <HAL_IncTick+0x20>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	461a      	mov	r2, r3
 800248e:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <HAL_IncTick+0x24>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4413      	add	r3, r2
 8002494:	4a04      	ldr	r2, [pc, #16]	@ (80024a8 <HAL_IncTick+0x24>)
 8002496:	6013      	str	r3, [r2, #0]
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	20000008 	.word	0x20000008
 80024a8:	2000044c 	.word	0x2000044c

080024ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  return uwTick;
 80024b0:	4b03      	ldr	r3, [pc, #12]	@ (80024c0 <HAL_GetTick+0x14>)
 80024b2:	681b      	ldr	r3, [r3, #0]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	2000044c 	.word	0x2000044c

080024c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e033      	b.n	8002542 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d109      	bne.n	80024f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7ff fc50 	bl	8001d88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d118      	bne.n	8002534 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800250a:	f023 0302 	bic.w	r3, r3, #2
 800250e:	f043 0202 	orr.w	r2, r3, #2
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 fae8 	bl	8002aec <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002526:	f023 0303 	bic.w	r3, r3, #3
 800252a:	f043 0201 	orr.w	r2, r3, #1
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	641a      	str	r2, [r3, #64]	@ 0x40
 8002532:	e001      	b.n	8002538 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002554:	2300      	movs	r3, #0
 8002556:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800255e:	2b01      	cmp	r3, #1
 8002560:	d101      	bne.n	8002566 <HAL_ADC_Start+0x1a>
 8002562:	2302      	movs	r3, #2
 8002564:	e0b2      	b.n	80026cc <HAL_ADC_Start+0x180>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b01      	cmp	r3, #1
 800257a:	d018      	beq.n	80025ae <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689a      	ldr	r2, [r3, #8]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800258c:	4b52      	ldr	r3, [pc, #328]	@ (80026d8 <HAL_ADC_Start+0x18c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a52      	ldr	r2, [pc, #328]	@ (80026dc <HAL_ADC_Start+0x190>)
 8002592:	fba2 2303 	umull	r2, r3, r2, r3
 8002596:	0c9a      	lsrs	r2, r3, #18
 8002598:	4613      	mov	r3, r2
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	4413      	add	r3, r2
 800259e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80025a0:	e002      	b.n	80025a8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	3b01      	subs	r3, #1
 80025a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1f9      	bne.n	80025a2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d17a      	bne.n	80026b2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80025c4:	f023 0301 	bic.w	r3, r3, #1
 80025c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025fa:	d106      	bne.n	800260a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002600:	f023 0206 	bic.w	r2, r3, #6
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	645a      	str	r2, [r3, #68]	@ 0x44
 8002608:	e002      	b.n	8002610 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002618:	4b31      	ldr	r3, [pc, #196]	@ (80026e0 <HAL_ADC_Start+0x194>)
 800261a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002624:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f003 031f 	and.w	r3, r3, #31
 800262e:	2b00      	cmp	r3, #0
 8002630:	d12a      	bne.n	8002688 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a2b      	ldr	r2, [pc, #172]	@ (80026e4 <HAL_ADC_Start+0x198>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d015      	beq.n	8002668 <HAL_ADC_Start+0x11c>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a29      	ldr	r2, [pc, #164]	@ (80026e8 <HAL_ADC_Start+0x19c>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d105      	bne.n	8002652 <HAL_ADC_Start+0x106>
 8002646:	4b26      	ldr	r3, [pc, #152]	@ (80026e0 <HAL_ADC_Start+0x194>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f003 031f 	and.w	r3, r3, #31
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00a      	beq.n	8002668 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a25      	ldr	r2, [pc, #148]	@ (80026ec <HAL_ADC_Start+0x1a0>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d136      	bne.n	80026ca <HAL_ADC_Start+0x17e>
 800265c:	4b20      	ldr	r3, [pc, #128]	@ (80026e0 <HAL_ADC_Start+0x194>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	2b00      	cmp	r3, #0
 8002666:	d130      	bne.n	80026ca <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d129      	bne.n	80026ca <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002684:	609a      	str	r2, [r3, #8]
 8002686:	e020      	b.n	80026ca <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a15      	ldr	r2, [pc, #84]	@ (80026e4 <HAL_ADC_Start+0x198>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d11b      	bne.n	80026ca <HAL_ADC_Start+0x17e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d114      	bne.n	80026ca <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80026ae:	609a      	str	r2, [r3, #8]
 80026b0:	e00b      	b.n	80026ca <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	f043 0210 	orr.w	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c2:	f043 0201 	orr.w	r2, r3, #1
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	20000000 	.word	0x20000000
 80026dc:	431bde83 	.word	0x431bde83
 80026e0:	40012300 	.word	0x40012300
 80026e4:	40012000 	.word	0x40012000
 80026e8:	40012100 	.word	0x40012100
 80026ec:	40012200 	.word	0x40012200

080026f0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d101      	bne.n	8002706 <HAL_ADC_Stop+0x16>
 8002702:	2302      	movs	r3, #2
 8002704:	e021      	b.n	800274a <HAL_ADC_Stop+0x5a>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	689a      	ldr	r2, [r3, #8]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0201 	bic.w	r2, r2, #1
 800271c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b00      	cmp	r3, #0
 800272a:	d109      	bne.n	8002740 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002730:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002734:	f023 0301 	bic.w	r3, r3, #1
 8002738:	f043 0201 	orr.w	r2, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b084      	sub	sp, #16
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002760:	2300      	movs	r3, #0
 8002762:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800276e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002772:	d113      	bne.n	800279c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800277e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002782:	d10b      	bne.n	800279c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002788:	f043 0220 	orr.w	r2, r3, #32
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e063      	b.n	8002864 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800279c:	f7ff fe86 	bl	80024ac <HAL_GetTick>
 80027a0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027a2:	e021      	b.n	80027e8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027aa:	d01d      	beq.n	80027e8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d007      	beq.n	80027c2 <HAL_ADC_PollForConversion+0x6c>
 80027b2:	f7ff fe7b 	bl	80024ac <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d212      	bcs.n	80027e8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d00b      	beq.n	80027e8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	f043 0204 	orr.w	r2, r3, #4
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e03d      	b.n	8002864 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d1d6      	bne.n	80027a4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f06f 0212 	mvn.w	r2, #18
 80027fe:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002804:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d123      	bne.n	8002862 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800281e:	2b00      	cmp	r3, #0
 8002820:	d11f      	bne.n	8002862 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002828:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800282c:	2b00      	cmp	r3, #0
 800282e:	d006      	beq.n	800283e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800283a:	2b00      	cmp	r3, #0
 800283c:	d111      	bne.n	8002862 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d105      	bne.n	8002862 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	f043 0201 	orr.w	r2, r3, #1
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800287a:	4618      	mov	r0, r3
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
	...

08002888 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002892:	2300      	movs	r3, #0
 8002894:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800289c:	2b01      	cmp	r3, #1
 800289e:	d101      	bne.n	80028a4 <HAL_ADC_ConfigChannel+0x1c>
 80028a0:	2302      	movs	r3, #2
 80028a2:	e113      	b.n	8002acc <HAL_ADC_ConfigChannel+0x244>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b09      	cmp	r3, #9
 80028b2:	d925      	bls.n	8002900 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68d9      	ldr	r1, [r3, #12]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	b29b      	uxth	r3, r3
 80028c0:	461a      	mov	r2, r3
 80028c2:	4613      	mov	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	4413      	add	r3, r2
 80028c8:	3b1e      	subs	r3, #30
 80028ca:	2207      	movs	r2, #7
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	43da      	mvns	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	400a      	ands	r2, r1
 80028d8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68d9      	ldr	r1, [r3, #12]
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	4618      	mov	r0, r3
 80028ec:	4603      	mov	r3, r0
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	4403      	add	r3, r0
 80028f2:	3b1e      	subs	r3, #30
 80028f4:	409a      	lsls	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	60da      	str	r2, [r3, #12]
 80028fe:	e022      	b.n	8002946 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6919      	ldr	r1, [r3, #16]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	b29b      	uxth	r3, r3
 800290c:	461a      	mov	r2, r3
 800290e:	4613      	mov	r3, r2
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	4413      	add	r3, r2
 8002914:	2207      	movs	r2, #7
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	43da      	mvns	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	400a      	ands	r2, r1
 8002922:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6919      	ldr	r1, [r3, #16]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	689a      	ldr	r2, [r3, #8]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	b29b      	uxth	r3, r3
 8002934:	4618      	mov	r0, r3
 8002936:	4603      	mov	r3, r0
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	4403      	add	r3, r0
 800293c:	409a      	lsls	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	430a      	orrs	r2, r1
 8002944:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b06      	cmp	r3, #6
 800294c:	d824      	bhi.n	8002998 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	3b05      	subs	r3, #5
 8002960:	221f      	movs	r2, #31
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43da      	mvns	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	400a      	ands	r2, r1
 800296e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	b29b      	uxth	r3, r3
 800297c:	4618      	mov	r0, r3
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	3b05      	subs	r3, #5
 800298a:	fa00 f203 	lsl.w	r2, r0, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	635a      	str	r2, [r3, #52]	@ 0x34
 8002996:	e04c      	b.n	8002a32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	2b0c      	cmp	r3, #12
 800299e:	d824      	bhi.n	80029ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	4613      	mov	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	3b23      	subs	r3, #35	@ 0x23
 80029b2:	221f      	movs	r2, #31
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43da      	mvns	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	400a      	ands	r2, r1
 80029c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	4618      	mov	r0, r3
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	4613      	mov	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	3b23      	subs	r3, #35	@ 0x23
 80029dc:	fa00 f203 	lsl.w	r2, r0, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	430a      	orrs	r2, r1
 80029e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80029e8:	e023      	b.n	8002a32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	4613      	mov	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	4413      	add	r3, r2
 80029fa:	3b41      	subs	r3, #65	@ 0x41
 80029fc:	221f      	movs	r2, #31
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43da      	mvns	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	400a      	ands	r2, r1
 8002a0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	4618      	mov	r0, r3
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685a      	ldr	r2, [r3, #4]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	3b41      	subs	r3, #65	@ 0x41
 8002a26:	fa00 f203 	lsl.w	r2, r0, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a32:	4b29      	ldr	r3, [pc, #164]	@ (8002ad8 <HAL_ADC_ConfigChannel+0x250>)
 8002a34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a28      	ldr	r2, [pc, #160]	@ (8002adc <HAL_ADC_ConfigChannel+0x254>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d10f      	bne.n	8002a60 <HAL_ADC_ConfigChannel+0x1d8>
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2b12      	cmp	r3, #18
 8002a46:	d10b      	bne.n	8002a60 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a1d      	ldr	r2, [pc, #116]	@ (8002adc <HAL_ADC_ConfigChannel+0x254>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d12b      	bne.n	8002ac2 <HAL_ADC_ConfigChannel+0x23a>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ae0 <HAL_ADC_ConfigChannel+0x258>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d003      	beq.n	8002a7c <HAL_ADC_ConfigChannel+0x1f4>
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2b11      	cmp	r3, #17
 8002a7a:	d122      	bne.n	8002ac2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a11      	ldr	r2, [pc, #68]	@ (8002ae0 <HAL_ADC_ConfigChannel+0x258>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d111      	bne.n	8002ac2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <HAL_ADC_ConfigChannel+0x25c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a11      	ldr	r2, [pc, #68]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x260>)
 8002aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa8:	0c9a      	lsrs	r2, r3, #18
 8002aaa:	4613      	mov	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	4413      	add	r3, r2
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ab4:	e002      	b.n	8002abc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1f9      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	40012300 	.word	0x40012300
 8002adc:	40012000 	.word	0x40012000
 8002ae0:	10000012 	.word	0x10000012
 8002ae4:	20000000 	.word	0x20000000
 8002ae8:	431bde83 	.word	0x431bde83

08002aec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002af4:	4b79      	ldr	r3, [pc, #484]	@ (8002cdc <ADC_Init+0x1f0>)
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	685a      	ldr	r2, [r3, #4]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	6859      	ldr	r1, [r3, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	021a      	lsls	r2, r3, #8
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002b44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6859      	ldr	r1, [r3, #4]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6899      	ldr	r1, [r3, #8]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68da      	ldr	r2, [r3, #12]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	430a      	orrs	r2, r1
 8002b78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7e:	4a58      	ldr	r2, [pc, #352]	@ (8002ce0 <ADC_Init+0x1f4>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d022      	beq.n	8002bca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6899      	ldr	r1, [r3, #8]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002bb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	6899      	ldr	r1, [r3, #8]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	e00f      	b.n	8002bea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002bd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002be8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0202 	bic.w	r2, r2, #2
 8002bf8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6899      	ldr	r1, [r3, #8]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	7e1b      	ldrb	r3, [r3, #24]
 8002c04:	005a      	lsls	r2, r3, #1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d01b      	beq.n	8002c50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c26:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002c36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6859      	ldr	r1, [r3, #4]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c42:	3b01      	subs	r3, #1
 8002c44:	035a      	lsls	r2, r3, #13
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	e007      	b.n	8002c60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c5e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002c6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	051a      	lsls	r2, r3, #20
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6899      	ldr	r1, [r3, #8]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ca2:	025a      	lsls	r2, r3, #9
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	6899      	ldr	r1, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	029a      	lsls	r2, r3, #10
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	609a      	str	r2, [r3, #8]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	40012300 	.word	0x40012300
 8002ce0:	0f000001 	.word	0x0f000001

08002ce4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e0ed      	b.n	8002ed2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d102      	bne.n	8002d08 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff f884 	bl	8001e10 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0201 	orr.w	r2, r2, #1
 8002d16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d18:	f7ff fbc8 	bl	80024ac <HAL_GetTick>
 8002d1c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d1e:	e012      	b.n	8002d46 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d20:	f7ff fbc4 	bl	80024ac <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b0a      	cmp	r3, #10
 8002d2c:	d90b      	bls.n	8002d46 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d32:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2205      	movs	r2, #5
 8002d3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e0c5      	b.n	8002ed2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0e5      	beq.n	8002d20 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0202 	bic.w	r2, r2, #2
 8002d62:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d64:	f7ff fba2 	bl	80024ac <HAL_GetTick>
 8002d68:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d6a:	e012      	b.n	8002d92 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d6c:	f7ff fb9e 	bl	80024ac <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b0a      	cmp	r3, #10
 8002d78:	d90b      	bls.n	8002d92 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2205      	movs	r2, #5
 8002d8a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e09f      	b.n	8002ed2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1e5      	bne.n	8002d6c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	7e1b      	ldrb	r3, [r3, #24]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d108      	bne.n	8002dba <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	e007      	b.n	8002dca <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002dc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	7e5b      	ldrb	r3, [r3, #25]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d108      	bne.n	8002de4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	e007      	b.n	8002df4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002df2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	7e9b      	ldrb	r3, [r3, #26]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d108      	bne.n	8002e0e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0220 	orr.w	r2, r2, #32
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	e007      	b.n	8002e1e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 0220 	bic.w	r2, r2, #32
 8002e1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	7edb      	ldrb	r3, [r3, #27]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d108      	bne.n	8002e38 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0210 	bic.w	r2, r2, #16
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	e007      	b.n	8002e48 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f042 0210 	orr.w	r2, r2, #16
 8002e46:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	7f1b      	ldrb	r3, [r3, #28]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d108      	bne.n	8002e62 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f042 0208 	orr.w	r2, r2, #8
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	e007      	b.n	8002e72 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 0208 	bic.w	r2, r2, #8
 8002e70:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	7f5b      	ldrb	r3, [r3, #29]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d108      	bne.n	8002e8c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f042 0204 	orr.w	r2, r2, #4
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	e007      	b.n	8002e9c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0204 	bic.w	r2, r2, #4
 8002e9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	ea42 0103 	orr.w	r1, r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	1e5a      	subs	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b087      	sub	sp, #28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eec:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002eee:	7dfb      	ldrb	r3, [r7, #23]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d003      	beq.n	8002efc <HAL_CAN_ConfigFilter+0x20>
 8002ef4:	7dfb      	ldrb	r3, [r7, #23]
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	f040 80be 	bne.w	8003078 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002efc:	4b65      	ldr	r3, [pc, #404]	@ (8003094 <HAL_CAN_ConfigFilter+0x1b8>)
 8002efe:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002f06:	f043 0201 	orr.w	r2, r3, #1
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002f16:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2a:	021b      	lsls	r3, r3, #8
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	695b      	ldr	r3, [r3, #20]
 8002f38:	f003 031f 	and.w	r3, r3, #31
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	401a      	ands	r2, r3
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d123      	bne.n	8002fa6 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	43db      	mvns	r3, r3
 8002f68:	401a      	ands	r2, r3
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f80:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	3248      	adds	r2, #72	@ 0x48
 8002f86:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f9a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f9c:	6939      	ldr	r1, [r7, #16]
 8002f9e:	3348      	adds	r3, #72	@ 0x48
 8002fa0:	00db      	lsls	r3, r3, #3
 8002fa2:	440b      	add	r3, r1
 8002fa4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d122      	bne.n	8002ff4 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002fce:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	3248      	adds	r2, #72	@ 0x48
 8002fd4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fe8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002fea:	6939      	ldr	r1, [r7, #16]
 8002fec:	3348      	adds	r3, #72	@ 0x48
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	440b      	add	r3, r1
 8002ff2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d109      	bne.n	8003010 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	43db      	mvns	r3, r3
 8003006:	401a      	ands	r2, r3
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800300e:	e007      	b.n	8003020 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	431a      	orrs	r2, r3
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d109      	bne.n	800303c <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	43db      	mvns	r3, r3
 8003032:	401a      	ands	r2, r3
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800303a:	e007      	b.n	800304c <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	431a      	orrs	r2, r3
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d107      	bne.n	8003064 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	431a      	orrs	r2, r3
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800306a:	f023 0201 	bic.w	r2, r3, #1
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003074:	2300      	movs	r3, #0
 8003076:	e006      	b.n	8003086 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
  }
}
 8003086:	4618      	mov	r0, r3
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40006400 	.word	0x40006400

08003098 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d12e      	bne.n	800310a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0201 	bic.w	r2, r2, #1
 80030c2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80030c4:	f7ff f9f2 	bl	80024ac <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80030ca:	e012      	b.n	80030f2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030cc:	f7ff f9ee 	bl	80024ac <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b0a      	cmp	r3, #10
 80030d8:	d90b      	bls.n	80030f2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2205      	movs	r2, #5
 80030ea:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e012      	b.n	8003118 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1e5      	bne.n	80030cc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	e006      	b.n	8003118 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
  }
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003120:	b480      	push	{r7}
 8003122:	b087      	sub	sp, #28
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
 800312c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003134:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003136:	7dfb      	ldrb	r3, [r7, #23]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d003      	beq.n	8003144 <HAL_CAN_GetRxMessage+0x24>
 800313c:	7dfb      	ldrb	r3, [r7, #23]
 800313e:	2b02      	cmp	r3, #2
 8003140:	f040 8103 	bne.w	800334a <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10e      	bne.n	8003168 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	f003 0303 	and.w	r3, r3, #3
 8003154:	2b00      	cmp	r3, #0
 8003156:	d116      	bne.n	8003186 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e0f7      	b.n	8003358 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f003 0303 	and.w	r3, r3, #3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d107      	bne.n	8003186 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e0e8      	b.n	8003358 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	331b      	adds	r3, #27
 800318e:	011b      	lsls	r3, r3, #4
 8003190:	4413      	add	r3, r2
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0204 	and.w	r2, r3, #4
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10c      	bne.n	80031be <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	331b      	adds	r3, #27
 80031ac:	011b      	lsls	r3, r3, #4
 80031ae:	4413      	add	r3, r2
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	0d5b      	lsrs	r3, r3, #21
 80031b4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	e00b      	b.n	80031d6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	331b      	adds	r3, #27
 80031c6:	011b      	lsls	r3, r3, #4
 80031c8:	4413      	add	r3, r2
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	08db      	lsrs	r3, r3, #3
 80031ce:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	331b      	adds	r3, #27
 80031de:	011b      	lsls	r3, r3, #4
 80031e0:	4413      	add	r3, r2
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0202 	and.w	r2, r3, #2
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	331b      	adds	r3, #27
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	4413      	add	r3, r2
 80031f8:	3304      	adds	r3, #4
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0308 	and.w	r3, r3, #8
 8003200:	2b00      	cmp	r3, #0
 8003202:	d003      	beq.n	800320c <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2208      	movs	r2, #8
 8003208:	611a      	str	r2, [r3, #16]
 800320a:	e00b      	b.n	8003224 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	331b      	adds	r3, #27
 8003214:	011b      	lsls	r3, r3, #4
 8003216:	4413      	add	r3, r2
 8003218:	3304      	adds	r3, #4
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 020f 	and.w	r2, r3, #15
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	331b      	adds	r3, #27
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	4413      	add	r3, r2
 8003230:	3304      	adds	r3, #4
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	0a1b      	lsrs	r3, r3, #8
 8003236:	b2da      	uxtb	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	331b      	adds	r3, #27
 8003244:	011b      	lsls	r3, r3, #4
 8003246:	4413      	add	r3, r2
 8003248:	3304      	adds	r3, #4
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	0c1b      	lsrs	r3, r3, #16
 800324e:	b29a      	uxth	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	011b      	lsls	r3, r3, #4
 800325c:	4413      	add	r3, r2
 800325e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	b2da      	uxtb	r2, r3
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	4413      	add	r3, r2
 8003274:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	0a1a      	lsrs	r2, r3, #8
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	3301      	adds	r3, #1
 8003280:	b2d2      	uxtb	r2, r2
 8003282:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	4413      	add	r3, r2
 800328e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	0c1a      	lsrs	r2, r3, #16
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	3302      	adds	r3, #2
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	4413      	add	r3, r2
 80032a8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	0e1a      	lsrs	r2, r3, #24
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	3303      	adds	r3, #3
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	011b      	lsls	r3, r3, #4
 80032c0:	4413      	add	r3, r2
 80032c2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	3304      	adds	r3, #4
 80032cc:	b2d2      	uxtb	r2, r2
 80032ce:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	4413      	add	r3, r2
 80032da:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	0a1a      	lsrs	r2, r3, #8
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	3305      	adds	r3, #5
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	4413      	add	r3, r2
 80032f4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	0c1a      	lsrs	r2, r3, #16
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	3306      	adds	r3, #6
 8003300:	b2d2      	uxtb	r2, r2
 8003302:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	4413      	add	r3, r2
 800330e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	0e1a      	lsrs	r2, r3, #24
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	3307      	adds	r3, #7
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d108      	bne.n	8003336 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68da      	ldr	r2, [r3, #12]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f042 0220 	orr.w	r2, r2, #32
 8003332:	60da      	str	r2, [r3, #12]
 8003334:	e007      	b.n	8003346 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	691a      	ldr	r2, [r3, #16]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f042 0220 	orr.w	r2, r2, #32
 8003344:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003346:	2300      	movs	r3, #0
 8003348:	e006      	b.n	8003358 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
  }
}
 8003358:	4618      	mov	r0, r3
 800335a:	371c      	adds	r7, #28
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003374:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003376:	7bfb      	ldrb	r3, [r7, #15]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d002      	beq.n	8003382 <HAL_CAN_ActivateNotification+0x1e>
 800337c:	7bfb      	ldrb	r3, [r7, #15]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d109      	bne.n	8003396 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6959      	ldr	r1, [r3, #20]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	e006      	b.n	80033a4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
  }
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b08a      	sub	sp, #40	@ 0x28
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80033b8:	2300      	movs	r3, #0
 80033ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80033ec:	6a3b      	ldr	r3, [r7, #32]
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d07c      	beq.n	80034f0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d023      	beq.n	8003448 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2201      	movs	r2, #1
 8003406:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 f983 	bl	800371e <HAL_CAN_TxMailbox0CompleteCallback>
 8003418:	e016      	b.n	8003448 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	d004      	beq.n	800342e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003426:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800342a:	627b      	str	r3, [r7, #36]	@ 0x24
 800342c:	e00c      	b.n	8003448 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	2b00      	cmp	r3, #0
 8003436:	d004      	beq.n	8003442 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800343e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003440:	e002      	b.n	8003448 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f989 	bl	800375a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344e:	2b00      	cmp	r3, #0
 8003450:	d024      	beq.n	800349c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800345a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f963 	bl	8003732 <HAL_CAN_TxMailbox1CompleteCallback>
 800346c:	e016      	b.n	800349c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003474:	2b00      	cmp	r3, #0
 8003476:	d004      	beq.n	8003482 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800347e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003480:	e00c      	b.n	800349c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003488:	2b00      	cmp	r3, #0
 800348a:	d004      	beq.n	8003496 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003492:	627b      	str	r3, [r7, #36]	@ 0x24
 8003494:	e002      	b.n	800349c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f969 	bl	800376e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d024      	beq.n	80034f0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80034ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f943 	bl	8003746 <HAL_CAN_TxMailbox2CompleteCallback>
 80034c0:	e016      	b.n	80034f0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d004      	beq.n	80034d6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80034cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80034d4:	e00c      	b.n	80034f0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d004      	beq.n	80034ea <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80034e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80034e8:	e002      	b.n	80034f0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f949 	bl	8003782 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80034f0:	6a3b      	ldr	r3, [r7, #32]
 80034f2:	f003 0308 	and.w	r3, r3, #8
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00c      	beq.n	8003514 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f003 0310 	and.w	r3, r3, #16
 8003500:	2b00      	cmp	r3, #0
 8003502:	d007      	beq.n	8003514 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2210      	movs	r2, #16
 8003512:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003514:	6a3b      	ldr	r3, [r7, #32]
 8003516:	f003 0304 	and.w	r3, r3, #4
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00b      	beq.n	8003536 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	2b00      	cmp	r3, #0
 8003526:	d006      	beq.n	8003536 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2208      	movs	r2, #8
 800352e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f930 	bl	8003796 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003536:	6a3b      	ldr	r3, [r7, #32]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d009      	beq.n	8003554 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d002      	beq.n	8003554 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7fd ff26 	bl	80013a0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00c      	beq.n	8003578 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f003 0310 	and.w	r3, r3, #16
 8003564:	2b00      	cmp	r3, #0
 8003566:	d007      	beq.n	8003578 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800356e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2210      	movs	r2, #16
 8003576:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003578:	6a3b      	ldr	r3, [r7, #32]
 800357a:	f003 0320 	and.w	r3, r3, #32
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00b      	beq.n	800359a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	f003 0308 	and.w	r3, r3, #8
 8003588:	2b00      	cmp	r3, #0
 800358a:	d006      	beq.n	800359a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2208      	movs	r2, #8
 8003592:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f912 	bl	80037be <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800359a:	6a3b      	ldr	r3, [r7, #32]
 800359c:	f003 0310 	and.w	r3, r3, #16
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d009      	beq.n	80035b8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f003 0303 	and.w	r3, r3, #3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d002      	beq.n	80035b8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f8f9 	bl	80037aa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00b      	beq.n	80035da <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	f003 0310 	and.w	r3, r3, #16
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d006      	beq.n	80035da <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2210      	movs	r2, #16
 80035d2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f8fc 	bl	80037d2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00b      	beq.n	80035fc <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	f003 0308 	and.w	r3, r3, #8
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d006      	beq.n	80035fc <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2208      	movs	r2, #8
 80035f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f8f5 	bl	80037e6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80035fc:	6a3b      	ldr	r3, [r7, #32]
 80035fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d07b      	beq.n	80036fe <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b00      	cmp	r3, #0
 800360e:	d072      	beq.n	80036f6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003616:	2b00      	cmp	r3, #0
 8003618:	d008      	beq.n	800362c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003626:	f043 0301 	orr.w	r3, r3, #1
 800362a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800362c:	6a3b      	ldr	r3, [r7, #32]
 800362e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003632:	2b00      	cmp	r3, #0
 8003634:	d008      	beq.n	8003648 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003642:	f043 0302 	orr.w	r3, r3, #2
 8003646:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003648:	6a3b      	ldr	r3, [r7, #32]
 800364a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800364e:	2b00      	cmp	r3, #0
 8003650:	d008      	beq.n	8003664 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003658:	2b00      	cmp	r3, #0
 800365a:	d003      	beq.n	8003664 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800365c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365e:	f043 0304 	orr.w	r3, r3, #4
 8003662:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800366a:	2b00      	cmp	r3, #0
 800366c:	d043      	beq.n	80036f6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003674:	2b00      	cmp	r3, #0
 8003676:	d03e      	beq.n	80036f6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800367e:	2b60      	cmp	r3, #96	@ 0x60
 8003680:	d02b      	beq.n	80036da <HAL_CAN_IRQHandler+0x32a>
 8003682:	2b60      	cmp	r3, #96	@ 0x60
 8003684:	d82e      	bhi.n	80036e4 <HAL_CAN_IRQHandler+0x334>
 8003686:	2b50      	cmp	r3, #80	@ 0x50
 8003688:	d022      	beq.n	80036d0 <HAL_CAN_IRQHandler+0x320>
 800368a:	2b50      	cmp	r3, #80	@ 0x50
 800368c:	d82a      	bhi.n	80036e4 <HAL_CAN_IRQHandler+0x334>
 800368e:	2b40      	cmp	r3, #64	@ 0x40
 8003690:	d019      	beq.n	80036c6 <HAL_CAN_IRQHandler+0x316>
 8003692:	2b40      	cmp	r3, #64	@ 0x40
 8003694:	d826      	bhi.n	80036e4 <HAL_CAN_IRQHandler+0x334>
 8003696:	2b30      	cmp	r3, #48	@ 0x30
 8003698:	d010      	beq.n	80036bc <HAL_CAN_IRQHandler+0x30c>
 800369a:	2b30      	cmp	r3, #48	@ 0x30
 800369c:	d822      	bhi.n	80036e4 <HAL_CAN_IRQHandler+0x334>
 800369e:	2b10      	cmp	r3, #16
 80036a0:	d002      	beq.n	80036a8 <HAL_CAN_IRQHandler+0x2f8>
 80036a2:	2b20      	cmp	r3, #32
 80036a4:	d005      	beq.n	80036b2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80036a6:	e01d      	b.n	80036e4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	f043 0308 	orr.w	r3, r3, #8
 80036ae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036b0:	e019      	b.n	80036e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80036b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b4:	f043 0310 	orr.w	r3, r3, #16
 80036b8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036ba:	e014      	b.n	80036e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80036bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036be:	f043 0320 	orr.w	r3, r3, #32
 80036c2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036c4:	e00f      	b.n	80036e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036cc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036ce:	e00a      	b.n	80036e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80036d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036d6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036d8:	e005      	b.n	80036e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036e0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036e2:	e000      	b.n	80036e6 <HAL_CAN_IRQHandler+0x336>
            break;
 80036e4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	699a      	ldr	r2, [r3, #24]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80036f4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2204      	movs	r2, #4
 80036fc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80036fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003700:	2b00      	cmp	r3, #0
 8003702:	d008      	beq.n	8003716 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370a:	431a      	orrs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 f872 	bl	80037fa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003716:	bf00      	nop
 8003718:	3728      	adds	r7, #40	@ 0x28
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800371e:	b480      	push	{r7}
 8003720:	b083      	sub	sp, #12
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
	...

08003810 <__NVIC_SetPriorityGrouping>:
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f003 0307 	and.w	r3, r3, #7
 800381e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003820:	4b0c      	ldr	r3, [pc, #48]	@ (8003854 <__NVIC_SetPriorityGrouping+0x44>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003826:	68ba      	ldr	r2, [r7, #8]
 8003828:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800382c:	4013      	ands	r3, r2
 800382e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003838:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800383c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003840:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003842:	4a04      	ldr	r2, [pc, #16]	@ (8003854 <__NVIC_SetPriorityGrouping+0x44>)
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	60d3      	str	r3, [r2, #12]
}
 8003848:	bf00      	nop
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	e000ed00 	.word	0xe000ed00

08003858 <__NVIC_GetPriorityGrouping>:
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800385c:	4b04      	ldr	r3, [pc, #16]	@ (8003870 <__NVIC_GetPriorityGrouping+0x18>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	0a1b      	lsrs	r3, r3, #8
 8003862:	f003 0307 	and.w	r3, r3, #7
}
 8003866:	4618      	mov	r0, r3
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	e000ed00 	.word	0xe000ed00

08003874 <__NVIC_EnableIRQ>:
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800387e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003882:	2b00      	cmp	r3, #0
 8003884:	db0b      	blt.n	800389e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	f003 021f 	and.w	r2, r3, #31
 800388c:	4907      	ldr	r1, [pc, #28]	@ (80038ac <__NVIC_EnableIRQ+0x38>)
 800388e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003892:	095b      	lsrs	r3, r3, #5
 8003894:	2001      	movs	r0, #1
 8003896:	fa00 f202 	lsl.w	r2, r0, r2
 800389a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	e000e100 	.word	0xe000e100

080038b0 <__NVIC_SetPriority>:
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	4603      	mov	r3, r0
 80038b8:	6039      	str	r1, [r7, #0]
 80038ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	db0a      	blt.n	80038da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	b2da      	uxtb	r2, r3
 80038c8:	490c      	ldr	r1, [pc, #48]	@ (80038fc <__NVIC_SetPriority+0x4c>)
 80038ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ce:	0112      	lsls	r2, r2, #4
 80038d0:	b2d2      	uxtb	r2, r2
 80038d2:	440b      	add	r3, r1
 80038d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80038d8:	e00a      	b.n	80038f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	b2da      	uxtb	r2, r3
 80038de:	4908      	ldr	r1, [pc, #32]	@ (8003900 <__NVIC_SetPriority+0x50>)
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	3b04      	subs	r3, #4
 80038e8:	0112      	lsls	r2, r2, #4
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	440b      	add	r3, r1
 80038ee:	761a      	strb	r2, [r3, #24]
}
 80038f0:	bf00      	nop
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr
 80038fc:	e000e100 	.word	0xe000e100
 8003900:	e000ed00 	.word	0xe000ed00

08003904 <NVIC_EncodePriority>:
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	@ 0x24
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f1c3 0307 	rsb	r3, r3, #7
 800391e:	2b04      	cmp	r3, #4
 8003920:	bf28      	it	cs
 8003922:	2304      	movcs	r3, #4
 8003924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	3304      	adds	r3, #4
 800392a:	2b06      	cmp	r3, #6
 800392c:	d902      	bls.n	8003934 <NVIC_EncodePriority+0x30>
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	3b03      	subs	r3, #3
 8003932:	e000      	b.n	8003936 <NVIC_EncodePriority+0x32>
 8003934:	2300      	movs	r3, #0
 8003936:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003938:	f04f 32ff 	mov.w	r2, #4294967295
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	43da      	mvns	r2, r3
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	401a      	ands	r2, r3
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800394c:	f04f 31ff 	mov.w	r1, #4294967295
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	fa01 f303 	lsl.w	r3, r1, r3
 8003956:	43d9      	mvns	r1, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800395c:	4313      	orrs	r3, r2
}
 800395e:	4618      	mov	r0, r3
 8003960:	3724      	adds	r7, #36	@ 0x24
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr

0800396a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff ff4c 	bl	8003810 <__NVIC_SetPriorityGrouping>
}
 8003978:	bf00      	nop
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	4603      	mov	r3, r0
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
 800398c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003992:	f7ff ff61 	bl	8003858 <__NVIC_GetPriorityGrouping>
 8003996:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	68b9      	ldr	r1, [r7, #8]
 800399c:	6978      	ldr	r0, [r7, #20]
 800399e:	f7ff ffb1 	bl	8003904 <NVIC_EncodePriority>
 80039a2:	4602      	mov	r2, r0
 80039a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039a8:	4611      	mov	r1, r2
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7ff ff80 	bl	80038b0 <__NVIC_SetPriority>
}
 80039b0:	bf00      	nop
 80039b2:	3718      	adds	r7, #24
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7ff ff54 	bl	8003874 <__NVIC_EnableIRQ>
}
 80039cc:	bf00      	nop
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b089      	sub	sp, #36	@ 0x24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ea:	2300      	movs	r3, #0
 80039ec:	61fb      	str	r3, [r7, #28]
 80039ee:	e165      	b.n	8003cbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039f0:	2201      	movs	r2, #1
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	fa02 f303 	lsl.w	r3, r2, r3
 80039f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	4013      	ands	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	f040 8154 	bne.w	8003cb6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d005      	beq.n	8003a26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d130      	bne.n	8003a88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	2203      	movs	r2, #3
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	43db      	mvns	r3, r3
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	43db      	mvns	r3, r3
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	f003 0201 	and.w	r2, r3, #1
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 0303 	and.w	r3, r3, #3
 8003a90:	2b03      	cmp	r3, #3
 8003a92:	d017      	beq.n	8003ac4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	2203      	movs	r2, #3
 8003aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	689a      	ldr	r2, [r3, #8]
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	005b      	lsls	r3, r3, #1
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f003 0303 	and.w	r3, r3, #3
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d123      	bne.n	8003b18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	08da      	lsrs	r2, r3, #3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	3208      	adds	r2, #8
 8003ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	220f      	movs	r2, #15
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	43db      	mvns	r3, r3
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	4013      	ands	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	08da      	lsrs	r2, r3, #3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3208      	adds	r2, #8
 8003b12:	69b9      	ldr	r1, [r7, #24]
 8003b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	2203      	movs	r2, #3
 8003b24:	fa02 f303 	lsl.w	r3, r2, r3
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f003 0203 	and.w	r2, r3, #3
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 80ae 	beq.w	8003cb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	4b5d      	ldr	r3, [pc, #372]	@ (8003cd4 <HAL_GPIO_Init+0x300>)
 8003b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b62:	4a5c      	ldr	r2, [pc, #368]	@ (8003cd4 <HAL_GPIO_Init+0x300>)
 8003b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b6a:	4b5a      	ldr	r3, [pc, #360]	@ (8003cd4 <HAL_GPIO_Init+0x300>)
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b76:	4a58      	ldr	r2, [pc, #352]	@ (8003cd8 <HAL_GPIO_Init+0x304>)
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	089b      	lsrs	r3, r3, #2
 8003b7c:	3302      	adds	r3, #2
 8003b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	220f      	movs	r2, #15
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	43db      	mvns	r3, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4013      	ands	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a4f      	ldr	r2, [pc, #316]	@ (8003cdc <HAL_GPIO_Init+0x308>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d025      	beq.n	8003bee <HAL_GPIO_Init+0x21a>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a4e      	ldr	r2, [pc, #312]	@ (8003ce0 <HAL_GPIO_Init+0x30c>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d01f      	beq.n	8003bea <HAL_GPIO_Init+0x216>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a4d      	ldr	r2, [pc, #308]	@ (8003ce4 <HAL_GPIO_Init+0x310>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d019      	beq.n	8003be6 <HAL_GPIO_Init+0x212>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a4c      	ldr	r2, [pc, #304]	@ (8003ce8 <HAL_GPIO_Init+0x314>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d013      	beq.n	8003be2 <HAL_GPIO_Init+0x20e>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a4b      	ldr	r2, [pc, #300]	@ (8003cec <HAL_GPIO_Init+0x318>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d00d      	beq.n	8003bde <HAL_GPIO_Init+0x20a>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a4a      	ldr	r2, [pc, #296]	@ (8003cf0 <HAL_GPIO_Init+0x31c>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d007      	beq.n	8003bda <HAL_GPIO_Init+0x206>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a49      	ldr	r2, [pc, #292]	@ (8003cf4 <HAL_GPIO_Init+0x320>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d101      	bne.n	8003bd6 <HAL_GPIO_Init+0x202>
 8003bd2:	2306      	movs	r3, #6
 8003bd4:	e00c      	b.n	8003bf0 <HAL_GPIO_Init+0x21c>
 8003bd6:	2307      	movs	r3, #7
 8003bd8:	e00a      	b.n	8003bf0 <HAL_GPIO_Init+0x21c>
 8003bda:	2305      	movs	r3, #5
 8003bdc:	e008      	b.n	8003bf0 <HAL_GPIO_Init+0x21c>
 8003bde:	2304      	movs	r3, #4
 8003be0:	e006      	b.n	8003bf0 <HAL_GPIO_Init+0x21c>
 8003be2:	2303      	movs	r3, #3
 8003be4:	e004      	b.n	8003bf0 <HAL_GPIO_Init+0x21c>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e002      	b.n	8003bf0 <HAL_GPIO_Init+0x21c>
 8003bea:	2301      	movs	r3, #1
 8003bec:	e000      	b.n	8003bf0 <HAL_GPIO_Init+0x21c>
 8003bee:	2300      	movs	r3, #0
 8003bf0:	69fa      	ldr	r2, [r7, #28]
 8003bf2:	f002 0203 	and.w	r2, r2, #3
 8003bf6:	0092      	lsls	r2, r2, #2
 8003bf8:	4093      	lsls	r3, r2
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c00:	4935      	ldr	r1, [pc, #212]	@ (8003cd8 <HAL_GPIO_Init+0x304>)
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	089b      	lsrs	r3, r3, #2
 8003c06:	3302      	adds	r3, #2
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	43db      	mvns	r3, r3
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c32:	4a31      	ldr	r2, [pc, #196]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c38:	4b2f      	ldr	r3, [pc, #188]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	43db      	mvns	r3, r3
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	4013      	ands	r3, r2
 8003c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c5c:	4a26      	ldr	r2, [pc, #152]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c62:	4b25      	ldr	r3, [pc, #148]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	43db      	mvns	r3, r3
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c86:	4a1c      	ldr	r2, [pc, #112]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	43db      	mvns	r3, r3
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d003      	beq.n	8003cb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cb0:	4a11      	ldr	r2, [pc, #68]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	3301      	adds	r3, #1
 8003cba:	61fb      	str	r3, [r7, #28]
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	2b0f      	cmp	r3, #15
 8003cc0:	f67f ae96 	bls.w	80039f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	3724      	adds	r7, #36	@ 0x24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	40013800 	.word	0x40013800
 8003cdc:	40020000 	.word	0x40020000
 8003ce0:	40020400 	.word	0x40020400
 8003ce4:	40020800 	.word	0x40020800
 8003ce8:	40020c00 	.word	0x40020c00
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	40021400 	.word	0x40021400
 8003cf4:	40021800 	.word	0x40021800
 8003cf8:	40013c00 	.word	0x40013c00

08003cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	807b      	strh	r3, [r7, #2]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d0c:	787b      	ldrb	r3, [r7, #1]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d12:	887a      	ldrh	r2, [r7, #2]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d18:	e003      	b.n	8003d22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d1a:	887b      	ldrh	r3, [r7, #2]
 8003d1c:	041a      	lsls	r2, r3, #16
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	619a      	str	r2, [r3, #24]
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
	...

08003d30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e12b      	b.n	8003f9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d106      	bne.n	8003d5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7fe f8aa 	bl	8001eb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2224      	movs	r2, #36	@ 0x24
 8003d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0201 	bic.w	r2, r2, #1
 8003d72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d94:	f001 fa60 	bl	8005258 <HAL_RCC_GetPCLK1Freq>
 8003d98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	4a81      	ldr	r2, [pc, #516]	@ (8003fa4 <HAL_I2C_Init+0x274>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d807      	bhi.n	8003db4 <HAL_I2C_Init+0x84>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4a80      	ldr	r2, [pc, #512]	@ (8003fa8 <HAL_I2C_Init+0x278>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	bf94      	ite	ls
 8003dac:	2301      	movls	r3, #1
 8003dae:	2300      	movhi	r3, #0
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	e006      	b.n	8003dc2 <HAL_I2C_Init+0x92>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	4a7d      	ldr	r2, [pc, #500]	@ (8003fac <HAL_I2C_Init+0x27c>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	bf94      	ite	ls
 8003dbc:	2301      	movls	r3, #1
 8003dbe:	2300      	movhi	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e0e7      	b.n	8003f9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	4a78      	ldr	r2, [pc, #480]	@ (8003fb0 <HAL_I2C_Init+0x280>)
 8003dce:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd2:	0c9b      	lsrs	r3, r3, #18
 8003dd4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68ba      	ldr	r2, [r7, #8]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	4a6a      	ldr	r2, [pc, #424]	@ (8003fa4 <HAL_I2C_Init+0x274>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d802      	bhi.n	8003e04 <HAL_I2C_Init+0xd4>
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	3301      	adds	r3, #1
 8003e02:	e009      	b.n	8003e18 <HAL_I2C_Init+0xe8>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e0a:	fb02 f303 	mul.w	r3, r2, r3
 8003e0e:	4a69      	ldr	r2, [pc, #420]	@ (8003fb4 <HAL_I2C_Init+0x284>)
 8003e10:	fba2 2303 	umull	r2, r3, r2, r3
 8003e14:	099b      	lsrs	r3, r3, #6
 8003e16:	3301      	adds	r3, #1
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	430b      	orrs	r3, r1
 8003e1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003e2a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	495c      	ldr	r1, [pc, #368]	@ (8003fa4 <HAL_I2C_Init+0x274>)
 8003e34:	428b      	cmp	r3, r1
 8003e36:	d819      	bhi.n	8003e6c <HAL_I2C_Init+0x13c>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	1e59      	subs	r1, r3, #1
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e46:	1c59      	adds	r1, r3, #1
 8003e48:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003e4c:	400b      	ands	r3, r1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00a      	beq.n	8003e68 <HAL_I2C_Init+0x138>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	1e59      	subs	r1, r3, #1
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e60:	3301      	adds	r3, #1
 8003e62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e66:	e051      	b.n	8003f0c <HAL_I2C_Init+0x1dc>
 8003e68:	2304      	movs	r3, #4
 8003e6a:	e04f      	b.n	8003f0c <HAL_I2C_Init+0x1dc>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d111      	bne.n	8003e98 <HAL_I2C_Init+0x168>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1e58      	subs	r0, r3, #1
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6859      	ldr	r1, [r3, #4]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	440b      	add	r3, r1
 8003e82:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e86:	3301      	adds	r3, #1
 8003e88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	bf0c      	ite	eq
 8003e90:	2301      	moveq	r3, #1
 8003e92:	2300      	movne	r3, #0
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	e012      	b.n	8003ebe <HAL_I2C_Init+0x18e>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	1e58      	subs	r0, r3, #1
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6859      	ldr	r1, [r3, #4]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	0099      	lsls	r1, r3, #2
 8003ea8:	440b      	add	r3, r1
 8003eaa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eae:	3301      	adds	r3, #1
 8003eb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	bf0c      	ite	eq
 8003eb8:	2301      	moveq	r3, #1
 8003eba:	2300      	movne	r3, #0
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <HAL_I2C_Init+0x196>
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e022      	b.n	8003f0c <HAL_I2C_Init+0x1dc>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10e      	bne.n	8003eec <HAL_I2C_Init+0x1bc>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	1e58      	subs	r0, r3, #1
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6859      	ldr	r1, [r3, #4]
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	440b      	add	r3, r1
 8003edc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eea:	e00f      	b.n	8003f0c <HAL_I2C_Init+0x1dc>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	1e58      	subs	r0, r3, #1
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6859      	ldr	r1, [r3, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	440b      	add	r3, r1
 8003efa:	0099      	lsls	r1, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f02:	3301      	adds	r3, #1
 8003f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f0c:	6879      	ldr	r1, [r7, #4]
 8003f0e:	6809      	ldr	r1, [r1, #0]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	69da      	ldr	r2, [r3, #28]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	431a      	orrs	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003f3a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6911      	ldr	r1, [r2, #16]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	68d2      	ldr	r2, [r2, #12]
 8003f46:	4311      	orrs	r1, r2
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	6812      	ldr	r2, [r2, #0]
 8003f4c:	430b      	orrs	r3, r1
 8003f4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	695a      	ldr	r2, [r3, #20]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	431a      	orrs	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 0201 	orr.w	r2, r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2220      	movs	r2, #32
 8003f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3710      	adds	r7, #16
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	000186a0 	.word	0x000186a0
 8003fa8:	001e847f 	.word	0x001e847f
 8003fac:	003d08ff 	.word	0x003d08ff
 8003fb0:	431bde83 	.word	0x431bde83
 8003fb4:	10624dd3 	.word	0x10624dd3

08003fb8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b088      	sub	sp, #32
 8003fbc:	af02      	add	r7, sp, #8
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	4608      	mov	r0, r1
 8003fc2:	4611      	mov	r1, r2
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	817b      	strh	r3, [r7, #10]
 8003fca:	460b      	mov	r3, r1
 8003fcc:	813b      	strh	r3, [r7, #8]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fd2:	f7fe fa6b 	bl	80024ac <HAL_GetTick>
 8003fd6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b20      	cmp	r3, #32
 8003fe2:	f040 80d9 	bne.w	8004198 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	9300      	str	r3, [sp, #0]
 8003fea:	2319      	movs	r3, #25
 8003fec:	2201      	movs	r2, #1
 8003fee:	496d      	ldr	r1, [pc, #436]	@ (80041a4 <HAL_I2C_Mem_Write+0x1ec>)
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f000 fdb9 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d001      	beq.n	8004000 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	e0cc      	b.n	800419a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004006:	2b01      	cmp	r3, #1
 8004008:	d101      	bne.n	800400e <HAL_I2C_Mem_Write+0x56>
 800400a:	2302      	movs	r3, #2
 800400c:	e0c5      	b.n	800419a <HAL_I2C_Mem_Write+0x1e2>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b01      	cmp	r3, #1
 8004022:	d007      	beq.n	8004034 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f042 0201 	orr.w	r2, r2, #1
 8004032:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004042:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2221      	movs	r2, #33	@ 0x21
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2240      	movs	r2, #64	@ 0x40
 8004050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6a3a      	ldr	r2, [r7, #32]
 800405e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004064:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800406a:	b29a      	uxth	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4a4d      	ldr	r2, [pc, #308]	@ (80041a8 <HAL_I2C_Mem_Write+0x1f0>)
 8004074:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004076:	88f8      	ldrh	r0, [r7, #6]
 8004078:	893a      	ldrh	r2, [r7, #8]
 800407a:	8979      	ldrh	r1, [r7, #10]
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	9301      	str	r3, [sp, #4]
 8004080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	4603      	mov	r3, r0
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 fbf0 	bl	800486c <I2C_RequestMemoryWrite>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d052      	beq.n	8004138 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e081      	b.n	800419a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004096:	697a      	ldr	r2, [r7, #20]
 8004098:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 fe7e 	bl	8004d9c <I2C_WaitOnTXEFlagUntilTimeout>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00d      	beq.n	80040c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d107      	bne.n	80040be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e06b      	b.n	800419a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c6:	781a      	ldrb	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d2:	1c5a      	adds	r2, r3, #1
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040dc:	3b01      	subs	r3, #1
 80040de:	b29a      	uxth	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	3b01      	subs	r3, #1
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	f003 0304 	and.w	r3, r3, #4
 80040fc:	2b04      	cmp	r3, #4
 80040fe:	d11b      	bne.n	8004138 <HAL_I2C_Mem_Write+0x180>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004104:	2b00      	cmp	r3, #0
 8004106:	d017      	beq.n	8004138 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	781a      	ldrb	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004122:	3b01      	subs	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412e:	b29b      	uxth	r3, r3
 8004130:	3b01      	subs	r3, #1
 8004132:	b29a      	uxth	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1aa      	bne.n	8004096 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f000 fe71 	bl	8004e2c <I2C_WaitOnBTFFlagUntilTimeout>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00d      	beq.n	800416c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004154:	2b04      	cmp	r3, #4
 8004156:	d107      	bne.n	8004168 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004166:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e016      	b.n	800419a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800417a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2220      	movs	r2, #32
 8004180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2200      	movs	r2, #0
 8004190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	e000      	b.n	800419a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004198:	2302      	movs	r3, #2
  }
}
 800419a:	4618      	mov	r0, r3
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	00100002 	.word	0x00100002
 80041a8:	ffff0000 	.word	0xffff0000

080041ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08c      	sub	sp, #48	@ 0x30
 80041b0:	af02      	add	r7, sp, #8
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	4608      	mov	r0, r1
 80041b6:	4611      	mov	r1, r2
 80041b8:	461a      	mov	r2, r3
 80041ba:	4603      	mov	r3, r0
 80041bc:	817b      	strh	r3, [r7, #10]
 80041be:	460b      	mov	r3, r1
 80041c0:	813b      	strh	r3, [r7, #8]
 80041c2:	4613      	mov	r3, r2
 80041c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041c6:	f7fe f971 	bl	80024ac <HAL_GetTick>
 80041ca:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	2b20      	cmp	r3, #32
 80041d6:	f040 8214 	bne.w	8004602 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	2319      	movs	r3, #25
 80041e0:	2201      	movs	r2, #1
 80041e2:	497b      	ldr	r1, [pc, #492]	@ (80043d0 <HAL_I2C_Mem_Read+0x224>)
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 fcbf 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d001      	beq.n	80041f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80041f0:	2302      	movs	r3, #2
 80041f2:	e207      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d101      	bne.n	8004202 <HAL_I2C_Mem_Read+0x56>
 80041fe:	2302      	movs	r3, #2
 8004200:	e200      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b01      	cmp	r3, #1
 8004216:	d007      	beq.n	8004228 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0201 	orr.w	r2, r2, #1
 8004226:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004236:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2222      	movs	r2, #34	@ 0x22
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2240      	movs	r2, #64	@ 0x40
 8004244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004252:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004258:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425e:	b29a      	uxth	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4a5b      	ldr	r2, [pc, #364]	@ (80043d4 <HAL_I2C_Mem_Read+0x228>)
 8004268:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800426a:	88f8      	ldrh	r0, [r7, #6]
 800426c:	893a      	ldrh	r2, [r7, #8]
 800426e:	8979      	ldrh	r1, [r7, #10]
 8004270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	4603      	mov	r3, r0
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f000 fb8c 	bl	8004998 <I2C_RequestMemoryRead>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e1bc      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800428e:	2b00      	cmp	r3, #0
 8004290:	d113      	bne.n	80042ba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004292:	2300      	movs	r3, #0
 8004294:	623b      	str	r3, [r7, #32]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	623b      	str	r3, [r7, #32]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	623b      	str	r3, [r7, #32]
 80042a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b6:	601a      	str	r2, [r3, #0]
 80042b8:	e190      	b.n	80045dc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d11b      	bne.n	80042fa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d2:	2300      	movs	r3, #0
 80042d4:	61fb      	str	r3, [r7, #28]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	61fb      	str	r3, [r7, #28]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	61fb      	str	r3, [r7, #28]
 80042e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	e170      	b.n	80045dc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d11b      	bne.n	800433a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004310:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004320:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004322:	2300      	movs	r3, #0
 8004324:	61bb      	str	r3, [r7, #24]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	61bb      	str	r3, [r7, #24]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	61bb      	str	r3, [r7, #24]
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	e150      	b.n	80045dc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800433a:	2300      	movs	r3, #0
 800433c:	617b      	str	r3, [r7, #20]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	617b      	str	r3, [r7, #20]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	617b      	str	r3, [r7, #20]
 800434e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004350:	e144      	b.n	80045dc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004356:	2b03      	cmp	r3, #3
 8004358:	f200 80f1 	bhi.w	800453e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004360:	2b01      	cmp	r3, #1
 8004362:	d123      	bne.n	80043ac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004364:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004366:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 fda7 	bl	8004ebc <I2C_WaitOnRXNEFlagUntilTimeout>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e145      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	691a      	ldr	r2, [r3, #16]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004382:	b2d2      	uxtb	r2, r2
 8004384:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438a:	1c5a      	adds	r2, r3, #1
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004394:	3b01      	subs	r3, #1
 8004396:	b29a      	uxth	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043aa:	e117      	b.n	80045dc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d14e      	bne.n	8004452 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ba:	2200      	movs	r2, #0
 80043bc:	4906      	ldr	r1, [pc, #24]	@ (80043d8 <HAL_I2C_Mem_Read+0x22c>)
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	f000 fbd2 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d008      	beq.n	80043dc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e11a      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
 80043ce:	bf00      	nop
 80043d0:	00100002 	.word	0x00100002
 80043d4:	ffff0000 	.word	0xffff0000
 80043d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	691a      	ldr	r2, [r3, #16]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004414:	b29b      	uxth	r3, r3
 8004416:	3b01      	subs	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004450:	e0c4      	b.n	80045dc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004458:	2200      	movs	r2, #0
 800445a:	496c      	ldr	r1, [pc, #432]	@ (800460c <HAL_I2C_Mem_Read+0x460>)
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f000 fb83 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d001      	beq.n	800446c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e0cb      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800447a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	691a      	ldr	r2, [r3, #16]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004486:	b2d2      	uxtb	r2, r2
 8004488:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448e:	1c5a      	adds	r2, r3, #1
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004498:	3b01      	subs	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b4:	2200      	movs	r2, #0
 80044b6:	4955      	ldr	r1, [pc, #340]	@ (800460c <HAL_I2C_Mem_Read+0x460>)
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 fb55 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e09d      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	691a      	ldr	r2, [r3, #16]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	1c5a      	adds	r2, r3, #1
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f4:	3b01      	subs	r3, #1
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	691a      	ldr	r2, [r3, #16]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004514:	b2d2      	uxtb	r2, r2
 8004516:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004526:	3b01      	subs	r3, #1
 8004528:	b29a      	uxth	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004532:	b29b      	uxth	r3, r3
 8004534:	3b01      	subs	r3, #1
 8004536:	b29a      	uxth	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800453c:	e04e      	b.n	80045dc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800453e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004540:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 fcba 	bl	8004ebc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e058      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	691a      	ldr	r2, [r3, #16]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455c:	b2d2      	uxtb	r2, r2
 800455e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800457a:	b29b      	uxth	r3, r3
 800457c:	3b01      	subs	r3, #1
 800457e:	b29a      	uxth	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	f003 0304 	and.w	r3, r3, #4
 800458e:	2b04      	cmp	r3, #4
 8004590:	d124      	bne.n	80045dc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004596:	2b03      	cmp	r3, #3
 8004598:	d107      	bne.n	80045aa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	691a      	ldr	r2, [r3, #16]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	b2d2      	uxtb	r2, r2
 80045b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c6:	3b01      	subs	r3, #1
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	3b01      	subs	r3, #1
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	f47f aeb6 	bne.w	8004352 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2220      	movs	r2, #32
 80045ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045fe:	2300      	movs	r3, #0
 8004600:	e000      	b.n	8004604 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004602:	2302      	movs	r3, #2
  }
}
 8004604:	4618      	mov	r0, r3
 8004606:	3728      	adds	r7, #40	@ 0x28
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	00010004 	.word	0x00010004

08004610 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b08a      	sub	sp, #40	@ 0x28
 8004614:	af02      	add	r7, sp, #8
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	607a      	str	r2, [r7, #4]
 800461a:	603b      	str	r3, [r7, #0]
 800461c:	460b      	mov	r3, r1
 800461e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004620:	f7fd ff44 	bl	80024ac <HAL_GetTick>
 8004624:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004626:	2300      	movs	r3, #0
 8004628:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004630:	b2db      	uxtb	r3, r3
 8004632:	2b20      	cmp	r3, #32
 8004634:	f040 8111 	bne.w	800485a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	2319      	movs	r3, #25
 800463e:	2201      	movs	r2, #1
 8004640:	4988      	ldr	r1, [pc, #544]	@ (8004864 <HAL_I2C_IsDeviceReady+0x254>)
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f000 fa90 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800464e:	2302      	movs	r3, #2
 8004650:	e104      	b.n	800485c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004658:	2b01      	cmp	r3, #1
 800465a:	d101      	bne.n	8004660 <HAL_I2C_IsDeviceReady+0x50>
 800465c:	2302      	movs	r3, #2
 800465e:	e0fd      	b.n	800485c <HAL_I2C_IsDeviceReady+0x24c>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0301 	and.w	r3, r3, #1
 8004672:	2b01      	cmp	r3, #1
 8004674:	d007      	beq.n	8004686 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f042 0201 	orr.w	r2, r2, #1
 8004684:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004694:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2224      	movs	r2, #36	@ 0x24
 800469a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4a70      	ldr	r2, [pc, #448]	@ (8004868 <HAL_I2C_IsDeviceReady+0x258>)
 80046a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046b8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	9300      	str	r3, [sp, #0]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 fa4e 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00d      	beq.n	80046ee <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046e0:	d103      	bne.n	80046ea <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046e8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e0b6      	b.n	800485c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046ee:	897b      	ldrh	r3, [r7, #10]
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	461a      	mov	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046fc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80046fe:	f7fd fed5 	bl	80024ac <HAL_GetTick>
 8004702:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	f003 0302 	and.w	r3, r3, #2
 800470e:	2b02      	cmp	r3, #2
 8004710:	bf0c      	ite	eq
 8004712:	2301      	moveq	r3, #1
 8004714:	2300      	movne	r3, #0
 8004716:	b2db      	uxtb	r3, r3
 8004718:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004728:	bf0c      	ite	eq
 800472a:	2301      	moveq	r3, #1
 800472c:	2300      	movne	r3, #0
 800472e:	b2db      	uxtb	r3, r3
 8004730:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004732:	e025      	b.n	8004780 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004734:	f7fd feba 	bl	80024ac <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	683a      	ldr	r2, [r7, #0]
 8004740:	429a      	cmp	r2, r3
 8004742:	d302      	bcc.n	800474a <HAL_I2C_IsDeviceReady+0x13a>
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d103      	bne.n	8004752 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	22a0      	movs	r2, #160	@ 0xa0
 800474e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b02      	cmp	r3, #2
 800475e:	bf0c      	ite	eq
 8004760:	2301      	moveq	r3, #1
 8004762:	2300      	movne	r3, #0
 8004764:	b2db      	uxtb	r3, r3
 8004766:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004776:	bf0c      	ite	eq
 8004778:	2301      	moveq	r3, #1
 800477a:	2300      	movne	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2ba0      	cmp	r3, #160	@ 0xa0
 800478a:	d005      	beq.n	8004798 <HAL_I2C_IsDeviceReady+0x188>
 800478c:	7dfb      	ldrb	r3, [r7, #23]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d102      	bne.n	8004798 <HAL_I2C_IsDeviceReady+0x188>
 8004792:	7dbb      	ldrb	r3, [r7, #22]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d0cd      	beq.n	8004734 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2220      	movs	r2, #32
 800479c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d129      	bne.n	8004802 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047bc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047be:	2300      	movs	r3, #0
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	613b      	str	r3, [r7, #16]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	613b      	str	r3, [r7, #16]
 80047d2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	9300      	str	r3, [sp, #0]
 80047d8:	2319      	movs	r3, #25
 80047da:	2201      	movs	r2, #1
 80047dc:	4921      	ldr	r1, [pc, #132]	@ (8004864 <HAL_I2C_IsDeviceReady+0x254>)
 80047de:	68f8      	ldr	r0, [r7, #12]
 80047e0:	f000 f9c2 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e036      	b.n	800485c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2220      	movs	r2, #32
 80047f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	e02c      	b.n	800485c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004810:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800481a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	2319      	movs	r3, #25
 8004822:	2201      	movs	r2, #1
 8004824:	490f      	ldr	r1, [pc, #60]	@ (8004864 <HAL_I2C_IsDeviceReady+0x254>)
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 f99e 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e012      	b.n	800485c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	3301      	adds	r3, #1
 800483a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	429a      	cmp	r2, r3
 8004842:	f4ff af32 	bcc.w	80046aa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2220      	movs	r2, #32
 800484a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e000      	b.n	800485c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800485a:	2302      	movs	r3, #2
  }
}
 800485c:	4618      	mov	r0, r3
 800485e:	3720      	adds	r7, #32
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	00100002 	.word	0x00100002
 8004868:	ffff0000 	.word	0xffff0000

0800486c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af02      	add	r7, sp, #8
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	4608      	mov	r0, r1
 8004876:	4611      	mov	r1, r2
 8004878:	461a      	mov	r2, r3
 800487a:	4603      	mov	r3, r0
 800487c:	817b      	strh	r3, [r7, #10]
 800487e:	460b      	mov	r3, r1
 8004880:	813b      	strh	r3, [r7, #8]
 8004882:	4613      	mov	r3, r2
 8004884:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004894:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	2200      	movs	r2, #0
 800489e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 f960 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00d      	beq.n	80048ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048bc:	d103      	bne.n	80048c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e05f      	b.n	800498a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048ca:	897b      	ldrh	r3, [r7, #10]
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	461a      	mov	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80048d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048dc:	6a3a      	ldr	r2, [r7, #32]
 80048de:	492d      	ldr	r1, [pc, #180]	@ (8004994 <I2C_RequestMemoryWrite+0x128>)
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 f9bb 	bl	8004c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e04c      	b.n	800498a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f0:	2300      	movs	r3, #0
 80048f2:	617b      	str	r3, [r7, #20]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	617b      	str	r3, [r7, #20]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	617b      	str	r3, [r7, #20]
 8004904:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004908:	6a39      	ldr	r1, [r7, #32]
 800490a:	68f8      	ldr	r0, [r7, #12]
 800490c:	f000 fa46 	bl	8004d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00d      	beq.n	8004932 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491a:	2b04      	cmp	r3, #4
 800491c:	d107      	bne.n	800492e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800492c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e02b      	b.n	800498a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004932:	88fb      	ldrh	r3, [r7, #6]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d105      	bne.n	8004944 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004938:	893b      	ldrh	r3, [r7, #8]
 800493a:	b2da      	uxtb	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	611a      	str	r2, [r3, #16]
 8004942:	e021      	b.n	8004988 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004944:	893b      	ldrh	r3, [r7, #8]
 8004946:	0a1b      	lsrs	r3, r3, #8
 8004948:	b29b      	uxth	r3, r3
 800494a:	b2da      	uxtb	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004954:	6a39      	ldr	r1, [r7, #32]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 fa20 	bl	8004d9c <I2C_WaitOnTXEFlagUntilTimeout>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00d      	beq.n	800497e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	2b04      	cmp	r3, #4
 8004968:	d107      	bne.n	800497a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004978:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e005      	b.n	800498a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800497e:	893b      	ldrh	r3, [r7, #8]
 8004980:	b2da      	uxtb	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3718      	adds	r7, #24
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	00010002 	.word	0x00010002

08004998 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b088      	sub	sp, #32
 800499c:	af02      	add	r7, sp, #8
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	4608      	mov	r0, r1
 80049a2:	4611      	mov	r1, r2
 80049a4:	461a      	mov	r2, r3
 80049a6:	4603      	mov	r3, r0
 80049a8:	817b      	strh	r3, [r7, #10]
 80049aa:	460b      	mov	r3, r1
 80049ac:	813b      	strh	r3, [r7, #8]
 80049ae:	4613      	mov	r3, r2
 80049b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	6a3b      	ldr	r3, [r7, #32]
 80049d8:	2200      	movs	r2, #0
 80049da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049de:	68f8      	ldr	r0, [r7, #12]
 80049e0:	f000 f8c2 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00d      	beq.n	8004a06 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049f8:	d103      	bne.n	8004a02 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a00:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e0aa      	b.n	8004b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a06:	897b      	ldrh	r3, [r7, #10]
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a18:	6a3a      	ldr	r2, [r7, #32]
 8004a1a:	4952      	ldr	r1, [pc, #328]	@ (8004b64 <I2C_RequestMemoryRead+0x1cc>)
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 f91d 	bl	8004c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e097      	b.n	8004b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	617b      	str	r3, [r7, #20]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	617b      	str	r3, [r7, #20]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	617b      	str	r3, [r7, #20]
 8004a40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a44:	6a39      	ldr	r1, [r7, #32]
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	f000 f9a8 	bl	8004d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00d      	beq.n	8004a6e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	2b04      	cmp	r3, #4
 8004a58:	d107      	bne.n	8004a6a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e076      	b.n	8004b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a6e:	88fb      	ldrh	r3, [r7, #6]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d105      	bne.n	8004a80 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a74:	893b      	ldrh	r3, [r7, #8]
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	611a      	str	r2, [r3, #16]
 8004a7e:	e021      	b.n	8004ac4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004a80:	893b      	ldrh	r3, [r7, #8]
 8004a82:	0a1b      	lsrs	r3, r3, #8
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	b2da      	uxtb	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a90:	6a39      	ldr	r1, [r7, #32]
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f000 f982 	bl	8004d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00d      	beq.n	8004aba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa2:	2b04      	cmp	r3, #4
 8004aa4:	d107      	bne.n	8004ab6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ab4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e050      	b.n	8004b5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004aba:	893b      	ldrh	r3, [r7, #8]
 8004abc:	b2da      	uxtb	r2, r3
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ac4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac6:	6a39      	ldr	r1, [r7, #32]
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f000 f967 	bl	8004d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00d      	beq.n	8004af0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad8:	2b04      	cmp	r3, #4
 8004ada:	d107      	bne.n	8004aec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e035      	b.n	8004b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004afe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b02:	9300      	str	r3, [sp, #0]
 8004b04:	6a3b      	ldr	r3, [r7, #32]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 f82b 	bl	8004b68 <I2C_WaitOnFlagUntilTimeout>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d00d      	beq.n	8004b34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b26:	d103      	bne.n	8004b30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e013      	b.n	8004b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004b34:	897b      	ldrh	r3, [r7, #10]
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	f043 0301 	orr.w	r3, r3, #1
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b46:	6a3a      	ldr	r2, [r7, #32]
 8004b48:	4906      	ldr	r1, [pc, #24]	@ (8004b64 <I2C_RequestMemoryRead+0x1cc>)
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f000 f886 	bl	8004c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d001      	beq.n	8004b5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e000      	b.n	8004b5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3718      	adds	r7, #24
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	00010002 	.word	0x00010002

08004b68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	603b      	str	r3, [r7, #0]
 8004b74:	4613      	mov	r3, r2
 8004b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b78:	e048      	b.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b80:	d044      	beq.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b82:	f7fd fc93 	bl	80024ac <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d302      	bcc.n	8004b98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d139      	bne.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	0c1b      	lsrs	r3, r3, #16
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d10d      	bne.n	8004bbe <I2C_WaitOnFlagUntilTimeout+0x56>
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	43da      	mvns	r2, r3
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	4013      	ands	r3, r2
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	bf0c      	ite	eq
 8004bb4:	2301      	moveq	r3, #1
 8004bb6:	2300      	movne	r3, #0
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	461a      	mov	r2, r3
 8004bbc:	e00c      	b.n	8004bd8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	43da      	mvns	r2, r3
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	bf0c      	ite	eq
 8004bd0:	2301      	moveq	r3, #1
 8004bd2:	2300      	movne	r3, #0
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	79fb      	ldrb	r3, [r7, #7]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d116      	bne.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf8:	f043 0220 	orr.w	r2, r3, #32
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e023      	b.n	8004c54 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	0c1b      	lsrs	r3, r3, #16
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d10d      	bne.n	8004c32 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	43da      	mvns	r2, r3
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	4013      	ands	r3, r2
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	bf0c      	ite	eq
 8004c28:	2301      	moveq	r3, #1
 8004c2a:	2300      	movne	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	461a      	mov	r2, r3
 8004c30:	e00c      	b.n	8004c4c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	43da      	mvns	r2, r3
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	bf0c      	ite	eq
 8004c44:	2301      	moveq	r3, #1
 8004c46:	2300      	movne	r3, #0
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	79fb      	ldrb	r3, [r7, #7]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d093      	beq.n	8004b7a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
 8004c68:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c6a:	e071      	b.n	8004d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c7a:	d123      	bne.n	8004cc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c8a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb0:	f043 0204 	orr.w	r2, r3, #4
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e067      	b.n	8004d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cca:	d041      	beq.n	8004d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ccc:	f7fd fbee 	bl	80024ac <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d302      	bcc.n	8004ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d136      	bne.n	8004d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	0c1b      	lsrs	r3, r3, #16
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d10c      	bne.n	8004d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	43da      	mvns	r2, r3
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	bf14      	ite	ne
 8004cfe:	2301      	movne	r3, #1
 8004d00:	2300      	moveq	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	e00b      	b.n	8004d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	43da      	mvns	r2, r3
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	4013      	ands	r3, r2
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	bf14      	ite	ne
 8004d18:	2301      	movne	r3, #1
 8004d1a:	2300      	moveq	r3, #0
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d016      	beq.n	8004d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3c:	f043 0220 	orr.w	r2, r3, #32
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e021      	b.n	8004d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	0c1b      	lsrs	r3, r3, #16
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d10c      	bne.n	8004d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695b      	ldr	r3, [r3, #20]
 8004d60:	43da      	mvns	r2, r3
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	4013      	ands	r3, r2
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	bf14      	ite	ne
 8004d6c:	2301      	movne	r3, #1
 8004d6e:	2300      	moveq	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	e00b      	b.n	8004d8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	43da      	mvns	r2, r3
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	bf14      	ite	ne
 8004d86:	2301      	movne	r3, #1
 8004d88:	2300      	moveq	r3, #0
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f47f af6d 	bne.w	8004c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3710      	adds	r7, #16
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004da8:	e034      	b.n	8004e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f000 f8e3 	bl	8004f76 <I2C_IsAcknowledgeFailed>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d001      	beq.n	8004dba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e034      	b.n	8004e24 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc0:	d028      	beq.n	8004e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc2:	f7fd fb73 	bl	80024ac <HAL_GetTick>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d302      	bcc.n	8004dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d11d      	bne.n	8004e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004de2:	2b80      	cmp	r3, #128	@ 0x80
 8004de4:	d016      	beq.n	8004e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e00:	f043 0220 	orr.w	r2, r3, #32
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e007      	b.n	8004e24 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e1e:	2b80      	cmp	r3, #128	@ 0x80
 8004e20:	d1c3      	bne.n	8004daa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e22:	2300      	movs	r3, #0
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3710      	adds	r7, #16
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e38:	e034      	b.n	8004ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f000 f89b 	bl	8004f76 <I2C_IsAcknowledgeFailed>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e034      	b.n	8004eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e50:	d028      	beq.n	8004ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e52:	f7fd fb2b 	bl	80024ac <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d302      	bcc.n	8004e68 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d11d      	bne.n	8004ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	f003 0304 	and.w	r3, r3, #4
 8004e72:	2b04      	cmp	r3, #4
 8004e74:	d016      	beq.n	8004ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e90:	f043 0220 	orr.w	r2, r3, #32
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e007      	b.n	8004eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	d1c3      	bne.n	8004e3a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ec8:	e049      	b.n	8004f5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	f003 0310 	and.w	r3, r3, #16
 8004ed4:	2b10      	cmp	r3, #16
 8004ed6:	d119      	bne.n	8004f0c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f06f 0210 	mvn.w	r2, #16
 8004ee0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2220      	movs	r2, #32
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e030      	b.n	8004f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f0c:	f7fd face 	bl	80024ac <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d302      	bcc.n	8004f22 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d11d      	bne.n	8004f5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f2c:	2b40      	cmp	r3, #64	@ 0x40
 8004f2e:	d016      	beq.n	8004f5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4a:	f043 0220 	orr.w	r2, r3, #32
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e007      	b.n	8004f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f68:	2b40      	cmp	r3, #64	@ 0x40
 8004f6a:	d1ae      	bne.n	8004eca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}

08004f76 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f76:	b480      	push	{r7}
 8004f78:	b083      	sub	sp, #12
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f8c:	d11b      	bne.n	8004fc6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f96:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb2:	f043 0204 	orr.w	r2, r3, #4
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e000      	b.n	8004fc8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004fde:	2300      	movs	r3, #0
 8004fe0:	603b      	str	r3, [r7, #0]
 8004fe2:	4b20      	ldr	r3, [pc, #128]	@ (8005064 <HAL_PWREx_EnableOverDrive+0x90>)
 8004fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe6:	4a1f      	ldr	r2, [pc, #124]	@ (8005064 <HAL_PWREx_EnableOverDrive+0x90>)
 8004fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fec:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fee:	4b1d      	ldr	r3, [pc, #116]	@ (8005064 <HAL_PWREx_EnableOverDrive+0x90>)
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff6:	603b      	str	r3, [r7, #0]
 8004ff8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8005068 <HAL_PWREx_EnableOverDrive+0x94>)
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005000:	f7fd fa54 	bl	80024ac <HAL_GetTick>
 8005004:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005006:	e009      	b.n	800501c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005008:	f7fd fa50 	bl	80024ac <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005016:	d901      	bls.n	800501c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e01f      	b.n	800505c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800501c:	4b13      	ldr	r3, [pc, #76]	@ (800506c <HAL_PWREx_EnableOverDrive+0x98>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005024:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005028:	d1ee      	bne.n	8005008 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800502a:	4b11      	ldr	r3, [pc, #68]	@ (8005070 <HAL_PWREx_EnableOverDrive+0x9c>)
 800502c:	2201      	movs	r2, #1
 800502e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005030:	f7fd fa3c 	bl	80024ac <HAL_GetTick>
 8005034:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005036:	e009      	b.n	800504c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005038:	f7fd fa38 	bl	80024ac <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005046:	d901      	bls.n	800504c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e007      	b.n	800505c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800504c:	4b07      	ldr	r3, [pc, #28]	@ (800506c <HAL_PWREx_EnableOverDrive+0x98>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005054:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005058:	d1ee      	bne.n	8005038 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3708      	adds	r7, #8
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	40023800 	.word	0x40023800
 8005068:	420e0040 	.word	0x420e0040
 800506c:	40007000 	.word	0x40007000
 8005070:	420e0044 	.word	0x420e0044

08005074 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e0cc      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005088:	4b68      	ldr	r3, [pc, #416]	@ (800522c <HAL_RCC_ClockConfig+0x1b8>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 030f 	and.w	r3, r3, #15
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	d90c      	bls.n	80050b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005096:	4b65      	ldr	r3, [pc, #404]	@ (800522c <HAL_RCC_ClockConfig+0x1b8>)
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	b2d2      	uxtb	r2, r2
 800509c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800509e:	4b63      	ldr	r3, [pc, #396]	@ (800522c <HAL_RCC_ClockConfig+0x1b8>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d001      	beq.n	80050b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e0b8      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0302 	and.w	r3, r3, #2
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d020      	beq.n	80050fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0304 	and.w	r3, r3, #4
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d005      	beq.n	80050d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050c8:	4b59      	ldr	r3, [pc, #356]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	4a58      	ldr	r2, [pc, #352]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80050d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0308 	and.w	r3, r3, #8
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d005      	beq.n	80050ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050e0:	4b53      	ldr	r3, [pc, #332]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	4a52      	ldr	r2, [pc, #328]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80050ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050ec:	4b50      	ldr	r3, [pc, #320]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	494d      	ldr	r1, [pc, #308]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	d044      	beq.n	8005194 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b01      	cmp	r3, #1
 8005110:	d107      	bne.n	8005122 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005112:	4b47      	ldr	r3, [pc, #284]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d119      	bne.n	8005152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e07f      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b02      	cmp	r3, #2
 8005128:	d003      	beq.n	8005132 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800512e:	2b03      	cmp	r3, #3
 8005130:	d107      	bne.n	8005142 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005132:	4b3f      	ldr	r3, [pc, #252]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d109      	bne.n	8005152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e06f      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005142:	4b3b      	ldr	r3, [pc, #236]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e067      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005152:	4b37      	ldr	r3, [pc, #220]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f023 0203 	bic.w	r2, r3, #3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	4934      	ldr	r1, [pc, #208]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005160:	4313      	orrs	r3, r2
 8005162:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005164:	f7fd f9a2 	bl	80024ac <HAL_GetTick>
 8005168:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800516a:	e00a      	b.n	8005182 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800516c:	f7fd f99e 	bl	80024ac <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800517a:	4293      	cmp	r3, r2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e04f      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005182:	4b2b      	ldr	r3, [pc, #172]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 020c 	and.w	r2, r3, #12
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	429a      	cmp	r2, r3
 8005192:	d1eb      	bne.n	800516c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005194:	4b25      	ldr	r3, [pc, #148]	@ (800522c <HAL_RCC_ClockConfig+0x1b8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 030f 	and.w	r3, r3, #15
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d20c      	bcs.n	80051bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051a2:	4b22      	ldr	r3, [pc, #136]	@ (800522c <HAL_RCC_ClockConfig+0x1b8>)
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	b2d2      	uxtb	r2, r2
 80051a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051aa:	4b20      	ldr	r3, [pc, #128]	@ (800522c <HAL_RCC_ClockConfig+0x1b8>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d001      	beq.n	80051bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e032      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0304 	and.w	r3, r3, #4
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d008      	beq.n	80051da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051c8:	4b19      	ldr	r3, [pc, #100]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	4916      	ldr	r1, [pc, #88]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d009      	beq.n	80051fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051e6:	4b12      	ldr	r3, [pc, #72]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	00db      	lsls	r3, r3, #3
 80051f4:	490e      	ldr	r1, [pc, #56]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051fa:	f000 f887 	bl	800530c <HAL_RCC_GetSysClockFreq>
 80051fe:	4602      	mov	r2, r0
 8005200:	4b0b      	ldr	r3, [pc, #44]	@ (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	091b      	lsrs	r3, r3, #4
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	490a      	ldr	r1, [pc, #40]	@ (8005234 <HAL_RCC_ClockConfig+0x1c0>)
 800520c:	5ccb      	ldrb	r3, [r1, r3]
 800520e:	fa22 f303 	lsr.w	r3, r2, r3
 8005212:	4a09      	ldr	r2, [pc, #36]	@ (8005238 <HAL_RCC_ClockConfig+0x1c4>)
 8005214:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005216:	4b09      	ldr	r3, [pc, #36]	@ (800523c <HAL_RCC_ClockConfig+0x1c8>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4618      	mov	r0, r3
 800521c:	f7fc ff7c 	bl	8002118 <HAL_InitTick>

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	40023c00 	.word	0x40023c00
 8005230:	40023800 	.word	0x40023800
 8005234:	0800cfa8 	.word	0x0800cfa8
 8005238:	20000000 	.word	0x20000000
 800523c:	20000004 	.word	0x20000004

08005240 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005244:	4b03      	ldr	r3, [pc, #12]	@ (8005254 <HAL_RCC_GetHCLKFreq+0x14>)
 8005246:	681b      	ldr	r3, [r3, #0]
}
 8005248:	4618      	mov	r0, r3
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	20000000 	.word	0x20000000

08005258 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800525c:	f7ff fff0 	bl	8005240 <HAL_RCC_GetHCLKFreq>
 8005260:	4602      	mov	r2, r0
 8005262:	4b05      	ldr	r3, [pc, #20]	@ (8005278 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	0a9b      	lsrs	r3, r3, #10
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	4903      	ldr	r1, [pc, #12]	@ (800527c <HAL_RCC_GetPCLK1Freq+0x24>)
 800526e:	5ccb      	ldrb	r3, [r1, r3]
 8005270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005274:	4618      	mov	r0, r3
 8005276:	bd80      	pop	{r7, pc}
 8005278:	40023800 	.word	0x40023800
 800527c:	0800cfb8 	.word	0x0800cfb8

08005280 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005284:	f7ff ffdc 	bl	8005240 <HAL_RCC_GetHCLKFreq>
 8005288:	4602      	mov	r2, r0
 800528a:	4b05      	ldr	r3, [pc, #20]	@ (80052a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	0b5b      	lsrs	r3, r3, #13
 8005290:	f003 0307 	and.w	r3, r3, #7
 8005294:	4903      	ldr	r1, [pc, #12]	@ (80052a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005296:	5ccb      	ldrb	r3, [r1, r3]
 8005298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800529c:	4618      	mov	r0, r3
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	40023800 	.word	0x40023800
 80052a4:	0800cfb8 	.word	0x0800cfb8

080052a8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	220f      	movs	r2, #15
 80052b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80052b8:	4b12      	ldr	r3, [pc, #72]	@ (8005304 <HAL_RCC_GetClockConfig+0x5c>)
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	f003 0203 	and.w	r2, r3, #3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80052c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005304 <HAL_RCC_GetClockConfig+0x5c>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80052d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005304 <HAL_RCC_GetClockConfig+0x5c>)
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80052dc:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <HAL_RCC_GetClockConfig+0x5c>)
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	08db      	lsrs	r3, r3, #3
 80052e2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80052ea:	4b07      	ldr	r3, [pc, #28]	@ (8005308 <HAL_RCC_GetClockConfig+0x60>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 020f 	and.w	r2, r3, #15
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	601a      	str	r2, [r3, #0]
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	40023800 	.word	0x40023800
 8005308:	40023c00 	.word	0x40023c00

0800530c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800530c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005310:	b0ae      	sub	sp, #184	@ 0xb8
 8005312:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005314:	2300      	movs	r3, #0
 8005316:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005320:	2300      	movs	r3, #0
 8005322:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005326:	2300      	movs	r3, #0
 8005328:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800532c:	2300      	movs	r3, #0
 800532e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005332:	4bcb      	ldr	r3, [pc, #812]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f003 030c 	and.w	r3, r3, #12
 800533a:	2b0c      	cmp	r3, #12
 800533c:	f200 8206 	bhi.w	800574c <HAL_RCC_GetSysClockFreq+0x440>
 8005340:	a201      	add	r2, pc, #4	@ (adr r2, 8005348 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005346:	bf00      	nop
 8005348:	0800537d 	.word	0x0800537d
 800534c:	0800574d 	.word	0x0800574d
 8005350:	0800574d 	.word	0x0800574d
 8005354:	0800574d 	.word	0x0800574d
 8005358:	08005385 	.word	0x08005385
 800535c:	0800574d 	.word	0x0800574d
 8005360:	0800574d 	.word	0x0800574d
 8005364:	0800574d 	.word	0x0800574d
 8005368:	0800538d 	.word	0x0800538d
 800536c:	0800574d 	.word	0x0800574d
 8005370:	0800574d 	.word	0x0800574d
 8005374:	0800574d 	.word	0x0800574d
 8005378:	0800557d 	.word	0x0800557d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800537c:	4bb9      	ldr	r3, [pc, #740]	@ (8005664 <HAL_RCC_GetSysClockFreq+0x358>)
 800537e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005382:	e1e7      	b.n	8005754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005384:	4bb8      	ldr	r3, [pc, #736]	@ (8005668 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005386:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800538a:	e1e3      	b.n	8005754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800538c:	4bb4      	ldr	r3, [pc, #720]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005394:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005398:	4bb1      	ldr	r3, [pc, #708]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d071      	beq.n	8005488 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053a4:	4bae      	ldr	r3, [pc, #696]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	099b      	lsrs	r3, r3, #6
 80053aa:	2200      	movs	r2, #0
 80053ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053b0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80053b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80053c0:	2300      	movs	r3, #0
 80053c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80053c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80053ca:	4622      	mov	r2, r4
 80053cc:	462b      	mov	r3, r5
 80053ce:	f04f 0000 	mov.w	r0, #0
 80053d2:	f04f 0100 	mov.w	r1, #0
 80053d6:	0159      	lsls	r1, r3, #5
 80053d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053dc:	0150      	lsls	r0, r2, #5
 80053de:	4602      	mov	r2, r0
 80053e0:	460b      	mov	r3, r1
 80053e2:	4621      	mov	r1, r4
 80053e4:	1a51      	subs	r1, r2, r1
 80053e6:	6439      	str	r1, [r7, #64]	@ 0x40
 80053e8:	4629      	mov	r1, r5
 80053ea:	eb63 0301 	sbc.w	r3, r3, r1
 80053ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80053f0:	f04f 0200 	mov.w	r2, #0
 80053f4:	f04f 0300 	mov.w	r3, #0
 80053f8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80053fc:	4649      	mov	r1, r9
 80053fe:	018b      	lsls	r3, r1, #6
 8005400:	4641      	mov	r1, r8
 8005402:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005406:	4641      	mov	r1, r8
 8005408:	018a      	lsls	r2, r1, #6
 800540a:	4641      	mov	r1, r8
 800540c:	1a51      	subs	r1, r2, r1
 800540e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005410:	4649      	mov	r1, r9
 8005412:	eb63 0301 	sbc.w	r3, r3, r1
 8005416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005418:	f04f 0200 	mov.w	r2, #0
 800541c:	f04f 0300 	mov.w	r3, #0
 8005420:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005424:	4649      	mov	r1, r9
 8005426:	00cb      	lsls	r3, r1, #3
 8005428:	4641      	mov	r1, r8
 800542a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800542e:	4641      	mov	r1, r8
 8005430:	00ca      	lsls	r2, r1, #3
 8005432:	4610      	mov	r0, r2
 8005434:	4619      	mov	r1, r3
 8005436:	4603      	mov	r3, r0
 8005438:	4622      	mov	r2, r4
 800543a:	189b      	adds	r3, r3, r2
 800543c:	633b      	str	r3, [r7, #48]	@ 0x30
 800543e:	462b      	mov	r3, r5
 8005440:	460a      	mov	r2, r1
 8005442:	eb42 0303 	adc.w	r3, r2, r3
 8005446:	637b      	str	r3, [r7, #52]	@ 0x34
 8005448:	f04f 0200 	mov.w	r2, #0
 800544c:	f04f 0300 	mov.w	r3, #0
 8005450:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005454:	4629      	mov	r1, r5
 8005456:	024b      	lsls	r3, r1, #9
 8005458:	4621      	mov	r1, r4
 800545a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800545e:	4621      	mov	r1, r4
 8005460:	024a      	lsls	r2, r1, #9
 8005462:	4610      	mov	r0, r2
 8005464:	4619      	mov	r1, r3
 8005466:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800546a:	2200      	movs	r2, #0
 800546c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005470:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005474:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005478:	f7fb fbd6 	bl	8000c28 <__aeabi_uldivmod>
 800547c:	4602      	mov	r2, r0
 800547e:	460b      	mov	r3, r1
 8005480:	4613      	mov	r3, r2
 8005482:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005486:	e067      	b.n	8005558 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005488:	4b75      	ldr	r3, [pc, #468]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	099b      	lsrs	r3, r3, #6
 800548e:	2200      	movs	r2, #0
 8005490:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005494:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005498:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800549c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054a2:	2300      	movs	r3, #0
 80054a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80054a6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80054aa:	4622      	mov	r2, r4
 80054ac:	462b      	mov	r3, r5
 80054ae:	f04f 0000 	mov.w	r0, #0
 80054b2:	f04f 0100 	mov.w	r1, #0
 80054b6:	0159      	lsls	r1, r3, #5
 80054b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054bc:	0150      	lsls	r0, r2, #5
 80054be:	4602      	mov	r2, r0
 80054c0:	460b      	mov	r3, r1
 80054c2:	4621      	mov	r1, r4
 80054c4:	1a51      	subs	r1, r2, r1
 80054c6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80054c8:	4629      	mov	r1, r5
 80054ca:	eb63 0301 	sbc.w	r3, r3, r1
 80054ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054d0:	f04f 0200 	mov.w	r2, #0
 80054d4:	f04f 0300 	mov.w	r3, #0
 80054d8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80054dc:	4649      	mov	r1, r9
 80054de:	018b      	lsls	r3, r1, #6
 80054e0:	4641      	mov	r1, r8
 80054e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054e6:	4641      	mov	r1, r8
 80054e8:	018a      	lsls	r2, r1, #6
 80054ea:	4641      	mov	r1, r8
 80054ec:	ebb2 0a01 	subs.w	sl, r2, r1
 80054f0:	4649      	mov	r1, r9
 80054f2:	eb63 0b01 	sbc.w	fp, r3, r1
 80054f6:	f04f 0200 	mov.w	r2, #0
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005502:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005506:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800550a:	4692      	mov	sl, r2
 800550c:	469b      	mov	fp, r3
 800550e:	4623      	mov	r3, r4
 8005510:	eb1a 0303 	adds.w	r3, sl, r3
 8005514:	623b      	str	r3, [r7, #32]
 8005516:	462b      	mov	r3, r5
 8005518:	eb4b 0303 	adc.w	r3, fp, r3
 800551c:	627b      	str	r3, [r7, #36]	@ 0x24
 800551e:	f04f 0200 	mov.w	r2, #0
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800552a:	4629      	mov	r1, r5
 800552c:	028b      	lsls	r3, r1, #10
 800552e:	4621      	mov	r1, r4
 8005530:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005534:	4621      	mov	r1, r4
 8005536:	028a      	lsls	r2, r1, #10
 8005538:	4610      	mov	r0, r2
 800553a:	4619      	mov	r1, r3
 800553c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005540:	2200      	movs	r2, #0
 8005542:	673b      	str	r3, [r7, #112]	@ 0x70
 8005544:	677a      	str	r2, [r7, #116]	@ 0x74
 8005546:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800554a:	f7fb fb6d 	bl	8000c28 <__aeabi_uldivmod>
 800554e:	4602      	mov	r2, r0
 8005550:	460b      	mov	r3, r1
 8005552:	4613      	mov	r3, r2
 8005554:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005558:	4b41      	ldr	r3, [pc, #260]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	0c1b      	lsrs	r3, r3, #16
 800555e:	f003 0303 	and.w	r3, r3, #3
 8005562:	3301      	adds	r3, #1
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800556a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800556e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005572:	fbb2 f3f3 	udiv	r3, r2, r3
 8005576:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800557a:	e0eb      	b.n	8005754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800557c:	4b38      	ldr	r3, [pc, #224]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005584:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005588:	4b35      	ldr	r3, [pc, #212]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d06b      	beq.n	800566c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005594:	4b32      	ldr	r3, [pc, #200]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x354>)
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	099b      	lsrs	r3, r3, #6
 800559a:	2200      	movs	r2, #0
 800559c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800559e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80055a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80055a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80055a8:	2300      	movs	r3, #0
 80055aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80055ac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80055b0:	4622      	mov	r2, r4
 80055b2:	462b      	mov	r3, r5
 80055b4:	f04f 0000 	mov.w	r0, #0
 80055b8:	f04f 0100 	mov.w	r1, #0
 80055bc:	0159      	lsls	r1, r3, #5
 80055be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055c2:	0150      	lsls	r0, r2, #5
 80055c4:	4602      	mov	r2, r0
 80055c6:	460b      	mov	r3, r1
 80055c8:	4621      	mov	r1, r4
 80055ca:	1a51      	subs	r1, r2, r1
 80055cc:	61b9      	str	r1, [r7, #24]
 80055ce:	4629      	mov	r1, r5
 80055d0:	eb63 0301 	sbc.w	r3, r3, r1
 80055d4:	61fb      	str	r3, [r7, #28]
 80055d6:	f04f 0200 	mov.w	r2, #0
 80055da:	f04f 0300 	mov.w	r3, #0
 80055de:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80055e2:	4659      	mov	r1, fp
 80055e4:	018b      	lsls	r3, r1, #6
 80055e6:	4651      	mov	r1, sl
 80055e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80055ec:	4651      	mov	r1, sl
 80055ee:	018a      	lsls	r2, r1, #6
 80055f0:	4651      	mov	r1, sl
 80055f2:	ebb2 0801 	subs.w	r8, r2, r1
 80055f6:	4659      	mov	r1, fp
 80055f8:	eb63 0901 	sbc.w	r9, r3, r1
 80055fc:	f04f 0200 	mov.w	r2, #0
 8005600:	f04f 0300 	mov.w	r3, #0
 8005604:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005608:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800560c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005610:	4690      	mov	r8, r2
 8005612:	4699      	mov	r9, r3
 8005614:	4623      	mov	r3, r4
 8005616:	eb18 0303 	adds.w	r3, r8, r3
 800561a:	613b      	str	r3, [r7, #16]
 800561c:	462b      	mov	r3, r5
 800561e:	eb49 0303 	adc.w	r3, r9, r3
 8005622:	617b      	str	r3, [r7, #20]
 8005624:	f04f 0200 	mov.w	r2, #0
 8005628:	f04f 0300 	mov.w	r3, #0
 800562c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005630:	4629      	mov	r1, r5
 8005632:	024b      	lsls	r3, r1, #9
 8005634:	4621      	mov	r1, r4
 8005636:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800563a:	4621      	mov	r1, r4
 800563c:	024a      	lsls	r2, r1, #9
 800563e:	4610      	mov	r0, r2
 8005640:	4619      	mov	r1, r3
 8005642:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005646:	2200      	movs	r2, #0
 8005648:	65bb      	str	r3, [r7, #88]	@ 0x58
 800564a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800564c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005650:	f7fb faea 	bl	8000c28 <__aeabi_uldivmod>
 8005654:	4602      	mov	r2, r0
 8005656:	460b      	mov	r3, r1
 8005658:	4613      	mov	r3, r2
 800565a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800565e:	e065      	b.n	800572c <HAL_RCC_GetSysClockFreq+0x420>
 8005660:	40023800 	.word	0x40023800
 8005664:	00f42400 	.word	0x00f42400
 8005668:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800566c:	4b3d      	ldr	r3, [pc, #244]	@ (8005764 <HAL_RCC_GetSysClockFreq+0x458>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	099b      	lsrs	r3, r3, #6
 8005672:	2200      	movs	r2, #0
 8005674:	4618      	mov	r0, r3
 8005676:	4611      	mov	r1, r2
 8005678:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800567c:	653b      	str	r3, [r7, #80]	@ 0x50
 800567e:	2300      	movs	r3, #0
 8005680:	657b      	str	r3, [r7, #84]	@ 0x54
 8005682:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005686:	4642      	mov	r2, r8
 8005688:	464b      	mov	r3, r9
 800568a:	f04f 0000 	mov.w	r0, #0
 800568e:	f04f 0100 	mov.w	r1, #0
 8005692:	0159      	lsls	r1, r3, #5
 8005694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005698:	0150      	lsls	r0, r2, #5
 800569a:	4602      	mov	r2, r0
 800569c:	460b      	mov	r3, r1
 800569e:	4641      	mov	r1, r8
 80056a0:	1a51      	subs	r1, r2, r1
 80056a2:	60b9      	str	r1, [r7, #8]
 80056a4:	4649      	mov	r1, r9
 80056a6:	eb63 0301 	sbc.w	r3, r3, r1
 80056aa:	60fb      	str	r3, [r7, #12]
 80056ac:	f04f 0200 	mov.w	r2, #0
 80056b0:	f04f 0300 	mov.w	r3, #0
 80056b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80056b8:	4659      	mov	r1, fp
 80056ba:	018b      	lsls	r3, r1, #6
 80056bc:	4651      	mov	r1, sl
 80056be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80056c2:	4651      	mov	r1, sl
 80056c4:	018a      	lsls	r2, r1, #6
 80056c6:	4651      	mov	r1, sl
 80056c8:	1a54      	subs	r4, r2, r1
 80056ca:	4659      	mov	r1, fp
 80056cc:	eb63 0501 	sbc.w	r5, r3, r1
 80056d0:	f04f 0200 	mov.w	r2, #0
 80056d4:	f04f 0300 	mov.w	r3, #0
 80056d8:	00eb      	lsls	r3, r5, #3
 80056da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056de:	00e2      	lsls	r2, r4, #3
 80056e0:	4614      	mov	r4, r2
 80056e2:	461d      	mov	r5, r3
 80056e4:	4643      	mov	r3, r8
 80056e6:	18e3      	adds	r3, r4, r3
 80056e8:	603b      	str	r3, [r7, #0]
 80056ea:	464b      	mov	r3, r9
 80056ec:	eb45 0303 	adc.w	r3, r5, r3
 80056f0:	607b      	str	r3, [r7, #4]
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	f04f 0300 	mov.w	r3, #0
 80056fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80056fe:	4629      	mov	r1, r5
 8005700:	028b      	lsls	r3, r1, #10
 8005702:	4621      	mov	r1, r4
 8005704:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005708:	4621      	mov	r1, r4
 800570a:	028a      	lsls	r2, r1, #10
 800570c:	4610      	mov	r0, r2
 800570e:	4619      	mov	r1, r3
 8005710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005714:	2200      	movs	r2, #0
 8005716:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005718:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800571a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800571e:	f7fb fa83 	bl	8000c28 <__aeabi_uldivmod>
 8005722:	4602      	mov	r2, r0
 8005724:	460b      	mov	r3, r1
 8005726:	4613      	mov	r3, r2
 8005728:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800572c:	4b0d      	ldr	r3, [pc, #52]	@ (8005764 <HAL_RCC_GetSysClockFreq+0x458>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	0f1b      	lsrs	r3, r3, #28
 8005732:	f003 0307 	and.w	r3, r3, #7
 8005736:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800573a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800573e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005742:	fbb2 f3f3 	udiv	r3, r2, r3
 8005746:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800574a:	e003      	b.n	8005754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800574c:	4b06      	ldr	r3, [pc, #24]	@ (8005768 <HAL_RCC_GetSysClockFreq+0x45c>)
 800574e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005752:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005754:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005758:	4618      	mov	r0, r3
 800575a:	37b8      	adds	r7, #184	@ 0xb8
 800575c:	46bd      	mov	sp, r7
 800575e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005762:	bf00      	nop
 8005764:	40023800 	.word	0x40023800
 8005768:	00f42400 	.word	0x00f42400

0800576c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e28d      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b00      	cmp	r3, #0
 8005788:	f000 8083 	beq.w	8005892 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800578c:	4b94      	ldr	r3, [pc, #592]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 030c 	and.w	r3, r3, #12
 8005794:	2b04      	cmp	r3, #4
 8005796:	d019      	beq.n	80057cc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005798:	4b91      	ldr	r3, [pc, #580]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f003 030c 	and.w	r3, r3, #12
        || \
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d106      	bne.n	80057b2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80057a4:	4b8e      	ldr	r3, [pc, #568]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057b0:	d00c      	beq.n	80057cc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057b2:	4b8b      	ldr	r3, [pc, #556]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80057ba:	2b0c      	cmp	r3, #12
 80057bc:	d112      	bne.n	80057e4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057be:	4b88      	ldr	r3, [pc, #544]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057ca:	d10b      	bne.n	80057e4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057cc:	4b84      	ldr	r3, [pc, #528]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d05b      	beq.n	8005890 <HAL_RCC_OscConfig+0x124>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d157      	bne.n	8005890 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e25a      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057ec:	d106      	bne.n	80057fc <HAL_RCC_OscConfig+0x90>
 80057ee:	4b7c      	ldr	r3, [pc, #496]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a7b      	ldr	r2, [pc, #492]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80057f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	e01d      	b.n	8005838 <HAL_RCC_OscConfig+0xcc>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005804:	d10c      	bne.n	8005820 <HAL_RCC_OscConfig+0xb4>
 8005806:	4b76      	ldr	r3, [pc, #472]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a75      	ldr	r2, [pc, #468]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 800580c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005810:	6013      	str	r3, [r2, #0]
 8005812:	4b73      	ldr	r3, [pc, #460]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a72      	ldr	r2, [pc, #456]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800581c:	6013      	str	r3, [r2, #0]
 800581e:	e00b      	b.n	8005838 <HAL_RCC_OscConfig+0xcc>
 8005820:	4b6f      	ldr	r3, [pc, #444]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a6e      	ldr	r2, [pc, #440]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005826:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	4b6c      	ldr	r3, [pc, #432]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a6b      	ldr	r2, [pc, #428]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005832:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d013      	beq.n	8005868 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005840:	f7fc fe34 	bl	80024ac <HAL_GetTick>
 8005844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005846:	e008      	b.n	800585a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005848:	f7fc fe30 	bl	80024ac <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	2b64      	cmp	r3, #100	@ 0x64
 8005854:	d901      	bls.n	800585a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e21f      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800585a:	4b61      	ldr	r3, [pc, #388]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005862:	2b00      	cmp	r3, #0
 8005864:	d0f0      	beq.n	8005848 <HAL_RCC_OscConfig+0xdc>
 8005866:	e014      	b.n	8005892 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005868:	f7fc fe20 	bl	80024ac <HAL_GetTick>
 800586c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005870:	f7fc fe1c 	bl	80024ac <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b64      	cmp	r3, #100	@ 0x64
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e20b      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005882:	4b57      	ldr	r3, [pc, #348]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1f0      	bne.n	8005870 <HAL_RCC_OscConfig+0x104>
 800588e:	e000      	b.n	8005892 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d06f      	beq.n	800597e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800589e:	4b50      	ldr	r3, [pc, #320]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f003 030c 	and.w	r3, r3, #12
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d017      	beq.n	80058da <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80058aa:	4b4d      	ldr	r3, [pc, #308]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f003 030c 	and.w	r3, r3, #12
        || \
 80058b2:	2b08      	cmp	r3, #8
 80058b4:	d105      	bne.n	80058c2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80058b6:	4b4a      	ldr	r3, [pc, #296]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00b      	beq.n	80058da <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058c2:	4b47      	ldr	r3, [pc, #284]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80058ca:	2b0c      	cmp	r3, #12
 80058cc:	d11c      	bne.n	8005908 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058ce:	4b44      	ldr	r3, [pc, #272]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d116      	bne.n	8005908 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058da:	4b41      	ldr	r3, [pc, #260]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0302 	and.w	r3, r3, #2
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d005      	beq.n	80058f2 <HAL_RCC_OscConfig+0x186>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d001      	beq.n	80058f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e1d3      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f2:	4b3b      	ldr	r3, [pc, #236]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	00db      	lsls	r3, r3, #3
 8005900:	4937      	ldr	r1, [pc, #220]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005902:	4313      	orrs	r3, r2
 8005904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005906:	e03a      	b.n	800597e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d020      	beq.n	8005952 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005910:	4b34      	ldr	r3, [pc, #208]	@ (80059e4 <HAL_RCC_OscConfig+0x278>)
 8005912:	2201      	movs	r2, #1
 8005914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005916:	f7fc fdc9 	bl	80024ac <HAL_GetTick>
 800591a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800591c:	e008      	b.n	8005930 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800591e:	f7fc fdc5 	bl	80024ac <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b02      	cmp	r3, #2
 800592a:	d901      	bls.n	8005930 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e1b4      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005930:	4b2b      	ldr	r3, [pc, #172]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d0f0      	beq.n	800591e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800593c:	4b28      	ldr	r3, [pc, #160]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	00db      	lsls	r3, r3, #3
 800594a:	4925      	ldr	r1, [pc, #148]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 800594c:	4313      	orrs	r3, r2
 800594e:	600b      	str	r3, [r1, #0]
 8005950:	e015      	b.n	800597e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005952:	4b24      	ldr	r3, [pc, #144]	@ (80059e4 <HAL_RCC_OscConfig+0x278>)
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005958:	f7fc fda8 	bl	80024ac <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800595e:	e008      	b.n	8005972 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005960:	f7fc fda4 	bl	80024ac <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e193      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005972:	4b1b      	ldr	r3, [pc, #108]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1f0      	bne.n	8005960 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0308 	and.w	r3, r3, #8
 8005986:	2b00      	cmp	r3, #0
 8005988:	d036      	beq.n	80059f8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d016      	beq.n	80059c0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005992:	4b15      	ldr	r3, [pc, #84]	@ (80059e8 <HAL_RCC_OscConfig+0x27c>)
 8005994:	2201      	movs	r2, #1
 8005996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005998:	f7fc fd88 	bl	80024ac <HAL_GetTick>
 800599c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800599e:	e008      	b.n	80059b2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059a0:	f7fc fd84 	bl	80024ac <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e173      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059b2:	4b0b      	ldr	r3, [pc, #44]	@ (80059e0 <HAL_RCC_OscConfig+0x274>)
 80059b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0f0      	beq.n	80059a0 <HAL_RCC_OscConfig+0x234>
 80059be:	e01b      	b.n	80059f8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059c0:	4b09      	ldr	r3, [pc, #36]	@ (80059e8 <HAL_RCC_OscConfig+0x27c>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c6:	f7fc fd71 	bl	80024ac <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059cc:	e00e      	b.n	80059ec <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059ce:	f7fc fd6d 	bl	80024ac <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d907      	bls.n	80059ec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e15c      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
 80059e0:	40023800 	.word	0x40023800
 80059e4:	42470000 	.word	0x42470000
 80059e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ec:	4b8a      	ldr	r3, [pc, #552]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 80059ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059f0:	f003 0302 	and.w	r3, r3, #2
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1ea      	bne.n	80059ce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0304 	and.w	r3, r3, #4
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f000 8097 	beq.w	8005b34 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a06:	2300      	movs	r3, #0
 8005a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a0a:	4b83      	ldr	r3, [pc, #524]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d10f      	bne.n	8005a36 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a16:	2300      	movs	r3, #0
 8005a18:	60bb      	str	r3, [r7, #8]
 8005a1a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1e:	4a7e      	ldr	r2, [pc, #504]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a26:	4b7c      	ldr	r3, [pc, #496]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a2e:	60bb      	str	r3, [r7, #8]
 8005a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a32:	2301      	movs	r3, #1
 8005a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a36:	4b79      	ldr	r3, [pc, #484]	@ (8005c1c <HAL_RCC_OscConfig+0x4b0>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d118      	bne.n	8005a74 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a42:	4b76      	ldr	r3, [pc, #472]	@ (8005c1c <HAL_RCC_OscConfig+0x4b0>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a75      	ldr	r2, [pc, #468]	@ (8005c1c <HAL_RCC_OscConfig+0x4b0>)
 8005a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a4e:	f7fc fd2d 	bl	80024ac <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a56:	f7fc fd29 	bl	80024ac <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e118      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a68:	4b6c      	ldr	r3, [pc, #432]	@ (8005c1c <HAL_RCC_OscConfig+0x4b0>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d0f0      	beq.n	8005a56 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d106      	bne.n	8005a8a <HAL_RCC_OscConfig+0x31e>
 8005a7c:	4b66      	ldr	r3, [pc, #408]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a80:	4a65      	ldr	r2, [pc, #404]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005a82:	f043 0301 	orr.w	r3, r3, #1
 8005a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a88:	e01c      	b.n	8005ac4 <HAL_RCC_OscConfig+0x358>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	2b05      	cmp	r3, #5
 8005a90:	d10c      	bne.n	8005aac <HAL_RCC_OscConfig+0x340>
 8005a92:	4b61      	ldr	r3, [pc, #388]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a96:	4a60      	ldr	r2, [pc, #384]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005a98:	f043 0304 	orr.w	r3, r3, #4
 8005a9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a9e:	4b5e      	ldr	r3, [pc, #376]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa2:	4a5d      	ldr	r2, [pc, #372]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005aa4:	f043 0301 	orr.w	r3, r3, #1
 8005aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aaa:	e00b      	b.n	8005ac4 <HAL_RCC_OscConfig+0x358>
 8005aac:	4b5a      	ldr	r3, [pc, #360]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab0:	4a59      	ldr	r2, [pc, #356]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005ab2:	f023 0301 	bic.w	r3, r3, #1
 8005ab6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ab8:	4b57      	ldr	r3, [pc, #348]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005abc:	4a56      	ldr	r2, [pc, #344]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005abe:	f023 0304 	bic.w	r3, r3, #4
 8005ac2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d015      	beq.n	8005af8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005acc:	f7fc fcee 	bl	80024ac <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ad2:	e00a      	b.n	8005aea <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad4:	f7fc fcea 	bl	80024ac <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e0d7      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aea:	4b4b      	ldr	r3, [pc, #300]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0ee      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x368>
 8005af6:	e014      	b.n	8005b22 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af8:	f7fc fcd8 	bl	80024ac <HAL_GetTick>
 8005afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005afe:	e00a      	b.n	8005b16 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b00:	f7fc fcd4 	bl	80024ac <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e0c1      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b16:	4b40      	ldr	r3, [pc, #256]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b1a:	f003 0302 	and.w	r3, r3, #2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1ee      	bne.n	8005b00 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b22:	7dfb      	ldrb	r3, [r7, #23]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d105      	bne.n	8005b34 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b28:	4b3b      	ldr	r3, [pc, #236]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2c:	4a3a      	ldr	r2, [pc, #232]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 80ad 	beq.w	8005c98 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b3e:	4b36      	ldr	r3, [pc, #216]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f003 030c 	and.w	r3, r3, #12
 8005b46:	2b08      	cmp	r3, #8
 8005b48:	d060      	beq.n	8005c0c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d145      	bne.n	8005bde <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b52:	4b33      	ldr	r3, [pc, #204]	@ (8005c20 <HAL_RCC_OscConfig+0x4b4>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b58:	f7fc fca8 	bl	80024ac <HAL_GetTick>
 8005b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b5e:	e008      	b.n	8005b72 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b60:	f7fc fca4 	bl	80024ac <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e093      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b72:	4b29      	ldr	r3, [pc, #164]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1f0      	bne.n	8005b60 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	69da      	ldr	r2, [r3, #28]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	431a      	orrs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8c:	019b      	lsls	r3, r3, #6
 8005b8e:	431a      	orrs	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b94:	085b      	lsrs	r3, r3, #1
 8005b96:	3b01      	subs	r3, #1
 8005b98:	041b      	lsls	r3, r3, #16
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba0:	061b      	lsls	r3, r3, #24
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba8:	071b      	lsls	r3, r3, #28
 8005baa:	491b      	ldr	r1, [pc, #108]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8005c20 <HAL_RCC_OscConfig+0x4b4>)
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bb6:	f7fc fc79 	bl	80024ac <HAL_GetTick>
 8005bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bbc:	e008      	b.n	8005bd0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bbe:	f7fc fc75 	bl	80024ac <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d901      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e064      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bd0:	4b11      	ldr	r3, [pc, #68]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d0f0      	beq.n	8005bbe <HAL_RCC_OscConfig+0x452>
 8005bdc:	e05c      	b.n	8005c98 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bde:	4b10      	ldr	r3, [pc, #64]	@ (8005c20 <HAL_RCC_OscConfig+0x4b4>)
 8005be0:	2200      	movs	r2, #0
 8005be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be4:	f7fc fc62 	bl	80024ac <HAL_GetTick>
 8005be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bea:	e008      	b.n	8005bfe <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bec:	f7fc fc5e 	bl	80024ac <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e04d      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bfe:	4b06      	ldr	r3, [pc, #24]	@ (8005c18 <HAL_RCC_OscConfig+0x4ac>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1f0      	bne.n	8005bec <HAL_RCC_OscConfig+0x480>
 8005c0a:	e045      	b.n	8005c98 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	699b      	ldr	r3, [r3, #24]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d107      	bne.n	8005c24 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e040      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
 8005c18:	40023800 	.word	0x40023800
 8005c1c:	40007000 	.word	0x40007000
 8005c20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c24:	4b1f      	ldr	r3, [pc, #124]	@ (8005ca4 <HAL_RCC_OscConfig+0x538>)
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d030      	beq.n	8005c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d129      	bne.n	8005c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d122      	bne.n	8005c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005c54:	4013      	ands	r3, r2
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d119      	bne.n	8005c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6a:	085b      	lsrs	r3, r3, #1
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d10f      	bne.n	8005c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d107      	bne.n	8005c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d001      	beq.n	8005c98 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e000      	b.n	8005c9a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3718      	adds	r7, #24
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	40023800 	.word	0x40023800

08005ca8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d101      	bne.n	8005cba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e041      	b.n	8005d3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d106      	bne.n	8005cd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f839 	bl	8005d46 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4610      	mov	r0, r2
 8005ce8:	f000 fbc2 	bl	8006470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr
	...

08005d5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d001      	beq.n	8005d74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e04e      	b.n	8005e12 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0201 	orr.w	r2, r2, #1
 8005d8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a23      	ldr	r2, [pc, #140]	@ (8005e20 <HAL_TIM_Base_Start_IT+0xc4>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d022      	beq.n	8005ddc <HAL_TIM_Base_Start_IT+0x80>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d9e:	d01d      	beq.n	8005ddc <HAL_TIM_Base_Start_IT+0x80>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a1f      	ldr	r2, [pc, #124]	@ (8005e24 <HAL_TIM_Base_Start_IT+0xc8>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d018      	beq.n	8005ddc <HAL_TIM_Base_Start_IT+0x80>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a1e      	ldr	r2, [pc, #120]	@ (8005e28 <HAL_TIM_Base_Start_IT+0xcc>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d013      	beq.n	8005ddc <HAL_TIM_Base_Start_IT+0x80>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a1c      	ldr	r2, [pc, #112]	@ (8005e2c <HAL_TIM_Base_Start_IT+0xd0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d00e      	beq.n	8005ddc <HAL_TIM_Base_Start_IT+0x80>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a1b      	ldr	r2, [pc, #108]	@ (8005e30 <HAL_TIM_Base_Start_IT+0xd4>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d009      	beq.n	8005ddc <HAL_TIM_Base_Start_IT+0x80>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a19      	ldr	r2, [pc, #100]	@ (8005e34 <HAL_TIM_Base_Start_IT+0xd8>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d004      	beq.n	8005ddc <HAL_TIM_Base_Start_IT+0x80>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a18      	ldr	r2, [pc, #96]	@ (8005e38 <HAL_TIM_Base_Start_IT+0xdc>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d111      	bne.n	8005e00 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	f003 0307 	and.w	r3, r3, #7
 8005de6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2b06      	cmp	r3, #6
 8005dec:	d010      	beq.n	8005e10 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f042 0201 	orr.w	r2, r2, #1
 8005dfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dfe:	e007      	b.n	8005e10 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f042 0201 	orr.w	r2, r2, #1
 8005e0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	40010000 	.word	0x40010000
 8005e24:	40000400 	.word	0x40000400
 8005e28:	40000800 	.word	0x40000800
 8005e2c:	40000c00 	.word	0x40000c00
 8005e30:	40010400 	.word	0x40010400
 8005e34:	40014000 	.word	0x40014000
 8005e38:	40001800 	.word	0x40001800

08005e3c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d101      	bne.n	8005e4e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e041      	b.n	8005ed2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d106      	bne.n	8005e68 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f7fc f86c 	bl	8001f40 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	3304      	adds	r3, #4
 8005e78:	4619      	mov	r1, r3
 8005e7a:	4610      	mov	r0, r2
 8005e7c:	f000 faf8 	bl	8006470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
	...

08005edc <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d104      	bne.n	8005ef6 <HAL_TIM_IC_Start+0x1a>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	e013      	b.n	8005f1e <HAL_TIM_IC_Start+0x42>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b04      	cmp	r3, #4
 8005efa:	d104      	bne.n	8005f06 <HAL_TIM_IC_Start+0x2a>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	e00b      	b.n	8005f1e <HAL_TIM_IC_Start+0x42>
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b08      	cmp	r3, #8
 8005f0a:	d104      	bne.n	8005f16 <HAL_TIM_IC_Start+0x3a>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	e003      	b.n	8005f1e <HAL_TIM_IC_Start+0x42>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d104      	bne.n	8005f30 <HAL_TIM_IC_Start+0x54>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	e013      	b.n	8005f58 <HAL_TIM_IC_Start+0x7c>
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d104      	bne.n	8005f40 <HAL_TIM_IC_Start+0x64>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	e00b      	b.n	8005f58 <HAL_TIM_IC_Start+0x7c>
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	2b08      	cmp	r3, #8
 8005f44:	d104      	bne.n	8005f50 <HAL_TIM_IC_Start+0x74>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	e003      	b.n	8005f58 <HAL_TIM_IC_Start+0x7c>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f5a:	7bfb      	ldrb	r3, [r7, #15]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d102      	bne.n	8005f66 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f60:	7bbb      	ldrb	r3, [r7, #14]
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d001      	beq.n	8005f6a <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e081      	b.n	800606e <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d104      	bne.n	8005f7a <HAL_TIM_IC_Start+0x9e>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2202      	movs	r2, #2
 8005f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f78:	e013      	b.n	8005fa2 <HAL_TIM_IC_Start+0xc6>
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	2b04      	cmp	r3, #4
 8005f7e:	d104      	bne.n	8005f8a <HAL_TIM_IC_Start+0xae>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2202      	movs	r2, #2
 8005f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f88:	e00b      	b.n	8005fa2 <HAL_TIM_IC_Start+0xc6>
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	2b08      	cmp	r3, #8
 8005f8e:	d104      	bne.n	8005f9a <HAL_TIM_IC_Start+0xbe>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f98:	e003      	b.n	8005fa2 <HAL_TIM_IC_Start+0xc6>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d104      	bne.n	8005fb2 <HAL_TIM_IC_Start+0xd6>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2202      	movs	r2, #2
 8005fac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fb0:	e013      	b.n	8005fda <HAL_TIM_IC_Start+0xfe>
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	2b04      	cmp	r3, #4
 8005fb6:	d104      	bne.n	8005fc2 <HAL_TIM_IC_Start+0xe6>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2202      	movs	r2, #2
 8005fbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005fc0:	e00b      	b.n	8005fda <HAL_TIM_IC_Start+0xfe>
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	2b08      	cmp	r3, #8
 8005fc6:	d104      	bne.n	8005fd2 <HAL_TIM_IC_Start+0xf6>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fd0:	e003      	b.n	8005fda <HAL_TIM_IC_Start+0xfe>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2202      	movs	r2, #2
 8005fd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	6839      	ldr	r1, [r7, #0]
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f000 fc14 	bl	8006810 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a22      	ldr	r2, [pc, #136]	@ (8006078 <HAL_TIM_IC_Start+0x19c>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d022      	beq.n	8006038 <HAL_TIM_IC_Start+0x15c>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ffa:	d01d      	beq.n	8006038 <HAL_TIM_IC_Start+0x15c>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a1e      	ldr	r2, [pc, #120]	@ (800607c <HAL_TIM_IC_Start+0x1a0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d018      	beq.n	8006038 <HAL_TIM_IC_Start+0x15c>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a1d      	ldr	r2, [pc, #116]	@ (8006080 <HAL_TIM_IC_Start+0x1a4>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d013      	beq.n	8006038 <HAL_TIM_IC_Start+0x15c>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a1b      	ldr	r2, [pc, #108]	@ (8006084 <HAL_TIM_IC_Start+0x1a8>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d00e      	beq.n	8006038 <HAL_TIM_IC_Start+0x15c>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a1a      	ldr	r2, [pc, #104]	@ (8006088 <HAL_TIM_IC_Start+0x1ac>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d009      	beq.n	8006038 <HAL_TIM_IC_Start+0x15c>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a18      	ldr	r2, [pc, #96]	@ (800608c <HAL_TIM_IC_Start+0x1b0>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d004      	beq.n	8006038 <HAL_TIM_IC_Start+0x15c>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a17      	ldr	r2, [pc, #92]	@ (8006090 <HAL_TIM_IC_Start+0x1b4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d111      	bne.n	800605c <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f003 0307 	and.w	r3, r3, #7
 8006042:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	2b06      	cmp	r3, #6
 8006048:	d010      	beq.n	800606c <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f042 0201 	orr.w	r2, r2, #1
 8006058:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800605a:	e007      	b.n	800606c <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f042 0201 	orr.w	r2, r2, #1
 800606a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	40010000 	.word	0x40010000
 800607c:	40000400 	.word	0x40000400
 8006080:	40000800 	.word	0x40000800
 8006084:	40000c00 	.word	0x40000c00
 8006088:	40010400 	.word	0x40010400
 800608c:	40014000 	.word	0x40014000
 8006090:	40001800 	.word	0x40001800

08006094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	f003 0302 	and.w	r3, r3, #2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d020      	beq.n	80060f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f003 0302 	and.w	r3, r3, #2
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d01b      	beq.n	80060f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f06f 0202 	mvn.w	r2, #2
 80060c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2201      	movs	r2, #1
 80060ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	f003 0303 	and.w	r3, r3, #3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d003      	beq.n	80060e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7fb f8da 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 80060e4:	e005      	b.n	80060f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f9a4 	bl	8006434 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f000 f9ab 	bl	8006448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	f003 0304 	and.w	r3, r3, #4
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d020      	beq.n	8006144 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f003 0304 	and.w	r3, r3, #4
 8006108:	2b00      	cmp	r3, #0
 800610a:	d01b      	beq.n	8006144 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f06f 0204 	mvn.w	r2, #4
 8006114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2202      	movs	r2, #2
 800611a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006126:	2b00      	cmp	r3, #0
 8006128:	d003      	beq.n	8006132 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f7fb f8b4 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 8006130:	e005      	b.n	800613e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 f97e 	bl	8006434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f985 	bl	8006448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f003 0308 	and.w	r3, r3, #8
 800614a:	2b00      	cmp	r3, #0
 800614c:	d020      	beq.n	8006190 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f003 0308 	and.w	r3, r3, #8
 8006154:	2b00      	cmp	r3, #0
 8006156:	d01b      	beq.n	8006190 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f06f 0208 	mvn.w	r2, #8
 8006160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2204      	movs	r2, #4
 8006166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	f003 0303 	and.w	r3, r3, #3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fb f88e 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 800617c:	e005      	b.n	800618a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f958 	bl	8006434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f95f 	bl	8006448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	f003 0310 	and.w	r3, r3, #16
 8006196:	2b00      	cmp	r3, #0
 8006198:	d020      	beq.n	80061dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f003 0310 	and.w	r3, r3, #16
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d01b      	beq.n	80061dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f06f 0210 	mvn.w	r2, #16
 80061ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2208      	movs	r2, #8
 80061b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	69db      	ldr	r3, [r3, #28]
 80061ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7fb f868 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 80061c8:	e005      	b.n	80061d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f932 	bl	8006434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 f939 	bl	8006448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00c      	beq.n	8006200 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f003 0301 	and.w	r3, r3, #1
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d007      	beq.n	8006200 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f06f 0201 	mvn.w	r2, #1
 80061f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f7fb fd80 	bl	8001d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00c      	beq.n	8006224 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006210:	2b00      	cmp	r3, #0
 8006212:	d007      	beq.n	8006224 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800621c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 fba2 	bl	8006968 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00c      	beq.n	8006248 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006234:	2b00      	cmp	r3, #0
 8006236:	d007      	beq.n	8006248 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f90a 	bl	800645c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f003 0320 	and.w	r3, r3, #32
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00c      	beq.n	800626c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f003 0320 	and.w	r3, r3, #32
 8006258:	2b00      	cmp	r3, #0
 800625a:	d007      	beq.n	800626c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f06f 0220 	mvn.w	r2, #32
 8006264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f000 fb74 	bl	8006954 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800626c:	bf00      	nop
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	60f8      	str	r0, [r7, #12]
 800627c:	60b9      	str	r1, [r7, #8]
 800627e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006280:	2300      	movs	r3, #0
 8006282:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800628a:	2b01      	cmp	r3, #1
 800628c:	d101      	bne.n	8006292 <HAL_TIM_IC_ConfigChannel+0x1e>
 800628e:	2302      	movs	r3, #2
 8006290:	e088      	b.n	80063a4 <HAL_TIM_IC_ConfigChannel+0x130>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d11b      	bne.n	80062d8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80062b0:	f000 f984 	bl	80065bc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	699a      	ldr	r2, [r3, #24]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 020c 	bic.w	r2, r2, #12
 80062c2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6999      	ldr	r1, [r3, #24]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	689a      	ldr	r2, [r3, #8]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	619a      	str	r2, [r3, #24]
 80062d6:	e060      	b.n	800639a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b04      	cmp	r3, #4
 80062dc:	d11c      	bne.n	8006318 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80062ee:	f000 f9d9 	bl	80066a4 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	699a      	ldr	r2, [r3, #24]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006300:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6999      	ldr	r1, [r3, #24]
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	021a      	lsls	r2, r3, #8
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	430a      	orrs	r2, r1
 8006314:	619a      	str	r2, [r3, #24]
 8006316:	e040      	b.n	800639a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2b08      	cmp	r3, #8
 800631c:	d11b      	bne.n	8006356 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800632e:	f000 f9f6 	bl	800671e <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	69da      	ldr	r2, [r3, #28]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f022 020c 	bic.w	r2, r2, #12
 8006340:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	69d9      	ldr	r1, [r3, #28]
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	689a      	ldr	r2, [r3, #8]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	430a      	orrs	r2, r1
 8006352:	61da      	str	r2, [r3, #28]
 8006354:	e021      	b.n	800639a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2b0c      	cmp	r3, #12
 800635a:	d11c      	bne.n	8006396 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800636c:	f000 fa13 	bl	8006796 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	69da      	ldr	r2, [r3, #28]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800637e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	69d9      	ldr	r1, [r3, #28]
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	021a      	lsls	r2, r3, #8
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	430a      	orrs	r2, r1
 8006392:	61da      	str	r2, [r3, #28]
 8006394:	e001      	b.n	800639a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80063a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80063b6:	2300      	movs	r3, #0
 80063b8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b0c      	cmp	r3, #12
 80063be:	d831      	bhi.n	8006424 <HAL_TIM_ReadCapturedValue+0x78>
 80063c0:	a201      	add	r2, pc, #4	@ (adr r2, 80063c8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80063c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c6:	bf00      	nop
 80063c8:	080063fd 	.word	0x080063fd
 80063cc:	08006425 	.word	0x08006425
 80063d0:	08006425 	.word	0x08006425
 80063d4:	08006425 	.word	0x08006425
 80063d8:	08006407 	.word	0x08006407
 80063dc:	08006425 	.word	0x08006425
 80063e0:	08006425 	.word	0x08006425
 80063e4:	08006425 	.word	0x08006425
 80063e8:	08006411 	.word	0x08006411
 80063ec:	08006425 	.word	0x08006425
 80063f0:	08006425 	.word	0x08006425
 80063f4:	08006425 	.word	0x08006425
 80063f8:	0800641b 	.word	0x0800641b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006402:	60fb      	str	r3, [r7, #12]

      break;
 8006404:	e00f      	b.n	8006426 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800640c:	60fb      	str	r3, [r7, #12]

      break;
 800640e:	e00a      	b.n	8006426 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006416:	60fb      	str	r3, [r7, #12]

      break;
 8006418:	e005      	b.n	8006426 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006420:	60fb      	str	r3, [r7, #12]

      break;
 8006422:	e000      	b.n	8006426 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006424:	bf00      	nop
  }

  return tmpreg;
 8006426:	68fb      	ldr	r3, [r7, #12]
}
 8006428:	4618      	mov	r0, r3
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006470:	b480      	push	{r7}
 8006472:	b085      	sub	sp, #20
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	4a43      	ldr	r2, [pc, #268]	@ (8006590 <TIM_Base_SetConfig+0x120>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d013      	beq.n	80064b0 <TIM_Base_SetConfig+0x40>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800648e:	d00f      	beq.n	80064b0 <TIM_Base_SetConfig+0x40>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a40      	ldr	r2, [pc, #256]	@ (8006594 <TIM_Base_SetConfig+0x124>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d00b      	beq.n	80064b0 <TIM_Base_SetConfig+0x40>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a3f      	ldr	r2, [pc, #252]	@ (8006598 <TIM_Base_SetConfig+0x128>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d007      	beq.n	80064b0 <TIM_Base_SetConfig+0x40>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a3e      	ldr	r2, [pc, #248]	@ (800659c <TIM_Base_SetConfig+0x12c>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d003      	beq.n	80064b0 <TIM_Base_SetConfig+0x40>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a3d      	ldr	r2, [pc, #244]	@ (80065a0 <TIM_Base_SetConfig+0x130>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d108      	bne.n	80064c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a32      	ldr	r2, [pc, #200]	@ (8006590 <TIM_Base_SetConfig+0x120>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d02b      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064d0:	d027      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a2f      	ldr	r2, [pc, #188]	@ (8006594 <TIM_Base_SetConfig+0x124>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d023      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a2e      	ldr	r2, [pc, #184]	@ (8006598 <TIM_Base_SetConfig+0x128>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d01f      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a2d      	ldr	r2, [pc, #180]	@ (800659c <TIM_Base_SetConfig+0x12c>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d01b      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a2c      	ldr	r2, [pc, #176]	@ (80065a0 <TIM_Base_SetConfig+0x130>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d017      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a2b      	ldr	r2, [pc, #172]	@ (80065a4 <TIM_Base_SetConfig+0x134>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d013      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a2a      	ldr	r2, [pc, #168]	@ (80065a8 <TIM_Base_SetConfig+0x138>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d00f      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a29      	ldr	r2, [pc, #164]	@ (80065ac <TIM_Base_SetConfig+0x13c>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d00b      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a28      	ldr	r2, [pc, #160]	@ (80065b0 <TIM_Base_SetConfig+0x140>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d007      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a27      	ldr	r2, [pc, #156]	@ (80065b4 <TIM_Base_SetConfig+0x144>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d003      	beq.n	8006522 <TIM_Base_SetConfig+0xb2>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a26      	ldr	r2, [pc, #152]	@ (80065b8 <TIM_Base_SetConfig+0x148>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d108      	bne.n	8006534 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006528:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	4313      	orrs	r3, r2
 8006532:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	695b      	ldr	r3, [r3, #20]
 800653e:	4313      	orrs	r3, r2
 8006540:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	689a      	ldr	r2, [r3, #8]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a0e      	ldr	r2, [pc, #56]	@ (8006590 <TIM_Base_SetConfig+0x120>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d003      	beq.n	8006562 <TIM_Base_SetConfig+0xf2>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a10      	ldr	r2, [pc, #64]	@ (80065a0 <TIM_Base_SetConfig+0x130>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d103      	bne.n	800656a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	691a      	ldr	r2, [r3, #16]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f043 0204 	orr.w	r2, r3, #4
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2201      	movs	r2, #1
 800657a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	601a      	str	r2, [r3, #0]
}
 8006582:	bf00      	nop
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	40010000 	.word	0x40010000
 8006594:	40000400 	.word	0x40000400
 8006598:	40000800 	.word	0x40000800
 800659c:	40000c00 	.word	0x40000c00
 80065a0:	40010400 	.word	0x40010400
 80065a4:	40014000 	.word	0x40014000
 80065a8:	40014400 	.word	0x40014400
 80065ac:	40014800 	.word	0x40014800
 80065b0:	40001800 	.word	0x40001800
 80065b4:	40001c00 	.word	0x40001c00
 80065b8:	40002000 	.word	0x40002000

080065bc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80065bc:	b480      	push	{r7}
 80065be:	b087      	sub	sp, #28
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
 80065c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6a1b      	ldr	r3, [r3, #32]
 80065d4:	f023 0201 	bic.w	r2, r3, #1
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4a28      	ldr	r2, [pc, #160]	@ (8006688 <TIM_TI1_SetConfig+0xcc>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d01b      	beq.n	8006622 <TIM_TI1_SetConfig+0x66>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f0:	d017      	beq.n	8006622 <TIM_TI1_SetConfig+0x66>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	4a25      	ldr	r2, [pc, #148]	@ (800668c <TIM_TI1_SetConfig+0xd0>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d013      	beq.n	8006622 <TIM_TI1_SetConfig+0x66>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	4a24      	ldr	r2, [pc, #144]	@ (8006690 <TIM_TI1_SetConfig+0xd4>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d00f      	beq.n	8006622 <TIM_TI1_SetConfig+0x66>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	4a23      	ldr	r2, [pc, #140]	@ (8006694 <TIM_TI1_SetConfig+0xd8>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d00b      	beq.n	8006622 <TIM_TI1_SetConfig+0x66>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	4a22      	ldr	r2, [pc, #136]	@ (8006698 <TIM_TI1_SetConfig+0xdc>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d007      	beq.n	8006622 <TIM_TI1_SetConfig+0x66>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	4a21      	ldr	r2, [pc, #132]	@ (800669c <TIM_TI1_SetConfig+0xe0>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d003      	beq.n	8006622 <TIM_TI1_SetConfig+0x66>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	4a20      	ldr	r2, [pc, #128]	@ (80066a0 <TIM_TI1_SetConfig+0xe4>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d101      	bne.n	8006626 <TIM_TI1_SetConfig+0x6a>
 8006622:	2301      	movs	r3, #1
 8006624:	e000      	b.n	8006628 <TIM_TI1_SetConfig+0x6c>
 8006626:	2300      	movs	r3, #0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d008      	beq.n	800663e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	f023 0303 	bic.w	r3, r3, #3
 8006632:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4313      	orrs	r3, r2
 800663a:	617b      	str	r3, [r7, #20]
 800663c:	e003      	b.n	8006646 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	f043 0301 	orr.w	r3, r3, #1
 8006644:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800664c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	011b      	lsls	r3, r3, #4
 8006652:	b2db      	uxtb	r3, r3
 8006654:	697a      	ldr	r2, [r7, #20]
 8006656:	4313      	orrs	r3, r2
 8006658:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	f023 030a 	bic.w	r3, r3, #10
 8006660:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	f003 030a 	and.w	r3, r3, #10
 8006668:	693a      	ldr	r2, [r7, #16]
 800666a:	4313      	orrs	r3, r2
 800666c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	693a      	ldr	r2, [r7, #16]
 8006678:	621a      	str	r2, [r3, #32]
}
 800667a:	bf00      	nop
 800667c:	371c      	adds	r7, #28
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr
 8006686:	bf00      	nop
 8006688:	40010000 	.word	0x40010000
 800668c:	40000400 	.word	0x40000400
 8006690:	40000800 	.word	0x40000800
 8006694:	40000c00 	.word	0x40000c00
 8006698:	40010400 	.word	0x40010400
 800669c:	40014000 	.word	0x40014000
 80066a0:	40001800 	.word	0x40001800

080066a4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
 80066b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6a1b      	ldr	r3, [r3, #32]
 80066b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6a1b      	ldr	r3, [r3, #32]
 80066bc:	f023 0210 	bic.w	r2, r3, #16
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	021b      	lsls	r3, r3, #8
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	4313      	orrs	r3, r2
 80066da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80066e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	031b      	lsls	r3, r3, #12
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	693a      	ldr	r2, [r7, #16]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066f6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	011b      	lsls	r3, r3, #4
 80066fc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006700:	697a      	ldr	r2, [r7, #20]
 8006702:	4313      	orrs	r3, r2
 8006704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	621a      	str	r2, [r3, #32]
}
 8006712:	bf00      	nop
 8006714:	371c      	adds	r7, #28
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr

0800671e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800671e:	b480      	push	{r7}
 8006720:	b087      	sub	sp, #28
 8006722:	af00      	add	r7, sp, #0
 8006724:	60f8      	str	r0, [r7, #12]
 8006726:	60b9      	str	r1, [r7, #8]
 8006728:	607a      	str	r2, [r7, #4]
 800672a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a1b      	ldr	r3, [r3, #32]
 8006730:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	f023 0303 	bic.w	r3, r3, #3
 800674a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4313      	orrs	r3, r2
 8006752:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800675a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	011b      	lsls	r3, r3, #4
 8006760:	b2db      	uxtb	r3, r3
 8006762:	693a      	ldr	r2, [r7, #16]
 8006764:	4313      	orrs	r3, r2
 8006766:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800676e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	021b      	lsls	r3, r3, #8
 8006774:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006778:	697a      	ldr	r2, [r7, #20]
 800677a:	4313      	orrs	r3, r2
 800677c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	621a      	str	r2, [r3, #32]
}
 800678a:	bf00      	nop
 800678c:	371c      	adds	r7, #28
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006796:	b480      	push	{r7}
 8006798:	b087      	sub	sp, #28
 800679a:	af00      	add	r7, sp, #0
 800679c:	60f8      	str	r0, [r7, #12]
 800679e:	60b9      	str	r1, [r7, #8]
 80067a0:	607a      	str	r2, [r7, #4]
 80067a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	69db      	ldr	r3, [r3, #28]
 80067ba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067c2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	021b      	lsls	r3, r3, #8
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067d4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	031b      	lsls	r3, r3, #12
 80067da:	b29b      	uxth	r3, r3
 80067dc:	693a      	ldr	r2, [r7, #16]
 80067de:	4313      	orrs	r3, r2
 80067e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80067e8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	031b      	lsls	r3, r3, #12
 80067ee:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	693a      	ldr	r2, [r7, #16]
 80067fc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	621a      	str	r2, [r3, #32]
}
 8006804:	bf00      	nop
 8006806:	371c      	adds	r7, #28
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006810:	b480      	push	{r7}
 8006812:	b087      	sub	sp, #28
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	f003 031f 	and.w	r3, r3, #31
 8006822:	2201      	movs	r2, #1
 8006824:	fa02 f303 	lsl.w	r3, r2, r3
 8006828:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6a1a      	ldr	r2, [r3, #32]
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	43db      	mvns	r3, r3
 8006832:	401a      	ands	r2, r3
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	6a1a      	ldr	r2, [r3, #32]
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	f003 031f 	and.w	r3, r3, #31
 8006842:	6879      	ldr	r1, [r7, #4]
 8006844:	fa01 f303 	lsl.w	r3, r1, r3
 8006848:	431a      	orrs	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	621a      	str	r2, [r3, #32]
}
 800684e:	bf00      	nop
 8006850:	371c      	adds	r7, #28
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
	...

0800685c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800686c:	2b01      	cmp	r3, #1
 800686e:	d101      	bne.n	8006874 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006870:	2302      	movs	r3, #2
 8006872:	e05a      	b.n	800692a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2202      	movs	r2, #2
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800689a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a21      	ldr	r2, [pc, #132]	@ (8006938 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d022      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068c0:	d01d      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a1d      	ldr	r2, [pc, #116]	@ (800693c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d018      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006940 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d013      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a1a      	ldr	r2, [pc, #104]	@ (8006944 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d00e      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a18      	ldr	r2, [pc, #96]	@ (8006948 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d009      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a17      	ldr	r2, [pc, #92]	@ (800694c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d004      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a15      	ldr	r2, [pc, #84]	@ (8006950 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d10c      	bne.n	8006918 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006904:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	4313      	orrs	r3, r2
 800690e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	3714      	adds	r7, #20
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	40010000 	.word	0x40010000
 800693c:	40000400 	.word	0x40000400
 8006940:	40000800 	.word	0x40000800
 8006944:	40000c00 	.word	0x40000c00
 8006948:	40010400 	.word	0x40010400
 800694c:	40014000 	.word	0x40014000
 8006950:	40001800 	.word	0x40001800

08006954 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d101      	bne.n	800698e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e042      	b.n	8006a14 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006994:	b2db      	uxtb	r3, r3
 8006996:	2b00      	cmp	r3, #0
 8006998:	d106      	bne.n	80069a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f7fb fb1a 	bl	8001fdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2224      	movs	r2, #36	@ 0x24
 80069ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68da      	ldr	r2, [r3, #12]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 f973 	bl	8006cac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	691a      	ldr	r2, [r3, #16]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	695a      	ldr	r2, [r3, #20]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68da      	ldr	r2, [r3, #12]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2220      	movs	r2, #32
 8006a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2220      	movs	r2, #32
 8006a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a12:	2300      	movs	r3, #0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3708      	adds	r7, #8
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b08a      	sub	sp, #40	@ 0x28
 8006a20:	af02      	add	r7, sp, #8
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	603b      	str	r3, [r7, #0]
 8006a28:	4613      	mov	r3, r2
 8006a2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b20      	cmp	r3, #32
 8006a3a:	d175      	bne.n	8006b28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d002      	beq.n	8006a48 <HAL_UART_Transmit+0x2c>
 8006a42:	88fb      	ldrh	r3, [r7, #6]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d101      	bne.n	8006a4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e06e      	b.n	8006b2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2221      	movs	r2, #33	@ 0x21
 8006a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a5a:	f7fb fd27 	bl	80024ac <HAL_GetTick>
 8006a5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	88fa      	ldrh	r2, [r7, #6]
 8006a64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	88fa      	ldrh	r2, [r7, #6]
 8006a6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a74:	d108      	bne.n	8006a88 <HAL_UART_Transmit+0x6c>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d104      	bne.n	8006a88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	61bb      	str	r3, [r7, #24]
 8006a86:	e003      	b.n	8006a90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a90:	e02e      	b.n	8006af0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	2180      	movs	r1, #128	@ 0x80
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f000 f848 	bl	8006b32 <UART_WaitOnFlagUntilTimeout>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d005      	beq.n	8006ab4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2220      	movs	r2, #32
 8006aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e03a      	b.n	8006b2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10b      	bne.n	8006ad2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	881b      	ldrh	r3, [r3, #0]
 8006abe:	461a      	mov	r2, r3
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ac8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	3302      	adds	r3, #2
 8006ace:	61bb      	str	r3, [r7, #24]
 8006ad0:	e007      	b.n	8006ae2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	781a      	ldrb	r2, [r3, #0]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1cb      	bne.n	8006a92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	9300      	str	r3, [sp, #0]
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	2200      	movs	r2, #0
 8006b02:	2140      	movs	r1, #64	@ 0x40
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f000 f814 	bl	8006b32 <UART_WaitOnFlagUntilTimeout>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d005      	beq.n	8006b1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2220      	movs	r2, #32
 8006b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e006      	b.n	8006b2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006b24:	2300      	movs	r3, #0
 8006b26:	e000      	b.n	8006b2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006b28:	2302      	movs	r3, #2
  }
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3720      	adds	r7, #32
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b32:	b580      	push	{r7, lr}
 8006b34:	b086      	sub	sp, #24
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	60f8      	str	r0, [r7, #12]
 8006b3a:	60b9      	str	r1, [r7, #8]
 8006b3c:	603b      	str	r3, [r7, #0]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b42:	e03b      	b.n	8006bbc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b44:	6a3b      	ldr	r3, [r7, #32]
 8006b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b4a:	d037      	beq.n	8006bbc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b4c:	f7fb fcae 	bl	80024ac <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	6a3a      	ldr	r2, [r7, #32]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d302      	bcc.n	8006b62 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b5c:	6a3b      	ldr	r3, [r7, #32]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d101      	bne.n	8006b66 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e03a      	b.n	8006bdc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f003 0304 	and.w	r3, r3, #4
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d023      	beq.n	8006bbc <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	2b80      	cmp	r3, #128	@ 0x80
 8006b78:	d020      	beq.n	8006bbc <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	2b40      	cmp	r3, #64	@ 0x40
 8006b7e:	d01d      	beq.n	8006bbc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0308 	and.w	r3, r3, #8
 8006b8a:	2b08      	cmp	r3, #8
 8006b8c:	d116      	bne.n	8006bbc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006b8e:	2300      	movs	r3, #0
 8006b90:	617b      	str	r3, [r7, #20]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	617b      	str	r3, [r7, #20]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	617b      	str	r3, [r7, #20]
 8006ba2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f000 f81d 	bl	8006be4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2208      	movs	r2, #8
 8006bae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e00f      	b.n	8006bdc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	bf0c      	ite	eq
 8006bcc:	2301      	moveq	r3, #1
 8006bce:	2300      	movne	r3, #0
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	79fb      	ldrb	r3, [r7, #7]
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d0b4      	beq.n	8006b44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3718      	adds	r7, #24
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b095      	sub	sp, #84	@ 0x54
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	330c      	adds	r3, #12
 8006bf2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bf6:	e853 3f00 	ldrex	r3, [r3]
 8006bfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	330c      	adds	r3, #12
 8006c0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c0c:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c14:	e841 2300 	strex	r3, r2, [r1]
 8006c18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d1e5      	bne.n	8006bec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	3314      	adds	r3, #20
 8006c26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c28:	6a3b      	ldr	r3, [r7, #32]
 8006c2a:	e853 3f00 	ldrex	r3, [r3]
 8006c2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	f023 0301 	bic.w	r3, r3, #1
 8006c36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	3314      	adds	r3, #20
 8006c3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c48:	e841 2300 	strex	r3, r2, [r1]
 8006c4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1e5      	bne.n	8006c20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d119      	bne.n	8006c90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	330c      	adds	r3, #12
 8006c62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	e853 3f00 	ldrex	r3, [r3]
 8006c6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	f023 0310 	bic.w	r3, r3, #16
 8006c72:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	330c      	adds	r3, #12
 8006c7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c7c:	61ba      	str	r2, [r7, #24]
 8006c7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c80:	6979      	ldr	r1, [r7, #20]
 8006c82:	69ba      	ldr	r2, [r7, #24]
 8006c84:	e841 2300 	strex	r3, r2, [r1]
 8006c88:	613b      	str	r3, [r7, #16]
   return(result);
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d1e5      	bne.n	8006c5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006c9e:	bf00      	nop
 8006ca0:	3754      	adds	r7, #84	@ 0x54
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
	...

08006cac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cb0:	b0c0      	sub	sp, #256	@ 0x100
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	691b      	ldr	r3, [r3, #16]
 8006cc0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc8:	68d9      	ldr	r1, [r3, #12]
 8006cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	ea40 0301 	orr.w	r3, r0, r1
 8006cd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cda:	689a      	ldr	r2, [r3, #8]
 8006cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	431a      	orrs	r2, r3
 8006ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ce8:	695b      	ldr	r3, [r3, #20]
 8006cea:	431a      	orrs	r2, r3
 8006cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cf0:	69db      	ldr	r3, [r3, #28]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006d04:	f021 010c 	bic.w	r1, r1, #12
 8006d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006d12:	430b      	orrs	r3, r1
 8006d14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d26:	6999      	ldr	r1, [r3, #24]
 8006d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	ea40 0301 	orr.w	r3, r0, r1
 8006d32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	4b8f      	ldr	r3, [pc, #572]	@ (8006f78 <UART_SetConfig+0x2cc>)
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d005      	beq.n	8006d4c <UART_SetConfig+0xa0>
 8006d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	4b8d      	ldr	r3, [pc, #564]	@ (8006f7c <UART_SetConfig+0x2d0>)
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d104      	bne.n	8006d56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d4c:	f7fe fa98 	bl	8005280 <HAL_RCC_GetPCLK2Freq>
 8006d50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006d54:	e003      	b.n	8006d5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d56:	f7fe fa7f 	bl	8005258 <HAL_RCC_GetPCLK1Freq>
 8006d5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d62:	69db      	ldr	r3, [r3, #28]
 8006d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d68:	f040 810c 	bne.w	8006f84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d70:	2200      	movs	r2, #0
 8006d72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006d7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006d7e:	4622      	mov	r2, r4
 8006d80:	462b      	mov	r3, r5
 8006d82:	1891      	adds	r1, r2, r2
 8006d84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006d86:	415b      	adcs	r3, r3
 8006d88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006d8e:	4621      	mov	r1, r4
 8006d90:	eb12 0801 	adds.w	r8, r2, r1
 8006d94:	4629      	mov	r1, r5
 8006d96:	eb43 0901 	adc.w	r9, r3, r1
 8006d9a:	f04f 0200 	mov.w	r2, #0
 8006d9e:	f04f 0300 	mov.w	r3, #0
 8006da2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006da6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006daa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006dae:	4690      	mov	r8, r2
 8006db0:	4699      	mov	r9, r3
 8006db2:	4623      	mov	r3, r4
 8006db4:	eb18 0303 	adds.w	r3, r8, r3
 8006db8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006dbc:	462b      	mov	r3, r5
 8006dbe:	eb49 0303 	adc.w	r3, r9, r3
 8006dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006dd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006dd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006dda:	460b      	mov	r3, r1
 8006ddc:	18db      	adds	r3, r3, r3
 8006dde:	653b      	str	r3, [r7, #80]	@ 0x50
 8006de0:	4613      	mov	r3, r2
 8006de2:	eb42 0303 	adc.w	r3, r2, r3
 8006de6:	657b      	str	r3, [r7, #84]	@ 0x54
 8006de8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006dec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006df0:	f7f9 ff1a 	bl	8000c28 <__aeabi_uldivmod>
 8006df4:	4602      	mov	r2, r0
 8006df6:	460b      	mov	r3, r1
 8006df8:	4b61      	ldr	r3, [pc, #388]	@ (8006f80 <UART_SetConfig+0x2d4>)
 8006dfa:	fba3 2302 	umull	r2, r3, r3, r2
 8006dfe:	095b      	lsrs	r3, r3, #5
 8006e00:	011c      	lsls	r4, r3, #4
 8006e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e06:	2200      	movs	r2, #0
 8006e08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006e10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006e14:	4642      	mov	r2, r8
 8006e16:	464b      	mov	r3, r9
 8006e18:	1891      	adds	r1, r2, r2
 8006e1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006e1c:	415b      	adcs	r3, r3
 8006e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006e24:	4641      	mov	r1, r8
 8006e26:	eb12 0a01 	adds.w	sl, r2, r1
 8006e2a:	4649      	mov	r1, r9
 8006e2c:	eb43 0b01 	adc.w	fp, r3, r1
 8006e30:	f04f 0200 	mov.w	r2, #0
 8006e34:	f04f 0300 	mov.w	r3, #0
 8006e38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e44:	4692      	mov	sl, r2
 8006e46:	469b      	mov	fp, r3
 8006e48:	4643      	mov	r3, r8
 8006e4a:	eb1a 0303 	adds.w	r3, sl, r3
 8006e4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e52:	464b      	mov	r3, r9
 8006e54:	eb4b 0303 	adc.w	r3, fp, r3
 8006e58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006e6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006e70:	460b      	mov	r3, r1
 8006e72:	18db      	adds	r3, r3, r3
 8006e74:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e76:	4613      	mov	r3, r2
 8006e78:	eb42 0303 	adc.w	r3, r2, r3
 8006e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006e82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006e86:	f7f9 fecf 	bl	8000c28 <__aeabi_uldivmod>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	4611      	mov	r1, r2
 8006e90:	4b3b      	ldr	r3, [pc, #236]	@ (8006f80 <UART_SetConfig+0x2d4>)
 8006e92:	fba3 2301 	umull	r2, r3, r3, r1
 8006e96:	095b      	lsrs	r3, r3, #5
 8006e98:	2264      	movs	r2, #100	@ 0x64
 8006e9a:	fb02 f303 	mul.w	r3, r2, r3
 8006e9e:	1acb      	subs	r3, r1, r3
 8006ea0:	00db      	lsls	r3, r3, #3
 8006ea2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006ea6:	4b36      	ldr	r3, [pc, #216]	@ (8006f80 <UART_SetConfig+0x2d4>)
 8006ea8:	fba3 2302 	umull	r2, r3, r3, r2
 8006eac:	095b      	lsrs	r3, r3, #5
 8006eae:	005b      	lsls	r3, r3, #1
 8006eb0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006eb4:	441c      	add	r4, r3
 8006eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ec0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006ec4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006ec8:	4642      	mov	r2, r8
 8006eca:	464b      	mov	r3, r9
 8006ecc:	1891      	adds	r1, r2, r2
 8006ece:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006ed0:	415b      	adcs	r3, r3
 8006ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ed4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006ed8:	4641      	mov	r1, r8
 8006eda:	1851      	adds	r1, r2, r1
 8006edc:	6339      	str	r1, [r7, #48]	@ 0x30
 8006ede:	4649      	mov	r1, r9
 8006ee0:	414b      	adcs	r3, r1
 8006ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ee4:	f04f 0200 	mov.w	r2, #0
 8006ee8:	f04f 0300 	mov.w	r3, #0
 8006eec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ef0:	4659      	mov	r1, fp
 8006ef2:	00cb      	lsls	r3, r1, #3
 8006ef4:	4651      	mov	r1, sl
 8006ef6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006efa:	4651      	mov	r1, sl
 8006efc:	00ca      	lsls	r2, r1, #3
 8006efe:	4610      	mov	r0, r2
 8006f00:	4619      	mov	r1, r3
 8006f02:	4603      	mov	r3, r0
 8006f04:	4642      	mov	r2, r8
 8006f06:	189b      	adds	r3, r3, r2
 8006f08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f0c:	464b      	mov	r3, r9
 8006f0e:	460a      	mov	r2, r1
 8006f10:	eb42 0303 	adc.w	r3, r2, r3
 8006f14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006f28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	18db      	adds	r3, r3, r3
 8006f30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f32:	4613      	mov	r3, r2
 8006f34:	eb42 0303 	adc.w	r3, r2, r3
 8006f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006f3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006f42:	f7f9 fe71 	bl	8000c28 <__aeabi_uldivmod>
 8006f46:	4602      	mov	r2, r0
 8006f48:	460b      	mov	r3, r1
 8006f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f80 <UART_SetConfig+0x2d4>)
 8006f4c:	fba3 1302 	umull	r1, r3, r3, r2
 8006f50:	095b      	lsrs	r3, r3, #5
 8006f52:	2164      	movs	r1, #100	@ 0x64
 8006f54:	fb01 f303 	mul.w	r3, r1, r3
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	00db      	lsls	r3, r3, #3
 8006f5c:	3332      	adds	r3, #50	@ 0x32
 8006f5e:	4a08      	ldr	r2, [pc, #32]	@ (8006f80 <UART_SetConfig+0x2d4>)
 8006f60:	fba2 2303 	umull	r2, r3, r2, r3
 8006f64:	095b      	lsrs	r3, r3, #5
 8006f66:	f003 0207 	and.w	r2, r3, #7
 8006f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4422      	add	r2, r4
 8006f72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f74:	e106      	b.n	8007184 <UART_SetConfig+0x4d8>
 8006f76:	bf00      	nop
 8006f78:	40011000 	.word	0x40011000
 8006f7c:	40011400 	.word	0x40011400
 8006f80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006f92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006f96:	4642      	mov	r2, r8
 8006f98:	464b      	mov	r3, r9
 8006f9a:	1891      	adds	r1, r2, r2
 8006f9c:	6239      	str	r1, [r7, #32]
 8006f9e:	415b      	adcs	r3, r3
 8006fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fa2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006fa6:	4641      	mov	r1, r8
 8006fa8:	1854      	adds	r4, r2, r1
 8006faa:	4649      	mov	r1, r9
 8006fac:	eb43 0501 	adc.w	r5, r3, r1
 8006fb0:	f04f 0200 	mov.w	r2, #0
 8006fb4:	f04f 0300 	mov.w	r3, #0
 8006fb8:	00eb      	lsls	r3, r5, #3
 8006fba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006fbe:	00e2      	lsls	r2, r4, #3
 8006fc0:	4614      	mov	r4, r2
 8006fc2:	461d      	mov	r5, r3
 8006fc4:	4643      	mov	r3, r8
 8006fc6:	18e3      	adds	r3, r4, r3
 8006fc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006fcc:	464b      	mov	r3, r9
 8006fce:	eb45 0303 	adc.w	r3, r5, r3
 8006fd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006fe2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006fe6:	f04f 0200 	mov.w	r2, #0
 8006fea:	f04f 0300 	mov.w	r3, #0
 8006fee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006ff2:	4629      	mov	r1, r5
 8006ff4:	008b      	lsls	r3, r1, #2
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ffc:	4621      	mov	r1, r4
 8006ffe:	008a      	lsls	r2, r1, #2
 8007000:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007004:	f7f9 fe10 	bl	8000c28 <__aeabi_uldivmod>
 8007008:	4602      	mov	r2, r0
 800700a:	460b      	mov	r3, r1
 800700c:	4b60      	ldr	r3, [pc, #384]	@ (8007190 <UART_SetConfig+0x4e4>)
 800700e:	fba3 2302 	umull	r2, r3, r3, r2
 8007012:	095b      	lsrs	r3, r3, #5
 8007014:	011c      	lsls	r4, r3, #4
 8007016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800701a:	2200      	movs	r2, #0
 800701c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007020:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007024:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007028:	4642      	mov	r2, r8
 800702a:	464b      	mov	r3, r9
 800702c:	1891      	adds	r1, r2, r2
 800702e:	61b9      	str	r1, [r7, #24]
 8007030:	415b      	adcs	r3, r3
 8007032:	61fb      	str	r3, [r7, #28]
 8007034:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007038:	4641      	mov	r1, r8
 800703a:	1851      	adds	r1, r2, r1
 800703c:	6139      	str	r1, [r7, #16]
 800703e:	4649      	mov	r1, r9
 8007040:	414b      	adcs	r3, r1
 8007042:	617b      	str	r3, [r7, #20]
 8007044:	f04f 0200 	mov.w	r2, #0
 8007048:	f04f 0300 	mov.w	r3, #0
 800704c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007050:	4659      	mov	r1, fp
 8007052:	00cb      	lsls	r3, r1, #3
 8007054:	4651      	mov	r1, sl
 8007056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800705a:	4651      	mov	r1, sl
 800705c:	00ca      	lsls	r2, r1, #3
 800705e:	4610      	mov	r0, r2
 8007060:	4619      	mov	r1, r3
 8007062:	4603      	mov	r3, r0
 8007064:	4642      	mov	r2, r8
 8007066:	189b      	adds	r3, r3, r2
 8007068:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800706c:	464b      	mov	r3, r9
 800706e:	460a      	mov	r2, r1
 8007070:	eb42 0303 	adc.w	r3, r2, r3
 8007074:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007082:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007084:	f04f 0200 	mov.w	r2, #0
 8007088:	f04f 0300 	mov.w	r3, #0
 800708c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007090:	4649      	mov	r1, r9
 8007092:	008b      	lsls	r3, r1, #2
 8007094:	4641      	mov	r1, r8
 8007096:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800709a:	4641      	mov	r1, r8
 800709c:	008a      	lsls	r2, r1, #2
 800709e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80070a2:	f7f9 fdc1 	bl	8000c28 <__aeabi_uldivmod>
 80070a6:	4602      	mov	r2, r0
 80070a8:	460b      	mov	r3, r1
 80070aa:	4611      	mov	r1, r2
 80070ac:	4b38      	ldr	r3, [pc, #224]	@ (8007190 <UART_SetConfig+0x4e4>)
 80070ae:	fba3 2301 	umull	r2, r3, r3, r1
 80070b2:	095b      	lsrs	r3, r3, #5
 80070b4:	2264      	movs	r2, #100	@ 0x64
 80070b6:	fb02 f303 	mul.w	r3, r2, r3
 80070ba:	1acb      	subs	r3, r1, r3
 80070bc:	011b      	lsls	r3, r3, #4
 80070be:	3332      	adds	r3, #50	@ 0x32
 80070c0:	4a33      	ldr	r2, [pc, #204]	@ (8007190 <UART_SetConfig+0x4e4>)
 80070c2:	fba2 2303 	umull	r2, r3, r2, r3
 80070c6:	095b      	lsrs	r3, r3, #5
 80070c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80070cc:	441c      	add	r4, r3
 80070ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070d2:	2200      	movs	r2, #0
 80070d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80070d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80070d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80070dc:	4642      	mov	r2, r8
 80070de:	464b      	mov	r3, r9
 80070e0:	1891      	adds	r1, r2, r2
 80070e2:	60b9      	str	r1, [r7, #8]
 80070e4:	415b      	adcs	r3, r3
 80070e6:	60fb      	str	r3, [r7, #12]
 80070e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070ec:	4641      	mov	r1, r8
 80070ee:	1851      	adds	r1, r2, r1
 80070f0:	6039      	str	r1, [r7, #0]
 80070f2:	4649      	mov	r1, r9
 80070f4:	414b      	adcs	r3, r1
 80070f6:	607b      	str	r3, [r7, #4]
 80070f8:	f04f 0200 	mov.w	r2, #0
 80070fc:	f04f 0300 	mov.w	r3, #0
 8007100:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007104:	4659      	mov	r1, fp
 8007106:	00cb      	lsls	r3, r1, #3
 8007108:	4651      	mov	r1, sl
 800710a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800710e:	4651      	mov	r1, sl
 8007110:	00ca      	lsls	r2, r1, #3
 8007112:	4610      	mov	r0, r2
 8007114:	4619      	mov	r1, r3
 8007116:	4603      	mov	r3, r0
 8007118:	4642      	mov	r2, r8
 800711a:	189b      	adds	r3, r3, r2
 800711c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800711e:	464b      	mov	r3, r9
 8007120:	460a      	mov	r2, r1
 8007122:	eb42 0303 	adc.w	r3, r2, r3
 8007126:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	663b      	str	r3, [r7, #96]	@ 0x60
 8007132:	667a      	str	r2, [r7, #100]	@ 0x64
 8007134:	f04f 0200 	mov.w	r2, #0
 8007138:	f04f 0300 	mov.w	r3, #0
 800713c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007140:	4649      	mov	r1, r9
 8007142:	008b      	lsls	r3, r1, #2
 8007144:	4641      	mov	r1, r8
 8007146:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800714a:	4641      	mov	r1, r8
 800714c:	008a      	lsls	r2, r1, #2
 800714e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007152:	f7f9 fd69 	bl	8000c28 <__aeabi_uldivmod>
 8007156:	4602      	mov	r2, r0
 8007158:	460b      	mov	r3, r1
 800715a:	4b0d      	ldr	r3, [pc, #52]	@ (8007190 <UART_SetConfig+0x4e4>)
 800715c:	fba3 1302 	umull	r1, r3, r3, r2
 8007160:	095b      	lsrs	r3, r3, #5
 8007162:	2164      	movs	r1, #100	@ 0x64
 8007164:	fb01 f303 	mul.w	r3, r1, r3
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	011b      	lsls	r3, r3, #4
 800716c:	3332      	adds	r3, #50	@ 0x32
 800716e:	4a08      	ldr	r2, [pc, #32]	@ (8007190 <UART_SetConfig+0x4e4>)
 8007170:	fba2 2303 	umull	r2, r3, r2, r3
 8007174:	095b      	lsrs	r3, r3, #5
 8007176:	f003 020f 	and.w	r2, r3, #15
 800717a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4422      	add	r2, r4
 8007182:	609a      	str	r2, [r3, #8]
}
 8007184:	bf00      	nop
 8007186:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800718a:	46bd      	mov	sp, r7
 800718c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007190:	51eb851f 	.word	0x51eb851f

08007194 <__NVIC_SetPriority>:
{
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
 800719a:	4603      	mov	r3, r0
 800719c:	6039      	str	r1, [r7, #0]
 800719e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	db0a      	blt.n	80071be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	b2da      	uxtb	r2, r3
 80071ac:	490c      	ldr	r1, [pc, #48]	@ (80071e0 <__NVIC_SetPriority+0x4c>)
 80071ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071b2:	0112      	lsls	r2, r2, #4
 80071b4:	b2d2      	uxtb	r2, r2
 80071b6:	440b      	add	r3, r1
 80071b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80071bc:	e00a      	b.n	80071d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	b2da      	uxtb	r2, r3
 80071c2:	4908      	ldr	r1, [pc, #32]	@ (80071e4 <__NVIC_SetPriority+0x50>)
 80071c4:	79fb      	ldrb	r3, [r7, #7]
 80071c6:	f003 030f 	and.w	r3, r3, #15
 80071ca:	3b04      	subs	r3, #4
 80071cc:	0112      	lsls	r2, r2, #4
 80071ce:	b2d2      	uxtb	r2, r2
 80071d0:	440b      	add	r3, r1
 80071d2:	761a      	strb	r2, [r3, #24]
}
 80071d4:	bf00      	nop
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr
 80071e0:	e000e100 	.word	0xe000e100
 80071e4:	e000ed00 	.word	0xe000ed00

080071e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80071e8:	b580      	push	{r7, lr}
 80071ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80071ec:	4b05      	ldr	r3, [pc, #20]	@ (8007204 <SysTick_Handler+0x1c>)
 80071ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80071f0:	f001 ff06 	bl	8009000 <xTaskGetSchedulerState>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d001      	beq.n	80071fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80071fa:	f002 fcfd 	bl	8009bf8 <xPortSysTickHandler>
  }
}
 80071fe:	bf00      	nop
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop
 8007204:	e000e010 	.word	0xe000e010

08007208 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007208:	b580      	push	{r7, lr}
 800720a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800720c:	2100      	movs	r1, #0
 800720e:	f06f 0004 	mvn.w	r0, #4
 8007212:	f7ff ffbf 	bl	8007194 <__NVIC_SetPriority>
#endif
}
 8007216:	bf00      	nop
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007222:	f3ef 8305 	mrs	r3, IPSR
 8007226:	603b      	str	r3, [r7, #0]
  return(result);
 8007228:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800722a:	2b00      	cmp	r3, #0
 800722c:	d003      	beq.n	8007236 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800722e:	f06f 0305 	mvn.w	r3, #5
 8007232:	607b      	str	r3, [r7, #4]
 8007234:	e00c      	b.n	8007250 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007236:	4b0a      	ldr	r3, [pc, #40]	@ (8007260 <osKernelInitialize+0x44>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d105      	bne.n	800724a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800723e:	4b08      	ldr	r3, [pc, #32]	@ (8007260 <osKernelInitialize+0x44>)
 8007240:	2201      	movs	r2, #1
 8007242:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007244:	2300      	movs	r3, #0
 8007246:	607b      	str	r3, [r7, #4]
 8007248:	e002      	b.n	8007250 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800724a:	f04f 33ff 	mov.w	r3, #4294967295
 800724e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007250:	687b      	ldr	r3, [r7, #4]
}
 8007252:	4618      	mov	r0, r3
 8007254:	370c      	adds	r7, #12
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
 800725e:	bf00      	nop
 8007260:	20000450 	.word	0x20000450

08007264 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800726a:	f3ef 8305 	mrs	r3, IPSR
 800726e:	603b      	str	r3, [r7, #0]
  return(result);
 8007270:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007272:	2b00      	cmp	r3, #0
 8007274:	d003      	beq.n	800727e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007276:	f06f 0305 	mvn.w	r3, #5
 800727a:	607b      	str	r3, [r7, #4]
 800727c:	e010      	b.n	80072a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800727e:	4b0b      	ldr	r3, [pc, #44]	@ (80072ac <osKernelStart+0x48>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2b01      	cmp	r3, #1
 8007284:	d109      	bne.n	800729a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007286:	f7ff ffbf 	bl	8007208 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800728a:	4b08      	ldr	r3, [pc, #32]	@ (80072ac <osKernelStart+0x48>)
 800728c:	2202      	movs	r2, #2
 800728e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007290:	f001 fa68 	bl	8008764 <vTaskStartScheduler>
      stat = osOK;
 8007294:	2300      	movs	r3, #0
 8007296:	607b      	str	r3, [r7, #4]
 8007298:	e002      	b.n	80072a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800729a:	f04f 33ff 	mov.w	r3, #4294967295
 800729e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80072a0:	687b      	ldr	r3, [r7, #4]
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3708      	adds	r7, #8
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	20000450 	.word	0x20000450

080072b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b08e      	sub	sp, #56	@ 0x38
 80072b4:	af04      	add	r7, sp, #16
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80072bc:	2300      	movs	r3, #0
 80072be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072c0:	f3ef 8305 	mrs	r3, IPSR
 80072c4:	617b      	str	r3, [r7, #20]
  return(result);
 80072c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d17e      	bne.n	80073ca <osThreadNew+0x11a>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d07b      	beq.n	80073ca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80072d2:	2380      	movs	r3, #128	@ 0x80
 80072d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80072d6:	2318      	movs	r3, #24
 80072d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80072da:	2300      	movs	r3, #0
 80072dc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80072de:	f04f 33ff 	mov.w	r3, #4294967295
 80072e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d045      	beq.n	8007376 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d002      	beq.n	80072f8 <osThreadNew+0x48>
        name = attr->name;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	699b      	ldr	r3, [r3, #24]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	699b      	ldr	r3, [r3, #24]
 8007304:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d008      	beq.n	800731e <osThreadNew+0x6e>
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	2b38      	cmp	r3, #56	@ 0x38
 8007310:	d805      	bhi.n	800731e <osThreadNew+0x6e>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	d001      	beq.n	8007322 <osThreadNew+0x72>
        return (NULL);
 800731e:	2300      	movs	r3, #0
 8007320:	e054      	b.n	80073cc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	695b      	ldr	r3, [r3, #20]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d003      	beq.n	8007332 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	089b      	lsrs	r3, r3, #2
 8007330:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00e      	beq.n	8007358 <osThreadNew+0xa8>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	2b5b      	cmp	r3, #91	@ 0x5b
 8007340:	d90a      	bls.n	8007358 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007346:	2b00      	cmp	r3, #0
 8007348:	d006      	beq.n	8007358 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	695b      	ldr	r3, [r3, #20]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d002      	beq.n	8007358 <osThreadNew+0xa8>
        mem = 1;
 8007352:	2301      	movs	r3, #1
 8007354:	61bb      	str	r3, [r7, #24]
 8007356:	e010      	b.n	800737a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d10c      	bne.n	800737a <osThreadNew+0xca>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d108      	bne.n	800737a <osThreadNew+0xca>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	691b      	ldr	r3, [r3, #16]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d104      	bne.n	800737a <osThreadNew+0xca>
          mem = 0;
 8007370:	2300      	movs	r3, #0
 8007372:	61bb      	str	r3, [r7, #24]
 8007374:	e001      	b.n	800737a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007376:	2300      	movs	r3, #0
 8007378:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	2b01      	cmp	r3, #1
 800737e:	d110      	bne.n	80073a2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007388:	9202      	str	r2, [sp, #8]
 800738a:	9301      	str	r3, [sp, #4]
 800738c:	69fb      	ldr	r3, [r7, #28]
 800738e:	9300      	str	r3, [sp, #0]
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	6a3a      	ldr	r2, [r7, #32]
 8007394:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	f001 f808 	bl	80083ac <xTaskCreateStatic>
 800739c:	4603      	mov	r3, r0
 800739e:	613b      	str	r3, [r7, #16]
 80073a0:	e013      	b.n	80073ca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80073a2:	69bb      	ldr	r3, [r7, #24]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d110      	bne.n	80073ca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80073a8:	6a3b      	ldr	r3, [r7, #32]
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	f107 0310 	add.w	r3, r7, #16
 80073b0:	9301      	str	r3, [sp, #4]
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	9300      	str	r3, [sp, #0]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f001 f856 	bl	800846c <xTaskCreate>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d001      	beq.n	80073ca <osThreadNew+0x11a>
            hTask = NULL;
 80073c6:	2300      	movs	r3, #0
 80073c8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80073ca:	693b      	ldr	r3, [r7, #16]
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3728      	adds	r7, #40	@ 0x28
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073dc:	f3ef 8305 	mrs	r3, IPSR
 80073e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80073e2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d003      	beq.n	80073f0 <osDelay+0x1c>
    stat = osErrorISR;
 80073e8:	f06f 0305 	mvn.w	r3, #5
 80073ec:	60fb      	str	r3, [r7, #12]
 80073ee:	e007      	b.n	8007400 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80073f0:	2300      	movs	r3, #0
 80073f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d002      	beq.n	8007400 <osDelay+0x2c>
      vTaskDelay(ticks);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f001 f97c 	bl	80086f8 <vTaskDelay>
    }
  }

  return (stat);
 8007400:	68fb      	ldr	r3, [r7, #12]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3710      	adds	r7, #16
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800740a:	b580      	push	{r7, lr}
 800740c:	b08a      	sub	sp, #40	@ 0x28
 800740e:	af02      	add	r7, sp, #8
 8007410:	60f8      	str	r0, [r7, #12]
 8007412:	60b9      	str	r1, [r7, #8]
 8007414:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007416:	2300      	movs	r3, #0
 8007418:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800741a:	f3ef 8305 	mrs	r3, IPSR
 800741e:	613b      	str	r3, [r7, #16]
  return(result);
 8007420:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007422:	2b00      	cmp	r3, #0
 8007424:	d15f      	bne.n	80074e6 <osMessageQueueNew+0xdc>
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d05c      	beq.n	80074e6 <osMessageQueueNew+0xdc>
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d059      	beq.n	80074e6 <osMessageQueueNew+0xdc>
    mem = -1;
 8007432:	f04f 33ff 	mov.w	r3, #4294967295
 8007436:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d029      	beq.n	8007492 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d012      	beq.n	800746c <osMessageQueueNew+0x62>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	2b4f      	cmp	r3, #79	@ 0x4f
 800744c:	d90e      	bls.n	800746c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00a      	beq.n	800746c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	695a      	ldr	r2, [r3, #20]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	68b9      	ldr	r1, [r7, #8]
 800745e:	fb01 f303 	mul.w	r3, r1, r3
 8007462:	429a      	cmp	r2, r3
 8007464:	d302      	bcc.n	800746c <osMessageQueueNew+0x62>
        mem = 1;
 8007466:	2301      	movs	r3, #1
 8007468:	61bb      	str	r3, [r7, #24]
 800746a:	e014      	b.n	8007496 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d110      	bne.n	8007496 <osMessageQueueNew+0x8c>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d10c      	bne.n	8007496 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007480:	2b00      	cmp	r3, #0
 8007482:	d108      	bne.n	8007496 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	695b      	ldr	r3, [r3, #20]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d104      	bne.n	8007496 <osMessageQueueNew+0x8c>
          mem = 0;
 800748c:	2300      	movs	r3, #0
 800748e:	61bb      	str	r3, [r7, #24]
 8007490:	e001      	b.n	8007496 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007492:	2300      	movs	r3, #0
 8007494:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007496:	69bb      	ldr	r3, [r7, #24]
 8007498:	2b01      	cmp	r3, #1
 800749a:	d10b      	bne.n	80074b4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	691a      	ldr	r2, [r3, #16]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	2100      	movs	r1, #0
 80074a6:	9100      	str	r1, [sp, #0]
 80074a8:	68b9      	ldr	r1, [r7, #8]
 80074aa:	68f8      	ldr	r0, [r7, #12]
 80074ac:	f000 fa30 	bl	8007910 <xQueueGenericCreateStatic>
 80074b0:	61f8      	str	r0, [r7, #28]
 80074b2:	e008      	b.n	80074c6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d105      	bne.n	80074c6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80074ba:	2200      	movs	r2, #0
 80074bc:	68b9      	ldr	r1, [r7, #8]
 80074be:	68f8      	ldr	r0, [r7, #12]
 80074c0:	f000 faa3 	bl	8007a0a <xQueueGenericCreate>
 80074c4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00c      	beq.n	80074e6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d003      	beq.n	80074da <osMessageQueueNew+0xd0>
        name = attr->name;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	617b      	str	r3, [r7, #20]
 80074d8:	e001      	b.n	80074de <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80074da:	2300      	movs	r3, #0
 80074dc:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80074de:	6979      	ldr	r1, [r7, #20]
 80074e0:	69f8      	ldr	r0, [r7, #28]
 80074e2:	f000 ff05 	bl	80082f0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80074e6:	69fb      	ldr	r3, [r7, #28]
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3720      	adds	r7, #32
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b088      	sub	sp, #32
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	603b      	str	r3, [r7, #0]
 80074fc:	4613      	mov	r3, r2
 80074fe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007504:	2300      	movs	r3, #0
 8007506:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007508:	f3ef 8305 	mrs	r3, IPSR
 800750c:	617b      	str	r3, [r7, #20]
  return(result);
 800750e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007510:	2b00      	cmp	r3, #0
 8007512:	d028      	beq.n	8007566 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d005      	beq.n	8007526 <osMessageQueuePut+0x36>
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d002      	beq.n	8007526 <osMessageQueuePut+0x36>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d003      	beq.n	800752e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8007526:	f06f 0303 	mvn.w	r3, #3
 800752a:	61fb      	str	r3, [r7, #28]
 800752c:	e038      	b.n	80075a0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800752e:	2300      	movs	r3, #0
 8007530:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007532:	f107 0210 	add.w	r2, r7, #16
 8007536:	2300      	movs	r3, #0
 8007538:	68b9      	ldr	r1, [r7, #8]
 800753a:	69b8      	ldr	r0, [r7, #24]
 800753c:	f000 fbc6 	bl	8007ccc <xQueueGenericSendFromISR>
 8007540:	4603      	mov	r3, r0
 8007542:	2b01      	cmp	r3, #1
 8007544:	d003      	beq.n	800754e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8007546:	f06f 0302 	mvn.w	r3, #2
 800754a:	61fb      	str	r3, [r7, #28]
 800754c:	e028      	b.n	80075a0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d025      	beq.n	80075a0 <osMessageQueuePut+0xb0>
 8007554:	4b15      	ldr	r3, [pc, #84]	@ (80075ac <osMessageQueuePut+0xbc>)
 8007556:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800755a:	601a      	str	r2, [r3, #0]
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	f3bf 8f6f 	isb	sy
 8007564:	e01c      	b.n	80075a0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007566:	69bb      	ldr	r3, [r7, #24]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d002      	beq.n	8007572 <osMessageQueuePut+0x82>
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d103      	bne.n	800757a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8007572:	f06f 0303 	mvn.w	r3, #3
 8007576:	61fb      	str	r3, [r7, #28]
 8007578:	e012      	b.n	80075a0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800757a:	2300      	movs	r3, #0
 800757c:	683a      	ldr	r2, [r7, #0]
 800757e:	68b9      	ldr	r1, [r7, #8]
 8007580:	69b8      	ldr	r0, [r7, #24]
 8007582:	f000 faa1 	bl	8007ac8 <xQueueGenericSend>
 8007586:	4603      	mov	r3, r0
 8007588:	2b01      	cmp	r3, #1
 800758a:	d009      	beq.n	80075a0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d003      	beq.n	800759a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8007592:	f06f 0301 	mvn.w	r3, #1
 8007596:	61fb      	str	r3, [r7, #28]
 8007598:	e002      	b.n	80075a0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800759a:	f06f 0302 	mvn.w	r3, #2
 800759e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80075a0:	69fb      	ldr	r3, [r7, #28]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3720      	adds	r7, #32
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	e000ed04 	.word	0xe000ed04

080075b0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b088      	sub	sp, #32
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
 80075bc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80075c2:	2300      	movs	r3, #0
 80075c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075c6:	f3ef 8305 	mrs	r3, IPSR
 80075ca:	617b      	str	r3, [r7, #20]
  return(result);
 80075cc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d028      	beq.n	8007624 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d005      	beq.n	80075e4 <osMessageQueueGet+0x34>
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d002      	beq.n	80075e4 <osMessageQueueGet+0x34>
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d003      	beq.n	80075ec <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80075e4:	f06f 0303 	mvn.w	r3, #3
 80075e8:	61fb      	str	r3, [r7, #28]
 80075ea:	e037      	b.n	800765c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80075ec:	2300      	movs	r3, #0
 80075ee:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80075f0:	f107 0310 	add.w	r3, r7, #16
 80075f4:	461a      	mov	r2, r3
 80075f6:	68b9      	ldr	r1, [r7, #8]
 80075f8:	69b8      	ldr	r0, [r7, #24]
 80075fa:	f000 fce7 	bl	8007fcc <xQueueReceiveFromISR>
 80075fe:	4603      	mov	r3, r0
 8007600:	2b01      	cmp	r3, #1
 8007602:	d003      	beq.n	800760c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8007604:	f06f 0302 	mvn.w	r3, #2
 8007608:	61fb      	str	r3, [r7, #28]
 800760a:	e027      	b.n	800765c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d024      	beq.n	800765c <osMessageQueueGet+0xac>
 8007612:	4b15      	ldr	r3, [pc, #84]	@ (8007668 <osMessageQueueGet+0xb8>)
 8007614:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007618:	601a      	str	r2, [r3, #0]
 800761a:	f3bf 8f4f 	dsb	sy
 800761e:	f3bf 8f6f 	isb	sy
 8007622:	e01b      	b.n	800765c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d002      	beq.n	8007630 <osMessageQueueGet+0x80>
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d103      	bne.n	8007638 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007630:	f06f 0303 	mvn.w	r3, #3
 8007634:	61fb      	str	r3, [r7, #28]
 8007636:	e011      	b.n	800765c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007638:	683a      	ldr	r2, [r7, #0]
 800763a:	68b9      	ldr	r1, [r7, #8]
 800763c:	69b8      	ldr	r0, [r7, #24]
 800763e:	f000 fbe3 	bl	8007e08 <xQueueReceive>
 8007642:	4603      	mov	r3, r0
 8007644:	2b01      	cmp	r3, #1
 8007646:	d009      	beq.n	800765c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d003      	beq.n	8007656 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800764e:	f06f 0301 	mvn.w	r3, #1
 8007652:	61fb      	str	r3, [r7, #28]
 8007654:	e002      	b.n	800765c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8007656:	f06f 0302 	mvn.w	r3, #2
 800765a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800765c:	69fb      	ldr	r3, [r7, #28]
}
 800765e:	4618      	mov	r0, r3
 8007660:	3720      	adds	r7, #32
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	e000ed04 	.word	0xe000ed04

0800766c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800766c:	b480      	push	{r7}
 800766e:	b085      	sub	sp, #20
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4a07      	ldr	r2, [pc, #28]	@ (8007698 <vApplicationGetIdleTaskMemory+0x2c>)
 800767c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	4a06      	ldr	r2, [pc, #24]	@ (800769c <vApplicationGetIdleTaskMemory+0x30>)
 8007682:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2280      	movs	r2, #128	@ 0x80
 8007688:	601a      	str	r2, [r3, #0]
}
 800768a:	bf00      	nop
 800768c:	3714      	adds	r7, #20
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	20000454 	.word	0x20000454
 800769c:	200004b0 	.word	0x200004b0

080076a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	4a07      	ldr	r2, [pc, #28]	@ (80076cc <vApplicationGetTimerTaskMemory+0x2c>)
 80076b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	4a06      	ldr	r2, [pc, #24]	@ (80076d0 <vApplicationGetTimerTaskMemory+0x30>)
 80076b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80076be:	601a      	str	r2, [r3, #0]
}
 80076c0:	bf00      	nop
 80076c2:	3714      	adds	r7, #20
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	200006b0 	.word	0x200006b0
 80076d0:	2000070c 	.word	0x2000070c

080076d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f103 0208 	add.w	r2, r3, #8
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f04f 32ff 	mov.w	r2, #4294967295
 80076ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f103 0208 	add.w	r2, r3, #8
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f103 0208 	add.w	r2, r3, #8
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007708:	bf00      	nop
 800770a:	370c      	adds	r7, #12
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800772e:	b480      	push	{r7}
 8007730:	b085      	sub	sp, #20
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
 8007736:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	68fa      	ldr	r2, [r7, #12]
 8007742:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	689a      	ldr	r2, [r3, #8]
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	683a      	ldr	r2, [r7, #0]
 8007752:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	683a      	ldr	r2, [r7, #0]
 8007758:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	687a      	ldr	r2, [r7, #4]
 800775e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	1c5a      	adds	r2, r3, #1
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	601a      	str	r2, [r3, #0]
}
 800776a:	bf00      	nop
 800776c:	3714      	adds	r7, #20
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr

08007776 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007776:	b480      	push	{r7}
 8007778:	b085      	sub	sp, #20
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
 800777e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800778c:	d103      	bne.n	8007796 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	60fb      	str	r3, [r7, #12]
 8007794:	e00c      	b.n	80077b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	3308      	adds	r3, #8
 800779a:	60fb      	str	r3, [r7, #12]
 800779c:	e002      	b.n	80077a4 <vListInsert+0x2e>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	60fb      	str	r3, [r7, #12]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68ba      	ldr	r2, [r7, #8]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d2f6      	bcs.n	800779e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	685a      	ldr	r2, [r3, #4]
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	1c5a      	adds	r2, r3, #1
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	601a      	str	r2, [r3, #0]
}
 80077dc:	bf00      	nop
 80077de:	3714      	adds	r7, #20
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	691b      	ldr	r3, [r3, #16]
 80077f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	6892      	ldr	r2, [r2, #8]
 80077fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	6852      	ldr	r2, [r2, #4]
 8007808:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	429a      	cmp	r2, r3
 8007812:	d103      	bne.n	800781c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	689a      	ldr	r2, [r3, #8]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	1e5a      	subs	r2, r3, #1
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
}
 8007830:	4618      	mov	r0, r3
 8007832:	3714      	adds	r7, #20
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10b      	bne.n	8007868 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007854:	f383 8811 	msr	BASEPRI, r3
 8007858:	f3bf 8f6f 	isb	sy
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007862:	bf00      	nop
 8007864:	bf00      	nop
 8007866:	e7fd      	b.n	8007864 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007868:	f002 f936 	bl	8009ad8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007874:	68f9      	ldr	r1, [r7, #12]
 8007876:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007878:	fb01 f303 	mul.w	r3, r1, r3
 800787c:	441a      	add	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2200      	movs	r2, #0
 8007886:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007898:	3b01      	subs	r3, #1
 800789a:	68f9      	ldr	r1, [r7, #12]
 800789c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800789e:	fb01 f303 	mul.w	r3, r1, r3
 80078a2:	441a      	add	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	22ff      	movs	r2, #255	@ 0xff
 80078ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	22ff      	movs	r2, #255	@ 0xff
 80078b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d114      	bne.n	80078e8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d01a      	beq.n	80078fc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	3310      	adds	r3, #16
 80078ca:	4618      	mov	r0, r3
 80078cc:	f001 f9d8 	bl	8008c80 <xTaskRemoveFromEventList>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d012      	beq.n	80078fc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80078d6:	4b0d      	ldr	r3, [pc, #52]	@ (800790c <xQueueGenericReset+0xd0>)
 80078d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078dc:	601a      	str	r2, [r3, #0]
 80078de:	f3bf 8f4f 	dsb	sy
 80078e2:	f3bf 8f6f 	isb	sy
 80078e6:	e009      	b.n	80078fc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	3310      	adds	r3, #16
 80078ec:	4618      	mov	r0, r3
 80078ee:	f7ff fef1 	bl	80076d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	3324      	adds	r3, #36	@ 0x24
 80078f6:	4618      	mov	r0, r3
 80078f8:	f7ff feec 	bl	80076d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80078fc:	f002 f91e 	bl	8009b3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007900:	2301      	movs	r3, #1
}
 8007902:	4618      	mov	r0, r3
 8007904:	3710      	adds	r7, #16
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	e000ed04 	.word	0xe000ed04

08007910 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007910:	b580      	push	{r7, lr}
 8007912:	b08e      	sub	sp, #56	@ 0x38
 8007914:	af02      	add	r7, sp, #8
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	607a      	str	r2, [r7, #4]
 800791c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10b      	bne.n	800793c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007928:	f383 8811 	msr	BASEPRI, r3
 800792c:	f3bf 8f6f 	isb	sy
 8007930:	f3bf 8f4f 	dsb	sy
 8007934:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007936:	bf00      	nop
 8007938:	bf00      	nop
 800793a:	e7fd      	b.n	8007938 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10b      	bne.n	800795a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007946:	f383 8811 	msr	BASEPRI, r3
 800794a:	f3bf 8f6f 	isb	sy
 800794e:	f3bf 8f4f 	dsb	sy
 8007952:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007954:	bf00      	nop
 8007956:	bf00      	nop
 8007958:	e7fd      	b.n	8007956 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d002      	beq.n	8007966 <xQueueGenericCreateStatic+0x56>
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <xQueueGenericCreateStatic+0x5a>
 8007966:	2301      	movs	r3, #1
 8007968:	e000      	b.n	800796c <xQueueGenericCreateStatic+0x5c>
 800796a:	2300      	movs	r3, #0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10b      	bne.n	8007988 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007974:	f383 8811 	msr	BASEPRI, r3
 8007978:	f3bf 8f6f 	isb	sy
 800797c:	f3bf 8f4f 	dsb	sy
 8007980:	623b      	str	r3, [r7, #32]
}
 8007982:	bf00      	nop
 8007984:	bf00      	nop
 8007986:	e7fd      	b.n	8007984 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d102      	bne.n	8007994 <xQueueGenericCreateStatic+0x84>
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d101      	bne.n	8007998 <xQueueGenericCreateStatic+0x88>
 8007994:	2301      	movs	r3, #1
 8007996:	e000      	b.n	800799a <xQueueGenericCreateStatic+0x8a>
 8007998:	2300      	movs	r3, #0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10b      	bne.n	80079b6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a2:	f383 8811 	msr	BASEPRI, r3
 80079a6:	f3bf 8f6f 	isb	sy
 80079aa:	f3bf 8f4f 	dsb	sy
 80079ae:	61fb      	str	r3, [r7, #28]
}
 80079b0:	bf00      	nop
 80079b2:	bf00      	nop
 80079b4:	e7fd      	b.n	80079b2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80079b6:	2350      	movs	r3, #80	@ 0x50
 80079b8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	2b50      	cmp	r3, #80	@ 0x50
 80079be:	d00b      	beq.n	80079d8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80079c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c4:	f383 8811 	msr	BASEPRI, r3
 80079c8:	f3bf 8f6f 	isb	sy
 80079cc:	f3bf 8f4f 	dsb	sy
 80079d0:	61bb      	str	r3, [r7, #24]
}
 80079d2:	bf00      	nop
 80079d4:	bf00      	nop
 80079d6:	e7fd      	b.n	80079d4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80079d8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80079de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00d      	beq.n	8007a00 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80079e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80079ec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80079f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	4613      	mov	r3, r2
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	68b9      	ldr	r1, [r7, #8]
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f000 f840 	bl	8007a80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3730      	adds	r7, #48	@ 0x30
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b08a      	sub	sp, #40	@ 0x28
 8007a0e:	af02      	add	r7, sp, #8
 8007a10:	60f8      	str	r0, [r7, #12]
 8007a12:	60b9      	str	r1, [r7, #8]
 8007a14:	4613      	mov	r3, r2
 8007a16:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d10b      	bne.n	8007a36 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a22:	f383 8811 	msr	BASEPRI, r3
 8007a26:	f3bf 8f6f 	isb	sy
 8007a2a:	f3bf 8f4f 	dsb	sy
 8007a2e:	613b      	str	r3, [r7, #16]
}
 8007a30:	bf00      	nop
 8007a32:	bf00      	nop
 8007a34:	e7fd      	b.n	8007a32 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	68ba      	ldr	r2, [r7, #8]
 8007a3a:	fb02 f303 	mul.w	r3, r2, r3
 8007a3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007a40:	69fb      	ldr	r3, [r7, #28]
 8007a42:	3350      	adds	r3, #80	@ 0x50
 8007a44:	4618      	mov	r0, r3
 8007a46:	f002 f969 	bl	8009d1c <pvPortMalloc>
 8007a4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d011      	beq.n	8007a76 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	3350      	adds	r3, #80	@ 0x50
 8007a5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007a5c:	69bb      	ldr	r3, [r7, #24]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a64:	79fa      	ldrb	r2, [r7, #7]
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	68b9      	ldr	r1, [r7, #8]
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f000 f805 	bl	8007a80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a76:	69bb      	ldr	r3, [r7, #24]
	}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3720      	adds	r7, #32
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	607a      	str	r2, [r7, #4]
 8007a8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d103      	bne.n	8007a9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	69ba      	ldr	r2, [r7, #24]
 8007a98:	601a      	str	r2, [r3, #0]
 8007a9a:	e002      	b.n	8007aa2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	68ba      	ldr	r2, [r7, #8]
 8007aac:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007aae:	2101      	movs	r1, #1
 8007ab0:	69b8      	ldr	r0, [r7, #24]
 8007ab2:	f7ff fec3 	bl	800783c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	78fa      	ldrb	r2, [r7, #3]
 8007aba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007abe:	bf00      	nop
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
	...

08007ac8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b08e      	sub	sp, #56	@ 0x38
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d10b      	bne.n	8007afc <xQueueGenericSend+0x34>
	__asm volatile
 8007ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae8:	f383 8811 	msr	BASEPRI, r3
 8007aec:	f3bf 8f6f 	isb	sy
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007af6:	bf00      	nop
 8007af8:	bf00      	nop
 8007afa:	e7fd      	b.n	8007af8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d103      	bne.n	8007b0a <xQueueGenericSend+0x42>
 8007b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d101      	bne.n	8007b0e <xQueueGenericSend+0x46>
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e000      	b.n	8007b10 <xQueueGenericSend+0x48>
 8007b0e:	2300      	movs	r3, #0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10b      	bne.n	8007b2c <xQueueGenericSend+0x64>
	__asm volatile
 8007b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b18:	f383 8811 	msr	BASEPRI, r3
 8007b1c:	f3bf 8f6f 	isb	sy
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b26:	bf00      	nop
 8007b28:	bf00      	nop
 8007b2a:	e7fd      	b.n	8007b28 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	2b02      	cmp	r3, #2
 8007b30:	d103      	bne.n	8007b3a <xQueueGenericSend+0x72>
 8007b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d101      	bne.n	8007b3e <xQueueGenericSend+0x76>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e000      	b.n	8007b40 <xQueueGenericSend+0x78>
 8007b3e:	2300      	movs	r3, #0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d10b      	bne.n	8007b5c <xQueueGenericSend+0x94>
	__asm volatile
 8007b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b48:	f383 8811 	msr	BASEPRI, r3
 8007b4c:	f3bf 8f6f 	isb	sy
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	623b      	str	r3, [r7, #32]
}
 8007b56:	bf00      	nop
 8007b58:	bf00      	nop
 8007b5a:	e7fd      	b.n	8007b58 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b5c:	f001 fa50 	bl	8009000 <xTaskGetSchedulerState>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d102      	bne.n	8007b6c <xQueueGenericSend+0xa4>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d101      	bne.n	8007b70 <xQueueGenericSend+0xa8>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e000      	b.n	8007b72 <xQueueGenericSend+0xaa>
 8007b70:	2300      	movs	r3, #0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10b      	bne.n	8007b8e <xQueueGenericSend+0xc6>
	__asm volatile
 8007b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7a:	f383 8811 	msr	BASEPRI, r3
 8007b7e:	f3bf 8f6f 	isb	sy
 8007b82:	f3bf 8f4f 	dsb	sy
 8007b86:	61fb      	str	r3, [r7, #28]
}
 8007b88:	bf00      	nop
 8007b8a:	bf00      	nop
 8007b8c:	e7fd      	b.n	8007b8a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b8e:	f001 ffa3 	bl	8009ad8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d302      	bcc.n	8007ba4 <xQueueGenericSend+0xdc>
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b02      	cmp	r3, #2
 8007ba2:	d129      	bne.n	8007bf8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ba4:	683a      	ldr	r2, [r7, #0]
 8007ba6:	68b9      	ldr	r1, [r7, #8]
 8007ba8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007baa:	f000 fa91 	bl	80080d0 <prvCopyDataToQueue>
 8007bae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d010      	beq.n	8007bda <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bba:	3324      	adds	r3, #36	@ 0x24
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f001 f85f 	bl	8008c80 <xTaskRemoveFromEventList>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d013      	beq.n	8007bf0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007bc8:	4b3f      	ldr	r3, [pc, #252]	@ (8007cc8 <xQueueGenericSend+0x200>)
 8007bca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bce:	601a      	str	r2, [r3, #0]
 8007bd0:	f3bf 8f4f 	dsb	sy
 8007bd4:	f3bf 8f6f 	isb	sy
 8007bd8:	e00a      	b.n	8007bf0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d007      	beq.n	8007bf0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007be0:	4b39      	ldr	r3, [pc, #228]	@ (8007cc8 <xQueueGenericSend+0x200>)
 8007be2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007be6:	601a      	str	r2, [r3, #0]
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007bf0:	f001 ffa4 	bl	8009b3c <vPortExitCritical>
				return pdPASS;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e063      	b.n	8007cc0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d103      	bne.n	8007c06 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007bfe:	f001 ff9d 	bl	8009b3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007c02:	2300      	movs	r3, #0
 8007c04:	e05c      	b.n	8007cc0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d106      	bne.n	8007c1a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c0c:	f107 0314 	add.w	r3, r7, #20
 8007c10:	4618      	mov	r0, r3
 8007c12:	f001 f899 	bl	8008d48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c16:	2301      	movs	r3, #1
 8007c18:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c1a:	f001 ff8f 	bl	8009b3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c1e:	f000 fe09 	bl	8008834 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c22:	f001 ff59 	bl	8009ad8 <vPortEnterCritical>
 8007c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c2c:	b25b      	sxtb	r3, r3
 8007c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c32:	d103      	bne.n	8007c3c <xQueueGenericSend+0x174>
 8007c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c42:	b25b      	sxtb	r3, r3
 8007c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c48:	d103      	bne.n	8007c52 <xQueueGenericSend+0x18a>
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c52:	f001 ff73 	bl	8009b3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c56:	1d3a      	adds	r2, r7, #4
 8007c58:	f107 0314 	add.w	r3, r7, #20
 8007c5c:	4611      	mov	r1, r2
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f001 f888 	bl	8008d74 <xTaskCheckForTimeOut>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d124      	bne.n	8007cb4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007c6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c6c:	f000 fb28 	bl	80082c0 <prvIsQueueFull>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d018      	beq.n	8007ca8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c78:	3310      	adds	r3, #16
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	4611      	mov	r1, r2
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f000 ffac 	bl	8008bdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007c84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c86:	f000 fab3 	bl	80081f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007c8a:	f000 fde1 	bl	8008850 <xTaskResumeAll>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f47f af7c 	bne.w	8007b8e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007c96:	4b0c      	ldr	r3, [pc, #48]	@ (8007cc8 <xQueueGenericSend+0x200>)
 8007c98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c9c:	601a      	str	r2, [r3, #0]
 8007c9e:	f3bf 8f4f 	dsb	sy
 8007ca2:	f3bf 8f6f 	isb	sy
 8007ca6:	e772      	b.n	8007b8e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007ca8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007caa:	f000 faa1 	bl	80081f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007cae:	f000 fdcf 	bl	8008850 <xTaskResumeAll>
 8007cb2:	e76c      	b.n	8007b8e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007cb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cb6:	f000 fa9b 	bl	80081f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007cba:	f000 fdc9 	bl	8008850 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007cbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3738      	adds	r7, #56	@ 0x38
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	e000ed04 	.word	0xe000ed04

08007ccc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b090      	sub	sp, #64	@ 0x40
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
 8007cd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d10b      	bne.n	8007cfc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ce8:	f383 8811 	msr	BASEPRI, r3
 8007cec:	f3bf 8f6f 	isb	sy
 8007cf0:	f3bf 8f4f 	dsb	sy
 8007cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007cf6:	bf00      	nop
 8007cf8:	bf00      	nop
 8007cfa:	e7fd      	b.n	8007cf8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d103      	bne.n	8007d0a <xQueueGenericSendFromISR+0x3e>
 8007d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d101      	bne.n	8007d0e <xQueueGenericSendFromISR+0x42>
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e000      	b.n	8007d10 <xQueueGenericSendFromISR+0x44>
 8007d0e:	2300      	movs	r3, #0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d10b      	bne.n	8007d2c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007d26:	bf00      	nop
 8007d28:	bf00      	nop
 8007d2a:	e7fd      	b.n	8007d28 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d103      	bne.n	8007d3a <xQueueGenericSendFromISR+0x6e>
 8007d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d101      	bne.n	8007d3e <xQueueGenericSendFromISR+0x72>
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e000      	b.n	8007d40 <xQueueGenericSendFromISR+0x74>
 8007d3e:	2300      	movs	r3, #0
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d10b      	bne.n	8007d5c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d48:	f383 8811 	msr	BASEPRI, r3
 8007d4c:	f3bf 8f6f 	isb	sy
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	623b      	str	r3, [r7, #32]
}
 8007d56:	bf00      	nop
 8007d58:	bf00      	nop
 8007d5a:	e7fd      	b.n	8007d58 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d5c:	f001 ff9c 	bl	8009c98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007d60:	f3ef 8211 	mrs	r2, BASEPRI
 8007d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d68:	f383 8811 	msr	BASEPRI, r3
 8007d6c:	f3bf 8f6f 	isb	sy
 8007d70:	f3bf 8f4f 	dsb	sy
 8007d74:	61fa      	str	r2, [r7, #28]
 8007d76:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007d78:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d7a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d302      	bcc.n	8007d8e <xQueueGenericSendFromISR+0xc2>
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	d12f      	bne.n	8007dee <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d9e:	683a      	ldr	r2, [r7, #0]
 8007da0:	68b9      	ldr	r1, [r7, #8]
 8007da2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007da4:	f000 f994 	bl	80080d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007da8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db0:	d112      	bne.n	8007dd8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d016      	beq.n	8007de8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dbc:	3324      	adds	r3, #36	@ 0x24
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f000 ff5e 	bl	8008c80 <xTaskRemoveFromEventList>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d00e      	beq.n	8007de8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00b      	beq.n	8007de8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	601a      	str	r2, [r3, #0]
 8007dd6:	e007      	b.n	8007de8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007dd8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007ddc:	3301      	adds	r3, #1
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	b25a      	sxtb	r2, r3
 8007de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007de8:	2301      	movs	r3, #1
 8007dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007dec:	e001      	b.n	8007df2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007dee:	2300      	movs	r3, #0
 8007df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007df4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007dfc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3740      	adds	r7, #64	@ 0x40
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08c      	sub	sp, #48	@ 0x30
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007e14:	2300      	movs	r3, #0
 8007e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10b      	bne.n	8007e3a <xQueueReceive+0x32>
	__asm volatile
 8007e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e26:	f383 8811 	msr	BASEPRI, r3
 8007e2a:	f3bf 8f6f 	isb	sy
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	623b      	str	r3, [r7, #32]
}
 8007e34:	bf00      	nop
 8007e36:	bf00      	nop
 8007e38:	e7fd      	b.n	8007e36 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d103      	bne.n	8007e48 <xQueueReceive+0x40>
 8007e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d101      	bne.n	8007e4c <xQueueReceive+0x44>
 8007e48:	2301      	movs	r3, #1
 8007e4a:	e000      	b.n	8007e4e <xQueueReceive+0x46>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d10b      	bne.n	8007e6a <xQueueReceive+0x62>
	__asm volatile
 8007e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e56:	f383 8811 	msr	BASEPRI, r3
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	f3bf 8f4f 	dsb	sy
 8007e62:	61fb      	str	r3, [r7, #28]
}
 8007e64:	bf00      	nop
 8007e66:	bf00      	nop
 8007e68:	e7fd      	b.n	8007e66 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e6a:	f001 f8c9 	bl	8009000 <xTaskGetSchedulerState>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d102      	bne.n	8007e7a <xQueueReceive+0x72>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d101      	bne.n	8007e7e <xQueueReceive+0x76>
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e000      	b.n	8007e80 <xQueueReceive+0x78>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d10b      	bne.n	8007e9c <xQueueReceive+0x94>
	__asm volatile
 8007e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e88:	f383 8811 	msr	BASEPRI, r3
 8007e8c:	f3bf 8f6f 	isb	sy
 8007e90:	f3bf 8f4f 	dsb	sy
 8007e94:	61bb      	str	r3, [r7, #24]
}
 8007e96:	bf00      	nop
 8007e98:	bf00      	nop
 8007e9a:	e7fd      	b.n	8007e98 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e9c:	f001 fe1c 	bl	8009ad8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d01f      	beq.n	8007eec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007eac:	68b9      	ldr	r1, [r7, #8]
 8007eae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eb0:	f000 f978 	bl	80081a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb6:	1e5a      	subs	r2, r3, #1
 8007eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d00f      	beq.n	8007ee4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ec6:	3310      	adds	r3, #16
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f000 fed9 	bl	8008c80 <xTaskRemoveFromEventList>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d007      	beq.n	8007ee4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ed4:	4b3c      	ldr	r3, [pc, #240]	@ (8007fc8 <xQueueReceive+0x1c0>)
 8007ed6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eda:	601a      	str	r2, [r3, #0]
 8007edc:	f3bf 8f4f 	dsb	sy
 8007ee0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ee4:	f001 fe2a 	bl	8009b3c <vPortExitCritical>
				return pdPASS;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e069      	b.n	8007fc0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d103      	bne.n	8007efa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ef2:	f001 fe23 	bl	8009b3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	e062      	b.n	8007fc0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d106      	bne.n	8007f0e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f00:	f107 0310 	add.w	r3, r7, #16
 8007f04:	4618      	mov	r0, r3
 8007f06:	f000 ff1f 	bl	8008d48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f0e:	f001 fe15 	bl	8009b3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f12:	f000 fc8f 	bl	8008834 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f16:	f001 fddf 	bl	8009ad8 <vPortEnterCritical>
 8007f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f20:	b25b      	sxtb	r3, r3
 8007f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f26:	d103      	bne.n	8007f30 <xQueueReceive+0x128>
 8007f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f36:	b25b      	sxtb	r3, r3
 8007f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f3c:	d103      	bne.n	8007f46 <xQueueReceive+0x13e>
 8007f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f40:	2200      	movs	r2, #0
 8007f42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f46:	f001 fdf9 	bl	8009b3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f4a:	1d3a      	adds	r2, r7, #4
 8007f4c:	f107 0310 	add.w	r3, r7, #16
 8007f50:	4611      	mov	r1, r2
 8007f52:	4618      	mov	r0, r3
 8007f54:	f000 ff0e 	bl	8008d74 <xTaskCheckForTimeOut>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d123      	bne.n	8007fa6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f60:	f000 f998 	bl	8008294 <prvIsQueueEmpty>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d017      	beq.n	8007f9a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6c:	3324      	adds	r3, #36	@ 0x24
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	4611      	mov	r1, r2
 8007f72:	4618      	mov	r0, r3
 8007f74:	f000 fe32 	bl	8008bdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f7a:	f000 f939 	bl	80081f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f7e:	f000 fc67 	bl	8008850 <xTaskResumeAll>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d189      	bne.n	8007e9c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007f88:	4b0f      	ldr	r3, [pc, #60]	@ (8007fc8 <xQueueReceive+0x1c0>)
 8007f8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f8e:	601a      	str	r2, [r3, #0]
 8007f90:	f3bf 8f4f 	dsb	sy
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	e780      	b.n	8007e9c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007f9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f9c:	f000 f928 	bl	80081f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fa0:	f000 fc56 	bl	8008850 <xTaskResumeAll>
 8007fa4:	e77a      	b.n	8007e9c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007fa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fa8:	f000 f922 	bl	80081f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fac:	f000 fc50 	bl	8008850 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007fb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fb2:	f000 f96f 	bl	8008294 <prvIsQueueEmpty>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f43f af6f 	beq.w	8007e9c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007fbe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3730      	adds	r7, #48	@ 0x30
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bd80      	pop	{r7, pc}
 8007fc8:	e000ed04 	.word	0xe000ed04

08007fcc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b08e      	sub	sp, #56	@ 0x38
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	60f8      	str	r0, [r7, #12]
 8007fd4:	60b9      	str	r1, [r7, #8]
 8007fd6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d10b      	bne.n	8007ffa <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe6:	f383 8811 	msr	BASEPRI, r3
 8007fea:	f3bf 8f6f 	isb	sy
 8007fee:	f3bf 8f4f 	dsb	sy
 8007ff2:	623b      	str	r3, [r7, #32]
}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop
 8007ff8:	e7fd      	b.n	8007ff6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d103      	bne.n	8008008 <xQueueReceiveFromISR+0x3c>
 8008000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008004:	2b00      	cmp	r3, #0
 8008006:	d101      	bne.n	800800c <xQueueReceiveFromISR+0x40>
 8008008:	2301      	movs	r3, #1
 800800a:	e000      	b.n	800800e <xQueueReceiveFromISR+0x42>
 800800c:	2300      	movs	r3, #0
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10b      	bne.n	800802a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008016:	f383 8811 	msr	BASEPRI, r3
 800801a:	f3bf 8f6f 	isb	sy
 800801e:	f3bf 8f4f 	dsb	sy
 8008022:	61fb      	str	r3, [r7, #28]
}
 8008024:	bf00      	nop
 8008026:	bf00      	nop
 8008028:	e7fd      	b.n	8008026 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800802a:	f001 fe35 	bl	8009c98 <vPortValidateInterruptPriority>
	__asm volatile
 800802e:	f3ef 8211 	mrs	r2, BASEPRI
 8008032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008036:	f383 8811 	msr	BASEPRI, r3
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	f3bf 8f4f 	dsb	sy
 8008042:	61ba      	str	r2, [r7, #24]
 8008044:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008046:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008048:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800804a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800804c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008052:	2b00      	cmp	r3, #0
 8008054:	d02f      	beq.n	80080b6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008058:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800805c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008060:	68b9      	ldr	r1, [r7, #8]
 8008062:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008064:	f000 f89e 	bl	80081a4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800806a:	1e5a      	subs	r2, r3, #1
 800806c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008070:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008078:	d112      	bne.n	80080a0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d016      	beq.n	80080b0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008084:	3310      	adds	r3, #16
 8008086:	4618      	mov	r0, r3
 8008088:	f000 fdfa 	bl	8008c80 <xTaskRemoveFromEventList>
 800808c:	4603      	mov	r3, r0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00e      	beq.n	80080b0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00b      	beq.n	80080b0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2201      	movs	r2, #1
 800809c:	601a      	str	r2, [r3, #0]
 800809e:	e007      	b.n	80080b0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80080a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080a4:	3301      	adds	r3, #1
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	b25a      	sxtb	r2, r3
 80080aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80080b0:	2301      	movs	r3, #1
 80080b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080b4:	e001      	b.n	80080ba <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80080b6:	2300      	movs	r3, #0
 80080b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080bc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	f383 8811 	msr	BASEPRI, r3
}
 80080c4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3738      	adds	r7, #56	@ 0x38
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}

080080d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b086      	sub	sp, #24
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80080dc:	2300      	movs	r3, #0
 80080de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10d      	bne.n	800810a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d14d      	bne.n	8008192 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	4618      	mov	r0, r3
 80080fc:	f000 ff9e 	bl	800903c <xTaskPriorityDisinherit>
 8008100:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2200      	movs	r2, #0
 8008106:	609a      	str	r2, [r3, #8]
 8008108:	e043      	b.n	8008192 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d119      	bne.n	8008144 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6858      	ldr	r0, [r3, #4]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008118:	461a      	mov	r2, r3
 800811a:	68b9      	ldr	r1, [r7, #8]
 800811c:	f002 fecb 	bl	800aeb6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	685a      	ldr	r2, [r3, #4]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008128:	441a      	add	r2, r3
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	685a      	ldr	r2, [r3, #4]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	429a      	cmp	r2, r3
 8008138:	d32b      	bcc.n	8008192 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	605a      	str	r2, [r3, #4]
 8008142:	e026      	b.n	8008192 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	68d8      	ldr	r0, [r3, #12]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814c:	461a      	mov	r2, r3
 800814e:	68b9      	ldr	r1, [r7, #8]
 8008150:	f002 feb1 	bl	800aeb6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	68da      	ldr	r2, [r3, #12]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800815c:	425b      	negs	r3, r3
 800815e:	441a      	add	r2, r3
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	68da      	ldr	r2, [r3, #12]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	429a      	cmp	r2, r3
 800816e:	d207      	bcs.n	8008180 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	689a      	ldr	r2, [r3, #8]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008178:	425b      	negs	r3, r3
 800817a:	441a      	add	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2b02      	cmp	r3, #2
 8008184:	d105      	bne.n	8008192 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d002      	beq.n	8008192 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	3b01      	subs	r3, #1
 8008190:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800819a:	697b      	ldr	r3, [r7, #20]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3718      	adds	r7, #24
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b082      	sub	sp, #8
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d018      	beq.n	80081e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	68da      	ldr	r2, [r3, #12]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081be:	441a      	add	r2, r3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	68da      	ldr	r2, [r3, #12]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d303      	bcc.n	80081d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	68d9      	ldr	r1, [r3, #12]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081e0:	461a      	mov	r2, r3
 80081e2:	6838      	ldr	r0, [r7, #0]
 80081e4:	f002 fe67 	bl	800aeb6 <memcpy>
	}
}
 80081e8:	bf00      	nop
 80081ea:	3708      	adds	r7, #8
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80081f8:	f001 fc6e 	bl	8009ad8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008202:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008204:	e011      	b.n	800822a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800820a:	2b00      	cmp	r3, #0
 800820c:	d012      	beq.n	8008234 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	3324      	adds	r3, #36	@ 0x24
 8008212:	4618      	mov	r0, r3
 8008214:	f000 fd34 	bl	8008c80 <xTaskRemoveFromEventList>
 8008218:	4603      	mov	r3, r0
 800821a:	2b00      	cmp	r3, #0
 800821c:	d001      	beq.n	8008222 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800821e:	f000 fe0d 	bl	8008e3c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008222:	7bfb      	ldrb	r3, [r7, #15]
 8008224:	3b01      	subs	r3, #1
 8008226:	b2db      	uxtb	r3, r3
 8008228:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800822a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800822e:	2b00      	cmp	r3, #0
 8008230:	dce9      	bgt.n	8008206 <prvUnlockQueue+0x16>
 8008232:	e000      	b.n	8008236 <prvUnlockQueue+0x46>
					break;
 8008234:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	22ff      	movs	r2, #255	@ 0xff
 800823a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800823e:	f001 fc7d 	bl	8009b3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008242:	f001 fc49 	bl	8009ad8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800824c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800824e:	e011      	b.n	8008274 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d012      	beq.n	800827e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	3310      	adds	r3, #16
 800825c:	4618      	mov	r0, r3
 800825e:	f000 fd0f 	bl	8008c80 <xTaskRemoveFromEventList>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d001      	beq.n	800826c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008268:	f000 fde8 	bl	8008e3c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800826c:	7bbb      	ldrb	r3, [r7, #14]
 800826e:	3b01      	subs	r3, #1
 8008270:	b2db      	uxtb	r3, r3
 8008272:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008274:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008278:	2b00      	cmp	r3, #0
 800827a:	dce9      	bgt.n	8008250 <prvUnlockQueue+0x60>
 800827c:	e000      	b.n	8008280 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800827e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	22ff      	movs	r2, #255	@ 0xff
 8008284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008288:	f001 fc58 	bl	8009b3c <vPortExitCritical>
}
 800828c:	bf00      	nop
 800828e:	3710      	adds	r7, #16
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800829c:	f001 fc1c 	bl	8009ad8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d102      	bne.n	80082ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80082a8:	2301      	movs	r3, #1
 80082aa:	60fb      	str	r3, [r7, #12]
 80082ac:	e001      	b.n	80082b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80082ae:	2300      	movs	r3, #0
 80082b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80082b2:	f001 fc43 	bl	8009b3c <vPortExitCritical>

	return xReturn;
 80082b6:	68fb      	ldr	r3, [r7, #12]
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3710      	adds	r7, #16
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}

080082c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80082c8:	f001 fc06 	bl	8009ad8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d102      	bne.n	80082de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80082d8:	2301      	movs	r3, #1
 80082da:	60fb      	str	r3, [r7, #12]
 80082dc:	e001      	b.n	80082e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80082de:	2300      	movs	r3, #0
 80082e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80082e2:	f001 fc2b 	bl	8009b3c <vPortExitCritical>

	return xReturn;
 80082e6:	68fb      	ldr	r3, [r7, #12]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80082f0:	b480      	push	{r7}
 80082f2:	b085      	sub	sp, #20
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80082fa:	2300      	movs	r3, #0
 80082fc:	60fb      	str	r3, [r7, #12]
 80082fe:	e014      	b.n	800832a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008300:	4a0f      	ldr	r2, [pc, #60]	@ (8008340 <vQueueAddToRegistry+0x50>)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10b      	bne.n	8008324 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800830c:	490c      	ldr	r1, [pc, #48]	@ (8008340 <vQueueAddToRegistry+0x50>)
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	683a      	ldr	r2, [r7, #0]
 8008312:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008316:	4a0a      	ldr	r2, [pc, #40]	@ (8008340 <vQueueAddToRegistry+0x50>)
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	00db      	lsls	r3, r3, #3
 800831c:	4413      	add	r3, r2
 800831e:	687a      	ldr	r2, [r7, #4]
 8008320:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008322:	e006      	b.n	8008332 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	3301      	adds	r3, #1
 8008328:	60fb      	str	r3, [r7, #12]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2b07      	cmp	r3, #7
 800832e:	d9e7      	bls.n	8008300 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008330:	bf00      	nop
 8008332:	bf00      	nop
 8008334:	3714      	adds	r7, #20
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	20000b0c 	.word	0x20000b0c

08008344 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008344:	b580      	push	{r7, lr}
 8008346:	b086      	sub	sp, #24
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008354:	f001 fbc0 	bl	8009ad8 <vPortEnterCritical>
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800835e:	b25b      	sxtb	r3, r3
 8008360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008364:	d103      	bne.n	800836e <vQueueWaitForMessageRestricted+0x2a>
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	2200      	movs	r2, #0
 800836a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008374:	b25b      	sxtb	r3, r3
 8008376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800837a:	d103      	bne.n	8008384 <vQueueWaitForMessageRestricted+0x40>
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	2200      	movs	r2, #0
 8008380:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008384:	f001 fbda 	bl	8009b3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800838c:	2b00      	cmp	r3, #0
 800838e:	d106      	bne.n	800839e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	3324      	adds	r3, #36	@ 0x24
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	68b9      	ldr	r1, [r7, #8]
 8008398:	4618      	mov	r0, r3
 800839a:	f000 fc45 	bl	8008c28 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800839e:	6978      	ldr	r0, [r7, #20]
 80083a0:	f7ff ff26 	bl	80081f0 <prvUnlockQueue>
	}
 80083a4:	bf00      	nop
 80083a6:	3718      	adds	r7, #24
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b08e      	sub	sp, #56	@ 0x38
 80083b0:	af04      	add	r7, sp, #16
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	607a      	str	r2, [r7, #4]
 80083b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80083ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10b      	bne.n	80083d8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80083c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c4:	f383 8811 	msr	BASEPRI, r3
 80083c8:	f3bf 8f6f 	isb	sy
 80083cc:	f3bf 8f4f 	dsb	sy
 80083d0:	623b      	str	r3, [r7, #32]
}
 80083d2:	bf00      	nop
 80083d4:	bf00      	nop
 80083d6:	e7fd      	b.n	80083d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80083d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10b      	bne.n	80083f6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	61fb      	str	r3, [r7, #28]
}
 80083f0:	bf00      	nop
 80083f2:	bf00      	nop
 80083f4:	e7fd      	b.n	80083f2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80083f6:	235c      	movs	r3, #92	@ 0x5c
 80083f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80083fe:	d00b      	beq.n	8008418 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	61bb      	str	r3, [r7, #24]
}
 8008412:	bf00      	nop
 8008414:	bf00      	nop
 8008416:	e7fd      	b.n	8008414 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008418:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800841a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800841c:	2b00      	cmp	r3, #0
 800841e:	d01e      	beq.n	800845e <xTaskCreateStatic+0xb2>
 8008420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008422:	2b00      	cmp	r3, #0
 8008424:	d01b      	beq.n	800845e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008428:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800842a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800842e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008432:	2202      	movs	r2, #2
 8008434:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008438:	2300      	movs	r3, #0
 800843a:	9303      	str	r3, [sp, #12]
 800843c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843e:	9302      	str	r3, [sp, #8]
 8008440:	f107 0314 	add.w	r3, r7, #20
 8008444:	9301      	str	r3, [sp, #4]
 8008446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008448:	9300      	str	r3, [sp, #0]
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	68b9      	ldr	r1, [r7, #8]
 8008450:	68f8      	ldr	r0, [r7, #12]
 8008452:	f000 f850 	bl	80084f6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008456:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008458:	f000 f8de 	bl	8008618 <prvAddNewTaskToReadyList>
 800845c:	e001      	b.n	8008462 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800845e:	2300      	movs	r3, #0
 8008460:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008462:	697b      	ldr	r3, [r7, #20]
	}
 8008464:	4618      	mov	r0, r3
 8008466:	3728      	adds	r7, #40	@ 0x28
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800846c:	b580      	push	{r7, lr}
 800846e:	b08c      	sub	sp, #48	@ 0x30
 8008470:	af04      	add	r7, sp, #16
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	603b      	str	r3, [r7, #0]
 8008478:	4613      	mov	r3, r2
 800847a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800847c:	88fb      	ldrh	r3, [r7, #6]
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	4618      	mov	r0, r3
 8008482:	f001 fc4b 	bl	8009d1c <pvPortMalloc>
 8008486:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d00e      	beq.n	80084ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800848e:	205c      	movs	r0, #92	@ 0x5c
 8008490:	f001 fc44 	bl	8009d1c <pvPortMalloc>
 8008494:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d003      	beq.n	80084a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800849c:	69fb      	ldr	r3, [r7, #28]
 800849e:	697a      	ldr	r2, [r7, #20]
 80084a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80084a2:	e005      	b.n	80084b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80084a4:	6978      	ldr	r0, [r7, #20]
 80084a6:	f001 fd07 	bl	8009eb8 <vPortFree>
 80084aa:	e001      	b.n	80084b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80084ac:	2300      	movs	r3, #0
 80084ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d017      	beq.n	80084e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80084be:	88fa      	ldrh	r2, [r7, #6]
 80084c0:	2300      	movs	r3, #0
 80084c2:	9303      	str	r3, [sp, #12]
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	9302      	str	r3, [sp, #8]
 80084c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ca:	9301      	str	r3, [sp, #4]
 80084cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	68b9      	ldr	r1, [r7, #8]
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	f000 f80e 	bl	80084f6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80084da:	69f8      	ldr	r0, [r7, #28]
 80084dc:	f000 f89c 	bl	8008618 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80084e0:	2301      	movs	r3, #1
 80084e2:	61bb      	str	r3, [r7, #24]
 80084e4:	e002      	b.n	80084ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80084e6:	f04f 33ff 	mov.w	r3, #4294967295
 80084ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80084ec:	69bb      	ldr	r3, [r7, #24]
	}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3720      	adds	r7, #32
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b088      	sub	sp, #32
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	60f8      	str	r0, [r7, #12]
 80084fe:	60b9      	str	r1, [r7, #8]
 8008500:	607a      	str	r2, [r7, #4]
 8008502:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	461a      	mov	r2, r3
 800850e:	21a5      	movs	r1, #165	@ 0xa5
 8008510:	f002 fc52 	bl	800adb8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008516:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800851e:	3b01      	subs	r3, #1
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	4413      	add	r3, r2
 8008524:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	f023 0307 	bic.w	r3, r3, #7
 800852c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	f003 0307 	and.w	r3, r3, #7
 8008534:	2b00      	cmp	r3, #0
 8008536:	d00b      	beq.n	8008550 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800853c:	f383 8811 	msr	BASEPRI, r3
 8008540:	f3bf 8f6f 	isb	sy
 8008544:	f3bf 8f4f 	dsb	sy
 8008548:	617b      	str	r3, [r7, #20]
}
 800854a:	bf00      	nop
 800854c:	bf00      	nop
 800854e:	e7fd      	b.n	800854c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d01f      	beq.n	8008596 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008556:	2300      	movs	r3, #0
 8008558:	61fb      	str	r3, [r7, #28]
 800855a:	e012      	b.n	8008582 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	69fb      	ldr	r3, [r7, #28]
 8008560:	4413      	add	r3, r2
 8008562:	7819      	ldrb	r1, [r3, #0]
 8008564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	4413      	add	r3, r2
 800856a:	3334      	adds	r3, #52	@ 0x34
 800856c:	460a      	mov	r2, r1
 800856e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	69fb      	ldr	r3, [r7, #28]
 8008574:	4413      	add	r3, r2
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d006      	beq.n	800858a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	3301      	adds	r3, #1
 8008580:	61fb      	str	r3, [r7, #28]
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	2b0f      	cmp	r3, #15
 8008586:	d9e9      	bls.n	800855c <prvInitialiseNewTask+0x66>
 8008588:	e000      	b.n	800858c <prvInitialiseNewTask+0x96>
			{
				break;
 800858a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800858c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858e:	2200      	movs	r2, #0
 8008590:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008594:	e003      	b.n	800859e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008598:	2200      	movs	r2, #0
 800859a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800859e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a0:	2b37      	cmp	r3, #55	@ 0x37
 80085a2:	d901      	bls.n	80085a8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80085a4:	2337      	movs	r3, #55	@ 0x37
 80085a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80085a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085ac:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085b2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80085b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b6:	2200      	movs	r2, #0
 80085b8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80085ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085bc:	3304      	adds	r3, #4
 80085be:	4618      	mov	r0, r3
 80085c0:	f7ff f8a8 	bl	8007714 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80085c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c6:	3318      	adds	r3, #24
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7ff f8a3 	bl	8007714 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80085ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80085da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80085de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085e2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80085e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e6:	2200      	movs	r2, #0
 80085e8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80085ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80085f2:	683a      	ldr	r2, [r7, #0]
 80085f4:	68f9      	ldr	r1, [r7, #12]
 80085f6:	69b8      	ldr	r0, [r7, #24]
 80085f8:	f001 f93e 	bl	8009878 <pxPortInitialiseStack>
 80085fc:	4602      	mov	r2, r0
 80085fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008600:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008604:	2b00      	cmp	r3, #0
 8008606:	d002      	beq.n	800860e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800860a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800860c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800860e:	bf00      	nop
 8008610:	3720      	adds	r7, #32
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
	...

08008618 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008620:	f001 fa5a 	bl	8009ad8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008624:	4b2d      	ldr	r3, [pc, #180]	@ (80086dc <prvAddNewTaskToReadyList+0xc4>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3301      	adds	r3, #1
 800862a:	4a2c      	ldr	r2, [pc, #176]	@ (80086dc <prvAddNewTaskToReadyList+0xc4>)
 800862c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800862e:	4b2c      	ldr	r3, [pc, #176]	@ (80086e0 <prvAddNewTaskToReadyList+0xc8>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d109      	bne.n	800864a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008636:	4a2a      	ldr	r2, [pc, #168]	@ (80086e0 <prvAddNewTaskToReadyList+0xc8>)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800863c:	4b27      	ldr	r3, [pc, #156]	@ (80086dc <prvAddNewTaskToReadyList+0xc4>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2b01      	cmp	r3, #1
 8008642:	d110      	bne.n	8008666 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008644:	f000 fc1e 	bl	8008e84 <prvInitialiseTaskLists>
 8008648:	e00d      	b.n	8008666 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800864a:	4b26      	ldr	r3, [pc, #152]	@ (80086e4 <prvAddNewTaskToReadyList+0xcc>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d109      	bne.n	8008666 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008652:	4b23      	ldr	r3, [pc, #140]	@ (80086e0 <prvAddNewTaskToReadyList+0xc8>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800865c:	429a      	cmp	r2, r3
 800865e:	d802      	bhi.n	8008666 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008660:	4a1f      	ldr	r2, [pc, #124]	@ (80086e0 <prvAddNewTaskToReadyList+0xc8>)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008666:	4b20      	ldr	r3, [pc, #128]	@ (80086e8 <prvAddNewTaskToReadyList+0xd0>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	3301      	adds	r3, #1
 800866c:	4a1e      	ldr	r2, [pc, #120]	@ (80086e8 <prvAddNewTaskToReadyList+0xd0>)
 800866e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008670:	4b1d      	ldr	r3, [pc, #116]	@ (80086e8 <prvAddNewTaskToReadyList+0xd0>)
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800867c:	4b1b      	ldr	r3, [pc, #108]	@ (80086ec <prvAddNewTaskToReadyList+0xd4>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	429a      	cmp	r2, r3
 8008682:	d903      	bls.n	800868c <prvAddNewTaskToReadyList+0x74>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008688:	4a18      	ldr	r2, [pc, #96]	@ (80086ec <prvAddNewTaskToReadyList+0xd4>)
 800868a:	6013      	str	r3, [r2, #0]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008690:	4613      	mov	r3, r2
 8008692:	009b      	lsls	r3, r3, #2
 8008694:	4413      	add	r3, r2
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	4a15      	ldr	r2, [pc, #84]	@ (80086f0 <prvAddNewTaskToReadyList+0xd8>)
 800869a:	441a      	add	r2, r3
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	3304      	adds	r3, #4
 80086a0:	4619      	mov	r1, r3
 80086a2:	4610      	mov	r0, r2
 80086a4:	f7ff f843 	bl	800772e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80086a8:	f001 fa48 	bl	8009b3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80086ac:	4b0d      	ldr	r3, [pc, #52]	@ (80086e4 <prvAddNewTaskToReadyList+0xcc>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00e      	beq.n	80086d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80086b4:	4b0a      	ldr	r3, [pc, #40]	@ (80086e0 <prvAddNewTaskToReadyList+0xc8>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086be:	429a      	cmp	r2, r3
 80086c0:	d207      	bcs.n	80086d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80086c2:	4b0c      	ldr	r3, [pc, #48]	@ (80086f4 <prvAddNewTaskToReadyList+0xdc>)
 80086c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086c8:	601a      	str	r2, [r3, #0]
 80086ca:	f3bf 8f4f 	dsb	sy
 80086ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086d2:	bf00      	nop
 80086d4:	3708      	adds	r7, #8
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
 80086da:	bf00      	nop
 80086dc:	20001020 	.word	0x20001020
 80086e0:	20000b4c 	.word	0x20000b4c
 80086e4:	2000102c 	.word	0x2000102c
 80086e8:	2000103c 	.word	0x2000103c
 80086ec:	20001028 	.word	0x20001028
 80086f0:	20000b50 	.word	0x20000b50
 80086f4:	e000ed04 	.word	0xe000ed04

080086f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008700:	2300      	movs	r3, #0
 8008702:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d018      	beq.n	800873c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800870a:	4b14      	ldr	r3, [pc, #80]	@ (800875c <vTaskDelay+0x64>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d00b      	beq.n	800872a <vTaskDelay+0x32>
	__asm volatile
 8008712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008716:	f383 8811 	msr	BASEPRI, r3
 800871a:	f3bf 8f6f 	isb	sy
 800871e:	f3bf 8f4f 	dsb	sy
 8008722:	60bb      	str	r3, [r7, #8]
}
 8008724:	bf00      	nop
 8008726:	bf00      	nop
 8008728:	e7fd      	b.n	8008726 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800872a:	f000 f883 	bl	8008834 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800872e:	2100      	movs	r1, #0
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 fcf3 	bl	800911c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008736:	f000 f88b 	bl	8008850 <xTaskResumeAll>
 800873a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d107      	bne.n	8008752 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008742:	4b07      	ldr	r3, [pc, #28]	@ (8008760 <vTaskDelay+0x68>)
 8008744:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008748:	601a      	str	r2, [r3, #0]
 800874a:	f3bf 8f4f 	dsb	sy
 800874e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008752:	bf00      	nop
 8008754:	3710      	adds	r7, #16
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	20001048 	.word	0x20001048
 8008760:	e000ed04 	.word	0xe000ed04

08008764 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b08a      	sub	sp, #40	@ 0x28
 8008768:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800876a:	2300      	movs	r3, #0
 800876c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800876e:	2300      	movs	r3, #0
 8008770:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008772:	463a      	mov	r2, r7
 8008774:	1d39      	adds	r1, r7, #4
 8008776:	f107 0308 	add.w	r3, r7, #8
 800877a:	4618      	mov	r0, r3
 800877c:	f7fe ff76 	bl	800766c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008780:	6839      	ldr	r1, [r7, #0]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	68ba      	ldr	r2, [r7, #8]
 8008786:	9202      	str	r2, [sp, #8]
 8008788:	9301      	str	r3, [sp, #4]
 800878a:	2300      	movs	r3, #0
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	2300      	movs	r3, #0
 8008790:	460a      	mov	r2, r1
 8008792:	4922      	ldr	r1, [pc, #136]	@ (800881c <vTaskStartScheduler+0xb8>)
 8008794:	4822      	ldr	r0, [pc, #136]	@ (8008820 <vTaskStartScheduler+0xbc>)
 8008796:	f7ff fe09 	bl	80083ac <xTaskCreateStatic>
 800879a:	4603      	mov	r3, r0
 800879c:	4a21      	ldr	r2, [pc, #132]	@ (8008824 <vTaskStartScheduler+0xc0>)
 800879e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80087a0:	4b20      	ldr	r3, [pc, #128]	@ (8008824 <vTaskStartScheduler+0xc0>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d002      	beq.n	80087ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80087a8:	2301      	movs	r3, #1
 80087aa:	617b      	str	r3, [r7, #20]
 80087ac:	e001      	b.n	80087b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80087ae:	2300      	movs	r3, #0
 80087b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d102      	bne.n	80087be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80087b8:	f000 fd04 	bl	80091c4 <xTimerCreateTimerTask>
 80087bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	d116      	bne.n	80087f2 <vTaskStartScheduler+0x8e>
	__asm volatile
 80087c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c8:	f383 8811 	msr	BASEPRI, r3
 80087cc:	f3bf 8f6f 	isb	sy
 80087d0:	f3bf 8f4f 	dsb	sy
 80087d4:	613b      	str	r3, [r7, #16]
}
 80087d6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80087d8:	4b13      	ldr	r3, [pc, #76]	@ (8008828 <vTaskStartScheduler+0xc4>)
 80087da:	f04f 32ff 	mov.w	r2, #4294967295
 80087de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80087e0:	4b12      	ldr	r3, [pc, #72]	@ (800882c <vTaskStartScheduler+0xc8>)
 80087e2:	2201      	movs	r2, #1
 80087e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80087e6:	4b12      	ldr	r3, [pc, #72]	@ (8008830 <vTaskStartScheduler+0xcc>)
 80087e8:	2200      	movs	r2, #0
 80087ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80087ec:	f001 f8d0 	bl	8009990 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80087f0:	e00f      	b.n	8008812 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f8:	d10b      	bne.n	8008812 <vTaskStartScheduler+0xae>
	__asm volatile
 80087fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fe:	f383 8811 	msr	BASEPRI, r3
 8008802:	f3bf 8f6f 	isb	sy
 8008806:	f3bf 8f4f 	dsb	sy
 800880a:	60fb      	str	r3, [r7, #12]
}
 800880c:	bf00      	nop
 800880e:	bf00      	nop
 8008810:	e7fd      	b.n	800880e <vTaskStartScheduler+0xaa>
}
 8008812:	bf00      	nop
 8008814:	3718      	adds	r7, #24
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	0800ce70 	.word	0x0800ce70
 8008820:	08008e55 	.word	0x08008e55
 8008824:	20001044 	.word	0x20001044
 8008828:	20001040 	.word	0x20001040
 800882c:	2000102c 	.word	0x2000102c
 8008830:	20001024 	.word	0x20001024

08008834 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008834:	b480      	push	{r7}
 8008836:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008838:	4b04      	ldr	r3, [pc, #16]	@ (800884c <vTaskSuspendAll+0x18>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	3301      	adds	r3, #1
 800883e:	4a03      	ldr	r2, [pc, #12]	@ (800884c <vTaskSuspendAll+0x18>)
 8008840:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008842:	bf00      	nop
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr
 800884c:	20001048 	.word	0x20001048

08008850 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008856:	2300      	movs	r3, #0
 8008858:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800885a:	2300      	movs	r3, #0
 800885c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800885e:	4b42      	ldr	r3, [pc, #264]	@ (8008968 <xTaskResumeAll+0x118>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10b      	bne.n	800887e <xTaskResumeAll+0x2e>
	__asm volatile
 8008866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f3bf 8f4f 	dsb	sy
 8008876:	603b      	str	r3, [r7, #0]
}
 8008878:	bf00      	nop
 800887a:	bf00      	nop
 800887c:	e7fd      	b.n	800887a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800887e:	f001 f92b 	bl	8009ad8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008882:	4b39      	ldr	r3, [pc, #228]	@ (8008968 <xTaskResumeAll+0x118>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	3b01      	subs	r3, #1
 8008888:	4a37      	ldr	r2, [pc, #220]	@ (8008968 <xTaskResumeAll+0x118>)
 800888a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800888c:	4b36      	ldr	r3, [pc, #216]	@ (8008968 <xTaskResumeAll+0x118>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d162      	bne.n	800895a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008894:	4b35      	ldr	r3, [pc, #212]	@ (800896c <xTaskResumeAll+0x11c>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d05e      	beq.n	800895a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800889c:	e02f      	b.n	80088fe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800889e:	4b34      	ldr	r3, [pc, #208]	@ (8008970 <xTaskResumeAll+0x120>)
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	3318      	adds	r3, #24
 80088aa:	4618      	mov	r0, r3
 80088ac:	f7fe ff9c 	bl	80077e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	3304      	adds	r3, #4
 80088b4:	4618      	mov	r0, r3
 80088b6:	f7fe ff97 	bl	80077e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088be:	4b2d      	ldr	r3, [pc, #180]	@ (8008974 <xTaskResumeAll+0x124>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d903      	bls.n	80088ce <xTaskResumeAll+0x7e>
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ca:	4a2a      	ldr	r2, [pc, #168]	@ (8008974 <xTaskResumeAll+0x124>)
 80088cc:	6013      	str	r3, [r2, #0]
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088d2:	4613      	mov	r3, r2
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4413      	add	r3, r2
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	4a27      	ldr	r2, [pc, #156]	@ (8008978 <xTaskResumeAll+0x128>)
 80088dc:	441a      	add	r2, r3
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	3304      	adds	r3, #4
 80088e2:	4619      	mov	r1, r3
 80088e4:	4610      	mov	r0, r2
 80088e6:	f7fe ff22 	bl	800772e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ee:	4b23      	ldr	r3, [pc, #140]	@ (800897c <xTaskResumeAll+0x12c>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f4:	429a      	cmp	r2, r3
 80088f6:	d302      	bcc.n	80088fe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80088f8:	4b21      	ldr	r3, [pc, #132]	@ (8008980 <xTaskResumeAll+0x130>)
 80088fa:	2201      	movs	r2, #1
 80088fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008970 <xTaskResumeAll+0x120>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1cb      	bne.n	800889e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d001      	beq.n	8008910 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800890c:	f000 fb58 	bl	8008fc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008910:	4b1c      	ldr	r3, [pc, #112]	@ (8008984 <xTaskResumeAll+0x134>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d010      	beq.n	800893e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800891c:	f000 f846 	bl	80089ac <xTaskIncrementTick>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d002      	beq.n	800892c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008926:	4b16      	ldr	r3, [pc, #88]	@ (8008980 <xTaskResumeAll+0x130>)
 8008928:	2201      	movs	r2, #1
 800892a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	3b01      	subs	r3, #1
 8008930:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d1f1      	bne.n	800891c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008938:	4b12      	ldr	r3, [pc, #72]	@ (8008984 <xTaskResumeAll+0x134>)
 800893a:	2200      	movs	r2, #0
 800893c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800893e:	4b10      	ldr	r3, [pc, #64]	@ (8008980 <xTaskResumeAll+0x130>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d009      	beq.n	800895a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008946:	2301      	movs	r3, #1
 8008948:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800894a:	4b0f      	ldr	r3, [pc, #60]	@ (8008988 <xTaskResumeAll+0x138>)
 800894c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008950:	601a      	str	r2, [r3, #0]
 8008952:	f3bf 8f4f 	dsb	sy
 8008956:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800895a:	f001 f8ef 	bl	8009b3c <vPortExitCritical>

	return xAlreadyYielded;
 800895e:	68bb      	ldr	r3, [r7, #8]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	20001048 	.word	0x20001048
 800896c:	20001020 	.word	0x20001020
 8008970:	20000fe0 	.word	0x20000fe0
 8008974:	20001028 	.word	0x20001028
 8008978:	20000b50 	.word	0x20000b50
 800897c:	20000b4c 	.word	0x20000b4c
 8008980:	20001034 	.word	0x20001034
 8008984:	20001030 	.word	0x20001030
 8008988:	e000ed04 	.word	0xe000ed04

0800898c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008992:	4b05      	ldr	r3, [pc, #20]	@ (80089a8 <xTaskGetTickCount+0x1c>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008998:	687b      	ldr	r3, [r7, #4]
}
 800899a:	4618      	mov	r0, r3
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr
 80089a6:	bf00      	nop
 80089a8:	20001024 	.word	0x20001024

080089ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b086      	sub	sp, #24
 80089b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80089b2:	2300      	movs	r3, #0
 80089b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089b6:	4b4f      	ldr	r3, [pc, #316]	@ (8008af4 <xTaskIncrementTick+0x148>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f040 8090 	bne.w	8008ae0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80089c0:	4b4d      	ldr	r3, [pc, #308]	@ (8008af8 <xTaskIncrementTick+0x14c>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3301      	adds	r3, #1
 80089c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80089c8:	4a4b      	ldr	r2, [pc, #300]	@ (8008af8 <xTaskIncrementTick+0x14c>)
 80089ca:	693b      	ldr	r3, [r7, #16]
 80089cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d121      	bne.n	8008a18 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80089d4:	4b49      	ldr	r3, [pc, #292]	@ (8008afc <xTaskIncrementTick+0x150>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00b      	beq.n	80089f6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80089de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	603b      	str	r3, [r7, #0]
}
 80089f0:	bf00      	nop
 80089f2:	bf00      	nop
 80089f4:	e7fd      	b.n	80089f2 <xTaskIncrementTick+0x46>
 80089f6:	4b41      	ldr	r3, [pc, #260]	@ (8008afc <xTaskIncrementTick+0x150>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	60fb      	str	r3, [r7, #12]
 80089fc:	4b40      	ldr	r3, [pc, #256]	@ (8008b00 <xTaskIncrementTick+0x154>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a3e      	ldr	r2, [pc, #248]	@ (8008afc <xTaskIncrementTick+0x150>)
 8008a02:	6013      	str	r3, [r2, #0]
 8008a04:	4a3e      	ldr	r2, [pc, #248]	@ (8008b00 <xTaskIncrementTick+0x154>)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6013      	str	r3, [r2, #0]
 8008a0a:	4b3e      	ldr	r3, [pc, #248]	@ (8008b04 <xTaskIncrementTick+0x158>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	3301      	adds	r3, #1
 8008a10:	4a3c      	ldr	r2, [pc, #240]	@ (8008b04 <xTaskIncrementTick+0x158>)
 8008a12:	6013      	str	r3, [r2, #0]
 8008a14:	f000 fad4 	bl	8008fc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a18:	4b3b      	ldr	r3, [pc, #236]	@ (8008b08 <xTaskIncrementTick+0x15c>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	693a      	ldr	r2, [r7, #16]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d349      	bcc.n	8008ab6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a22:	4b36      	ldr	r3, [pc, #216]	@ (8008afc <xTaskIncrementTick+0x150>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d104      	bne.n	8008a36 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a2c:	4b36      	ldr	r3, [pc, #216]	@ (8008b08 <xTaskIncrementTick+0x15c>)
 8008a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a32:	601a      	str	r2, [r3, #0]
					break;
 8008a34:	e03f      	b.n	8008ab6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a36:	4b31      	ldr	r3, [pc, #196]	@ (8008afc <xTaskIncrementTick+0x150>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d203      	bcs.n	8008a56 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008a4e:	4a2e      	ldr	r2, [pc, #184]	@ (8008b08 <xTaskIncrementTick+0x15c>)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008a54:	e02f      	b.n	8008ab6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	3304      	adds	r3, #4
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7fe fec4 	bl	80077e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d004      	beq.n	8008a72 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	3318      	adds	r3, #24
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f7fe febb 	bl	80077e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a76:	4b25      	ldr	r3, [pc, #148]	@ (8008b0c <xTaskIncrementTick+0x160>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d903      	bls.n	8008a86 <xTaskIncrementTick+0xda>
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a82:	4a22      	ldr	r2, [pc, #136]	@ (8008b0c <xTaskIncrementTick+0x160>)
 8008a84:	6013      	str	r3, [r2, #0]
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	4413      	add	r3, r2
 8008a90:	009b      	lsls	r3, r3, #2
 8008a92:	4a1f      	ldr	r2, [pc, #124]	@ (8008b10 <xTaskIncrementTick+0x164>)
 8008a94:	441a      	add	r2, r3
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	3304      	adds	r3, #4
 8008a9a:	4619      	mov	r1, r3
 8008a9c:	4610      	mov	r0, r2
 8008a9e:	f7fe fe46 	bl	800772e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8008b14 <xTaskIncrementTick+0x168>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d3b8      	bcc.n	8008a22 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ab4:	e7b5      	b.n	8008a22 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ab6:	4b17      	ldr	r3, [pc, #92]	@ (8008b14 <xTaskIncrementTick+0x168>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008abc:	4914      	ldr	r1, [pc, #80]	@ (8008b10 <xTaskIncrementTick+0x164>)
 8008abe:	4613      	mov	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	4413      	add	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	440b      	add	r3, r1
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d901      	bls.n	8008ad2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008ad2:	4b11      	ldr	r3, [pc, #68]	@ (8008b18 <xTaskIncrementTick+0x16c>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d007      	beq.n	8008aea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008ada:	2301      	movs	r3, #1
 8008adc:	617b      	str	r3, [r7, #20]
 8008ade:	e004      	b.n	8008aea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8008b1c <xTaskIncrementTick+0x170>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	4a0d      	ldr	r2, [pc, #52]	@ (8008b1c <xTaskIncrementTick+0x170>)
 8008ae8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008aea:	697b      	ldr	r3, [r7, #20]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3718      	adds	r7, #24
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	20001048 	.word	0x20001048
 8008af8:	20001024 	.word	0x20001024
 8008afc:	20000fd8 	.word	0x20000fd8
 8008b00:	20000fdc 	.word	0x20000fdc
 8008b04:	20001038 	.word	0x20001038
 8008b08:	20001040 	.word	0x20001040
 8008b0c:	20001028 	.word	0x20001028
 8008b10:	20000b50 	.word	0x20000b50
 8008b14:	20000b4c 	.word	0x20000b4c
 8008b18:	20001034 	.word	0x20001034
 8008b1c:	20001030 	.word	0x20001030

08008b20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b20:	b480      	push	{r7}
 8008b22:	b085      	sub	sp, #20
 8008b24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b26:	4b28      	ldr	r3, [pc, #160]	@ (8008bc8 <vTaskSwitchContext+0xa8>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d003      	beq.n	8008b36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008b2e:	4b27      	ldr	r3, [pc, #156]	@ (8008bcc <vTaskSwitchContext+0xac>)
 8008b30:	2201      	movs	r2, #1
 8008b32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008b34:	e042      	b.n	8008bbc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008b36:	4b25      	ldr	r3, [pc, #148]	@ (8008bcc <vTaskSwitchContext+0xac>)
 8008b38:	2200      	movs	r2, #0
 8008b3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b3c:	4b24      	ldr	r3, [pc, #144]	@ (8008bd0 <vTaskSwitchContext+0xb0>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	60fb      	str	r3, [r7, #12]
 8008b42:	e011      	b.n	8008b68 <vTaskSwitchContext+0x48>
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d10b      	bne.n	8008b62 <vTaskSwitchContext+0x42>
	__asm volatile
 8008b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b4e:	f383 8811 	msr	BASEPRI, r3
 8008b52:	f3bf 8f6f 	isb	sy
 8008b56:	f3bf 8f4f 	dsb	sy
 8008b5a:	607b      	str	r3, [r7, #4]
}
 8008b5c:	bf00      	nop
 8008b5e:	bf00      	nop
 8008b60:	e7fd      	b.n	8008b5e <vTaskSwitchContext+0x3e>
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	3b01      	subs	r3, #1
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	491a      	ldr	r1, [pc, #104]	@ (8008bd4 <vTaskSwitchContext+0xb4>)
 8008b6a:	68fa      	ldr	r2, [r7, #12]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	440b      	add	r3, r1
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d0e3      	beq.n	8008b44 <vTaskSwitchContext+0x24>
 8008b7c:	68fa      	ldr	r2, [r7, #12]
 8008b7e:	4613      	mov	r3, r2
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	4413      	add	r3, r2
 8008b84:	009b      	lsls	r3, r3, #2
 8008b86:	4a13      	ldr	r2, [pc, #76]	@ (8008bd4 <vTaskSwitchContext+0xb4>)
 8008b88:	4413      	add	r3, r2
 8008b8a:	60bb      	str	r3, [r7, #8]
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	685a      	ldr	r2, [r3, #4]
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	605a      	str	r2, [r3, #4]
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	685a      	ldr	r2, [r3, #4]
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	3308      	adds	r3, #8
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d104      	bne.n	8008bac <vTaskSwitchContext+0x8c>
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	685a      	ldr	r2, [r3, #4]
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	605a      	str	r2, [r3, #4]
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	68db      	ldr	r3, [r3, #12]
 8008bb2:	4a09      	ldr	r2, [pc, #36]	@ (8008bd8 <vTaskSwitchContext+0xb8>)
 8008bb4:	6013      	str	r3, [r2, #0]
 8008bb6:	4a06      	ldr	r2, [pc, #24]	@ (8008bd0 <vTaskSwitchContext+0xb0>)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6013      	str	r3, [r2, #0]
}
 8008bbc:	bf00      	nop
 8008bbe:	3714      	adds	r7, #20
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr
 8008bc8:	20001048 	.word	0x20001048
 8008bcc:	20001034 	.word	0x20001034
 8008bd0:	20001028 	.word	0x20001028
 8008bd4:	20000b50 	.word	0x20000b50
 8008bd8:	20000b4c 	.word	0x20000b4c

08008bdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d10b      	bne.n	8008c04 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	60fb      	str	r3, [r7, #12]
}
 8008bfe:	bf00      	nop
 8008c00:	bf00      	nop
 8008c02:	e7fd      	b.n	8008c00 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c04:	4b07      	ldr	r3, [pc, #28]	@ (8008c24 <vTaskPlaceOnEventList+0x48>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	3318      	adds	r3, #24
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f7fe fdb2 	bl	8007776 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c12:	2101      	movs	r1, #1
 8008c14:	6838      	ldr	r0, [r7, #0]
 8008c16:	f000 fa81 	bl	800911c <prvAddCurrentTaskToDelayedList>
}
 8008c1a:	bf00      	nop
 8008c1c:	3710      	adds	r7, #16
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	bf00      	nop
 8008c24:	20000b4c 	.word	0x20000b4c

08008c28 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b086      	sub	sp, #24
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	60b9      	str	r1, [r7, #8]
 8008c32:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10b      	bne.n	8008c52 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3e:	f383 8811 	msr	BASEPRI, r3
 8008c42:	f3bf 8f6f 	isb	sy
 8008c46:	f3bf 8f4f 	dsb	sy
 8008c4a:	617b      	str	r3, [r7, #20]
}
 8008c4c:	bf00      	nop
 8008c4e:	bf00      	nop
 8008c50:	e7fd      	b.n	8008c4e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c52:	4b0a      	ldr	r3, [pc, #40]	@ (8008c7c <vTaskPlaceOnEventListRestricted+0x54>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	3318      	adds	r3, #24
 8008c58:	4619      	mov	r1, r3
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f7fe fd67 	bl	800772e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d002      	beq.n	8008c6c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008c66:	f04f 33ff 	mov.w	r3, #4294967295
 8008c6a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008c6c:	6879      	ldr	r1, [r7, #4]
 8008c6e:	68b8      	ldr	r0, [r7, #8]
 8008c70:	f000 fa54 	bl	800911c <prvAddCurrentTaskToDelayedList>
	}
 8008c74:	bf00      	nop
 8008c76:	3718      	adds	r7, #24
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	20000b4c 	.word	0x20000b4c

08008c80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d10b      	bne.n	8008cae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c9a:	f383 8811 	msr	BASEPRI, r3
 8008c9e:	f3bf 8f6f 	isb	sy
 8008ca2:	f3bf 8f4f 	dsb	sy
 8008ca6:	60fb      	str	r3, [r7, #12]
}
 8008ca8:	bf00      	nop
 8008caa:	bf00      	nop
 8008cac:	e7fd      	b.n	8008caa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	3318      	adds	r3, #24
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7fe fd98 	bl	80077e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8008d30 <xTaskRemoveFromEventList+0xb0>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d11d      	bne.n	8008cfc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	3304      	adds	r3, #4
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7fe fd8f 	bl	80077e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cce:	4b19      	ldr	r3, [pc, #100]	@ (8008d34 <xTaskRemoveFromEventList+0xb4>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d903      	bls.n	8008cde <xTaskRemoveFromEventList+0x5e>
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cda:	4a16      	ldr	r2, [pc, #88]	@ (8008d34 <xTaskRemoveFromEventList+0xb4>)
 8008cdc:	6013      	str	r3, [r2, #0]
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	4413      	add	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	4a13      	ldr	r2, [pc, #76]	@ (8008d38 <xTaskRemoveFromEventList+0xb8>)
 8008cec:	441a      	add	r2, r3
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	3304      	adds	r3, #4
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	4610      	mov	r0, r2
 8008cf6:	f7fe fd1a 	bl	800772e <vListInsertEnd>
 8008cfa:	e005      	b.n	8008d08 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	3318      	adds	r3, #24
 8008d00:	4619      	mov	r1, r3
 8008d02:	480e      	ldr	r0, [pc, #56]	@ (8008d3c <xTaskRemoveFromEventList+0xbc>)
 8008d04:	f7fe fd13 	bl	800772e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8008d40 <xTaskRemoveFromEventList+0xc0>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d905      	bls.n	8008d22 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008d16:	2301      	movs	r3, #1
 8008d18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8008d44 <xTaskRemoveFromEventList+0xc4>)
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	601a      	str	r2, [r3, #0]
 8008d20:	e001      	b.n	8008d26 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008d22:	2300      	movs	r3, #0
 8008d24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008d26:	697b      	ldr	r3, [r7, #20]
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3718      	adds	r7, #24
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}
 8008d30:	20001048 	.word	0x20001048
 8008d34:	20001028 	.word	0x20001028
 8008d38:	20000b50 	.word	0x20000b50
 8008d3c:	20000fe0 	.word	0x20000fe0
 8008d40:	20000b4c 	.word	0x20000b4c
 8008d44:	20001034 	.word	0x20001034

08008d48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008d50:	4b06      	ldr	r3, [pc, #24]	@ (8008d6c <vTaskInternalSetTimeOutState+0x24>)
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008d58:	4b05      	ldr	r3, [pc, #20]	@ (8008d70 <vTaskInternalSetTimeOutState+0x28>)
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	605a      	str	r2, [r3, #4]
}
 8008d60:	bf00      	nop
 8008d62:	370c      	adds	r7, #12
 8008d64:	46bd      	mov	sp, r7
 8008d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6a:	4770      	bx	lr
 8008d6c:	20001038 	.word	0x20001038
 8008d70:	20001024 	.word	0x20001024

08008d74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b088      	sub	sp, #32
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d10b      	bne.n	8008d9c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d88:	f383 8811 	msr	BASEPRI, r3
 8008d8c:	f3bf 8f6f 	isb	sy
 8008d90:	f3bf 8f4f 	dsb	sy
 8008d94:	613b      	str	r3, [r7, #16]
}
 8008d96:	bf00      	nop
 8008d98:	bf00      	nop
 8008d9a:	e7fd      	b.n	8008d98 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10b      	bne.n	8008dba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da6:	f383 8811 	msr	BASEPRI, r3
 8008daa:	f3bf 8f6f 	isb	sy
 8008dae:	f3bf 8f4f 	dsb	sy
 8008db2:	60fb      	str	r3, [r7, #12]
}
 8008db4:	bf00      	nop
 8008db6:	bf00      	nop
 8008db8:	e7fd      	b.n	8008db6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008dba:	f000 fe8d 	bl	8009ad8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8008e34 <xTaskCheckForTimeOut+0xc0>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	69ba      	ldr	r2, [r7, #24]
 8008dca:	1ad3      	subs	r3, r2, r3
 8008dcc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dd6:	d102      	bne.n	8008dde <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	61fb      	str	r3, [r7, #28]
 8008ddc:	e023      	b.n	8008e26 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	4b15      	ldr	r3, [pc, #84]	@ (8008e38 <xTaskCheckForTimeOut+0xc4>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d007      	beq.n	8008dfa <xTaskCheckForTimeOut+0x86>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	69ba      	ldr	r2, [r7, #24]
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d302      	bcc.n	8008dfa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008df4:	2301      	movs	r3, #1
 8008df6:	61fb      	str	r3, [r7, #28]
 8008df8:	e015      	b.n	8008e26 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	697a      	ldr	r2, [r7, #20]
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d20b      	bcs.n	8008e1c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	681a      	ldr	r2, [r3, #0]
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	1ad2      	subs	r2, r2, r3
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f7ff ff99 	bl	8008d48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008e16:	2300      	movs	r3, #0
 8008e18:	61fb      	str	r3, [r7, #28]
 8008e1a:	e004      	b.n	8008e26 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008e22:	2301      	movs	r3, #1
 8008e24:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008e26:	f000 fe89 	bl	8009b3c <vPortExitCritical>

	return xReturn;
 8008e2a:	69fb      	ldr	r3, [r7, #28]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3720      	adds	r7, #32
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	20001024 	.word	0x20001024
 8008e38:	20001038 	.word	0x20001038

08008e3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008e40:	4b03      	ldr	r3, [pc, #12]	@ (8008e50 <vTaskMissedYield+0x14>)
 8008e42:	2201      	movs	r2, #1
 8008e44:	601a      	str	r2, [r3, #0]
}
 8008e46:	bf00      	nop
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr
 8008e50:	20001034 	.word	0x20001034

08008e54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008e5c:	f000 f852 	bl	8008f04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008e60:	4b06      	ldr	r3, [pc, #24]	@ (8008e7c <prvIdleTask+0x28>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d9f9      	bls.n	8008e5c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008e68:	4b05      	ldr	r3, [pc, #20]	@ (8008e80 <prvIdleTask+0x2c>)
 8008e6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e6e:	601a      	str	r2, [r3, #0]
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008e78:	e7f0      	b.n	8008e5c <prvIdleTask+0x8>
 8008e7a:	bf00      	nop
 8008e7c:	20000b50 	.word	0x20000b50
 8008e80:	e000ed04 	.word	0xe000ed04

08008e84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	607b      	str	r3, [r7, #4]
 8008e8e:	e00c      	b.n	8008eaa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	4613      	mov	r3, r2
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4413      	add	r3, r2
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	4a12      	ldr	r2, [pc, #72]	@ (8008ee4 <prvInitialiseTaskLists+0x60>)
 8008e9c:	4413      	add	r3, r2
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7fe fc18 	bl	80076d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	607b      	str	r3, [r7, #4]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2b37      	cmp	r3, #55	@ 0x37
 8008eae:	d9ef      	bls.n	8008e90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008eb0:	480d      	ldr	r0, [pc, #52]	@ (8008ee8 <prvInitialiseTaskLists+0x64>)
 8008eb2:	f7fe fc0f 	bl	80076d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008eb6:	480d      	ldr	r0, [pc, #52]	@ (8008eec <prvInitialiseTaskLists+0x68>)
 8008eb8:	f7fe fc0c 	bl	80076d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008ebc:	480c      	ldr	r0, [pc, #48]	@ (8008ef0 <prvInitialiseTaskLists+0x6c>)
 8008ebe:	f7fe fc09 	bl	80076d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008ec2:	480c      	ldr	r0, [pc, #48]	@ (8008ef4 <prvInitialiseTaskLists+0x70>)
 8008ec4:	f7fe fc06 	bl	80076d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008ec8:	480b      	ldr	r0, [pc, #44]	@ (8008ef8 <prvInitialiseTaskLists+0x74>)
 8008eca:	f7fe fc03 	bl	80076d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008ece:	4b0b      	ldr	r3, [pc, #44]	@ (8008efc <prvInitialiseTaskLists+0x78>)
 8008ed0:	4a05      	ldr	r2, [pc, #20]	@ (8008ee8 <prvInitialiseTaskLists+0x64>)
 8008ed2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8008f00 <prvInitialiseTaskLists+0x7c>)
 8008ed6:	4a05      	ldr	r2, [pc, #20]	@ (8008eec <prvInitialiseTaskLists+0x68>)
 8008ed8:	601a      	str	r2, [r3, #0]
}
 8008eda:	bf00      	nop
 8008edc:	3708      	adds	r7, #8
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}
 8008ee2:	bf00      	nop
 8008ee4:	20000b50 	.word	0x20000b50
 8008ee8:	20000fb0 	.word	0x20000fb0
 8008eec:	20000fc4 	.word	0x20000fc4
 8008ef0:	20000fe0 	.word	0x20000fe0
 8008ef4:	20000ff4 	.word	0x20000ff4
 8008ef8:	2000100c 	.word	0x2000100c
 8008efc:	20000fd8 	.word	0x20000fd8
 8008f00:	20000fdc 	.word	0x20000fdc

08008f04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f0a:	e019      	b.n	8008f40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008f0c:	f000 fde4 	bl	8009ad8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f10:	4b10      	ldr	r3, [pc, #64]	@ (8008f54 <prvCheckTasksWaitingTermination+0x50>)
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	3304      	adds	r3, #4
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7fe fc63 	bl	80077e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008f22:	4b0d      	ldr	r3, [pc, #52]	@ (8008f58 <prvCheckTasksWaitingTermination+0x54>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	3b01      	subs	r3, #1
 8008f28:	4a0b      	ldr	r2, [pc, #44]	@ (8008f58 <prvCheckTasksWaitingTermination+0x54>)
 8008f2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8008f5c <prvCheckTasksWaitingTermination+0x58>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	3b01      	subs	r3, #1
 8008f32:	4a0a      	ldr	r2, [pc, #40]	@ (8008f5c <prvCheckTasksWaitingTermination+0x58>)
 8008f34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008f36:	f000 fe01 	bl	8009b3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 f810 	bl	8008f60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f40:	4b06      	ldr	r3, [pc, #24]	@ (8008f5c <prvCheckTasksWaitingTermination+0x58>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d1e1      	bne.n	8008f0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008f48:	bf00      	nop
 8008f4a:	bf00      	nop
 8008f4c:	3708      	adds	r7, #8
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	bf00      	nop
 8008f54:	20000ff4 	.word	0x20000ff4
 8008f58:	20001020 	.word	0x20001020
 8008f5c:	20001008 	.word	0x20001008

08008f60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d108      	bne.n	8008f84 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f76:	4618      	mov	r0, r3
 8008f78:	f000 ff9e 	bl	8009eb8 <vPortFree>
				vPortFree( pxTCB );
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f000 ff9b 	bl	8009eb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008f82:	e019      	b.n	8008fb8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d103      	bne.n	8008f96 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 ff92 	bl	8009eb8 <vPortFree>
	}
 8008f94:	e010      	b.n	8008fb8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008f9c:	2b02      	cmp	r3, #2
 8008f9e:	d00b      	beq.n	8008fb8 <prvDeleteTCB+0x58>
	__asm volatile
 8008fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa4:	f383 8811 	msr	BASEPRI, r3
 8008fa8:	f3bf 8f6f 	isb	sy
 8008fac:	f3bf 8f4f 	dsb	sy
 8008fb0:	60fb      	str	r3, [r7, #12]
}
 8008fb2:	bf00      	nop
 8008fb4:	bf00      	nop
 8008fb6:	e7fd      	b.n	8008fb4 <prvDeleteTCB+0x54>
	}
 8008fb8:	bf00      	nop
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b083      	sub	sp, #12
 8008fc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8008ff8 <prvResetNextTaskUnblockTime+0x38>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d104      	bne.n	8008fda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008ffc <prvResetNextTaskUnblockTime+0x3c>)
 8008fd2:	f04f 32ff 	mov.w	r2, #4294967295
 8008fd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008fd8:	e008      	b.n	8008fec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fda:	4b07      	ldr	r3, [pc, #28]	@ (8008ff8 <prvResetNextTaskUnblockTime+0x38>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	68db      	ldr	r3, [r3, #12]
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	4a04      	ldr	r2, [pc, #16]	@ (8008ffc <prvResetNextTaskUnblockTime+0x3c>)
 8008fea:	6013      	str	r3, [r2, #0]
}
 8008fec:	bf00      	nop
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff6:	4770      	bx	lr
 8008ff8:	20000fd8 	.word	0x20000fd8
 8008ffc:	20001040 	.word	0x20001040

08009000 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009000:	b480      	push	{r7}
 8009002:	b083      	sub	sp, #12
 8009004:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009006:	4b0b      	ldr	r3, [pc, #44]	@ (8009034 <xTaskGetSchedulerState+0x34>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d102      	bne.n	8009014 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800900e:	2301      	movs	r3, #1
 8009010:	607b      	str	r3, [r7, #4]
 8009012:	e008      	b.n	8009026 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009014:	4b08      	ldr	r3, [pc, #32]	@ (8009038 <xTaskGetSchedulerState+0x38>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d102      	bne.n	8009022 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800901c:	2302      	movs	r3, #2
 800901e:	607b      	str	r3, [r7, #4]
 8009020:	e001      	b.n	8009026 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009022:	2300      	movs	r3, #0
 8009024:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009026:	687b      	ldr	r3, [r7, #4]
	}
 8009028:	4618      	mov	r0, r3
 800902a:	370c      	adds	r7, #12
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr
 8009034:	2000102c 	.word	0x2000102c
 8009038:	20001048 	.word	0x20001048

0800903c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800903c:	b580      	push	{r7, lr}
 800903e:	b086      	sub	sp, #24
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009048:	2300      	movs	r3, #0
 800904a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d058      	beq.n	8009104 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009052:	4b2f      	ldr	r3, [pc, #188]	@ (8009110 <xTaskPriorityDisinherit+0xd4>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	693a      	ldr	r2, [r7, #16]
 8009058:	429a      	cmp	r2, r3
 800905a:	d00b      	beq.n	8009074 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800905c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009060:	f383 8811 	msr	BASEPRI, r3
 8009064:	f3bf 8f6f 	isb	sy
 8009068:	f3bf 8f4f 	dsb	sy
 800906c:	60fb      	str	r3, [r7, #12]
}
 800906e:	bf00      	nop
 8009070:	bf00      	nop
 8009072:	e7fd      	b.n	8009070 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009078:	2b00      	cmp	r3, #0
 800907a:	d10b      	bne.n	8009094 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800907c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009080:	f383 8811 	msr	BASEPRI, r3
 8009084:	f3bf 8f6f 	isb	sy
 8009088:	f3bf 8f4f 	dsb	sy
 800908c:	60bb      	str	r3, [r7, #8]
}
 800908e:	bf00      	nop
 8009090:	bf00      	nop
 8009092:	e7fd      	b.n	8009090 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009098:	1e5a      	subs	r2, r3, #1
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d02c      	beq.n	8009104 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d128      	bne.n	8009104 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	3304      	adds	r3, #4
 80090b6:	4618      	mov	r0, r3
 80090b8:	f7fe fb96 	bl	80077e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090d4:	4b0f      	ldr	r3, [pc, #60]	@ (8009114 <xTaskPriorityDisinherit+0xd8>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	429a      	cmp	r2, r3
 80090da:	d903      	bls.n	80090e4 <xTaskPriorityDisinherit+0xa8>
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090e0:	4a0c      	ldr	r2, [pc, #48]	@ (8009114 <xTaskPriorityDisinherit+0xd8>)
 80090e2:	6013      	str	r3, [r2, #0]
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090e8:	4613      	mov	r3, r2
 80090ea:	009b      	lsls	r3, r3, #2
 80090ec:	4413      	add	r3, r2
 80090ee:	009b      	lsls	r3, r3, #2
 80090f0:	4a09      	ldr	r2, [pc, #36]	@ (8009118 <xTaskPriorityDisinherit+0xdc>)
 80090f2:	441a      	add	r2, r3
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	3304      	adds	r3, #4
 80090f8:	4619      	mov	r1, r3
 80090fa:	4610      	mov	r0, r2
 80090fc:	f7fe fb17 	bl	800772e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009100:	2301      	movs	r3, #1
 8009102:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009104:	697b      	ldr	r3, [r7, #20]
	}
 8009106:	4618      	mov	r0, r3
 8009108:	3718      	adds	r7, #24
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
 800910e:	bf00      	nop
 8009110:	20000b4c 	.word	0x20000b4c
 8009114:	20001028 	.word	0x20001028
 8009118:	20000b50 	.word	0x20000b50

0800911c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009126:	4b21      	ldr	r3, [pc, #132]	@ (80091ac <prvAddCurrentTaskToDelayedList+0x90>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800912c:	4b20      	ldr	r3, [pc, #128]	@ (80091b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	3304      	adds	r3, #4
 8009132:	4618      	mov	r0, r3
 8009134:	f7fe fb58 	bl	80077e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800913e:	d10a      	bne.n	8009156 <prvAddCurrentTaskToDelayedList+0x3a>
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d007      	beq.n	8009156 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009146:	4b1a      	ldr	r3, [pc, #104]	@ (80091b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	3304      	adds	r3, #4
 800914c:	4619      	mov	r1, r3
 800914e:	4819      	ldr	r0, [pc, #100]	@ (80091b4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009150:	f7fe faed 	bl	800772e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009154:	e026      	b.n	80091a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4413      	add	r3, r2
 800915c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800915e:	4b14      	ldr	r3, [pc, #80]	@ (80091b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009166:	68ba      	ldr	r2, [r7, #8]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	429a      	cmp	r2, r3
 800916c:	d209      	bcs.n	8009182 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800916e:	4b12      	ldr	r3, [pc, #72]	@ (80091b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	4b0f      	ldr	r3, [pc, #60]	@ (80091b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	3304      	adds	r3, #4
 8009178:	4619      	mov	r1, r3
 800917a:	4610      	mov	r0, r2
 800917c:	f7fe fafb 	bl	8007776 <vListInsert>
}
 8009180:	e010      	b.n	80091a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009182:	4b0e      	ldr	r3, [pc, #56]	@ (80091bc <prvAddCurrentTaskToDelayedList+0xa0>)
 8009184:	681a      	ldr	r2, [r3, #0]
 8009186:	4b0a      	ldr	r3, [pc, #40]	@ (80091b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3304      	adds	r3, #4
 800918c:	4619      	mov	r1, r3
 800918e:	4610      	mov	r0, r2
 8009190:	f7fe faf1 	bl	8007776 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009194:	4b0a      	ldr	r3, [pc, #40]	@ (80091c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	68ba      	ldr	r2, [r7, #8]
 800919a:	429a      	cmp	r2, r3
 800919c:	d202      	bcs.n	80091a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800919e:	4a08      	ldr	r2, [pc, #32]	@ (80091c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	6013      	str	r3, [r2, #0]
}
 80091a4:	bf00      	nop
 80091a6:	3710      	adds	r7, #16
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}
 80091ac:	20001024 	.word	0x20001024
 80091b0:	20000b4c 	.word	0x20000b4c
 80091b4:	2000100c 	.word	0x2000100c
 80091b8:	20000fdc 	.word	0x20000fdc
 80091bc:	20000fd8 	.word	0x20000fd8
 80091c0:	20001040 	.word	0x20001040

080091c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b08a      	sub	sp, #40	@ 0x28
 80091c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80091ca:	2300      	movs	r3, #0
 80091cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80091ce:	f000 fb13 	bl	80097f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80091d2:	4b1d      	ldr	r3, [pc, #116]	@ (8009248 <xTimerCreateTimerTask+0x84>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d021      	beq.n	800921e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80091da:	2300      	movs	r3, #0
 80091dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80091de:	2300      	movs	r3, #0
 80091e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80091e2:	1d3a      	adds	r2, r7, #4
 80091e4:	f107 0108 	add.w	r1, r7, #8
 80091e8:	f107 030c 	add.w	r3, r7, #12
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7fe fa57 	bl	80076a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80091f2:	6879      	ldr	r1, [r7, #4]
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	9202      	str	r2, [sp, #8]
 80091fa:	9301      	str	r3, [sp, #4]
 80091fc:	2302      	movs	r3, #2
 80091fe:	9300      	str	r3, [sp, #0]
 8009200:	2300      	movs	r3, #0
 8009202:	460a      	mov	r2, r1
 8009204:	4911      	ldr	r1, [pc, #68]	@ (800924c <xTimerCreateTimerTask+0x88>)
 8009206:	4812      	ldr	r0, [pc, #72]	@ (8009250 <xTimerCreateTimerTask+0x8c>)
 8009208:	f7ff f8d0 	bl	80083ac <xTaskCreateStatic>
 800920c:	4603      	mov	r3, r0
 800920e:	4a11      	ldr	r2, [pc, #68]	@ (8009254 <xTimerCreateTimerTask+0x90>)
 8009210:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009212:	4b10      	ldr	r3, [pc, #64]	@ (8009254 <xTimerCreateTimerTask+0x90>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d001      	beq.n	800921e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800921a:	2301      	movs	r3, #1
 800921c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d10b      	bne.n	800923c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009228:	f383 8811 	msr	BASEPRI, r3
 800922c:	f3bf 8f6f 	isb	sy
 8009230:	f3bf 8f4f 	dsb	sy
 8009234:	613b      	str	r3, [r7, #16]
}
 8009236:	bf00      	nop
 8009238:	bf00      	nop
 800923a:	e7fd      	b.n	8009238 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800923c:	697b      	ldr	r3, [r7, #20]
}
 800923e:	4618      	mov	r0, r3
 8009240:	3718      	adds	r7, #24
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	2000107c 	.word	0x2000107c
 800924c:	0800ce78 	.word	0x0800ce78
 8009250:	08009391 	.word	0x08009391
 8009254:	20001080 	.word	0x20001080

08009258 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b08a      	sub	sp, #40	@ 0x28
 800925c:	af00      	add	r7, sp, #0
 800925e:	60f8      	str	r0, [r7, #12]
 8009260:	60b9      	str	r1, [r7, #8]
 8009262:	607a      	str	r2, [r7, #4]
 8009264:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009266:	2300      	movs	r3, #0
 8009268:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d10b      	bne.n	8009288 <xTimerGenericCommand+0x30>
	__asm volatile
 8009270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009274:	f383 8811 	msr	BASEPRI, r3
 8009278:	f3bf 8f6f 	isb	sy
 800927c:	f3bf 8f4f 	dsb	sy
 8009280:	623b      	str	r3, [r7, #32]
}
 8009282:	bf00      	nop
 8009284:	bf00      	nop
 8009286:	e7fd      	b.n	8009284 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009288:	4b19      	ldr	r3, [pc, #100]	@ (80092f0 <xTimerGenericCommand+0x98>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d02a      	beq.n	80092e6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	2b05      	cmp	r3, #5
 80092a0:	dc18      	bgt.n	80092d4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80092a2:	f7ff fead 	bl	8009000 <xTaskGetSchedulerState>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b02      	cmp	r3, #2
 80092aa:	d109      	bne.n	80092c0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80092ac:	4b10      	ldr	r3, [pc, #64]	@ (80092f0 <xTimerGenericCommand+0x98>)
 80092ae:	6818      	ldr	r0, [r3, #0]
 80092b0:	f107 0110 	add.w	r1, r7, #16
 80092b4:	2300      	movs	r3, #0
 80092b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092b8:	f7fe fc06 	bl	8007ac8 <xQueueGenericSend>
 80092bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80092be:	e012      	b.n	80092e6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80092c0:	4b0b      	ldr	r3, [pc, #44]	@ (80092f0 <xTimerGenericCommand+0x98>)
 80092c2:	6818      	ldr	r0, [r3, #0]
 80092c4:	f107 0110 	add.w	r1, r7, #16
 80092c8:	2300      	movs	r3, #0
 80092ca:	2200      	movs	r2, #0
 80092cc:	f7fe fbfc 	bl	8007ac8 <xQueueGenericSend>
 80092d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80092d2:	e008      	b.n	80092e6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80092d4:	4b06      	ldr	r3, [pc, #24]	@ (80092f0 <xTimerGenericCommand+0x98>)
 80092d6:	6818      	ldr	r0, [r3, #0]
 80092d8:	f107 0110 	add.w	r1, r7, #16
 80092dc:	2300      	movs	r3, #0
 80092de:	683a      	ldr	r2, [r7, #0]
 80092e0:	f7fe fcf4 	bl	8007ccc <xQueueGenericSendFromISR>
 80092e4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80092e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3728      	adds	r7, #40	@ 0x28
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}
 80092f0:	2000107c 	.word	0x2000107c

080092f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b088      	sub	sp, #32
 80092f8:	af02      	add	r7, sp, #8
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092fe:	4b23      	ldr	r3, [pc, #140]	@ (800938c <prvProcessExpiredTimer+0x98>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	3304      	adds	r3, #4
 800930c:	4618      	mov	r0, r3
 800930e:	f7fe fa6b 	bl	80077e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009318:	f003 0304 	and.w	r3, r3, #4
 800931c:	2b00      	cmp	r3, #0
 800931e:	d023      	beq.n	8009368 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	699a      	ldr	r2, [r3, #24]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	18d1      	adds	r1, r2, r3
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	683a      	ldr	r2, [r7, #0]
 800932c:	6978      	ldr	r0, [r7, #20]
 800932e:	f000 f8d5 	bl	80094dc <prvInsertTimerInActiveList>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d020      	beq.n	800937a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009338:	2300      	movs	r3, #0
 800933a:	9300      	str	r3, [sp, #0]
 800933c:	2300      	movs	r3, #0
 800933e:	687a      	ldr	r2, [r7, #4]
 8009340:	2100      	movs	r1, #0
 8009342:	6978      	ldr	r0, [r7, #20]
 8009344:	f7ff ff88 	bl	8009258 <xTimerGenericCommand>
 8009348:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d114      	bne.n	800937a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009354:	f383 8811 	msr	BASEPRI, r3
 8009358:	f3bf 8f6f 	isb	sy
 800935c:	f3bf 8f4f 	dsb	sy
 8009360:	60fb      	str	r3, [r7, #12]
}
 8009362:	bf00      	nop
 8009364:	bf00      	nop
 8009366:	e7fd      	b.n	8009364 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800936e:	f023 0301 	bic.w	r3, r3, #1
 8009372:	b2da      	uxtb	r2, r3
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	6a1b      	ldr	r3, [r3, #32]
 800937e:	6978      	ldr	r0, [r7, #20]
 8009380:	4798      	blx	r3
}
 8009382:	bf00      	nop
 8009384:	3718      	adds	r7, #24
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}
 800938a:	bf00      	nop
 800938c:	20001074 	.word	0x20001074

08009390 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009398:	f107 0308 	add.w	r3, r7, #8
 800939c:	4618      	mov	r0, r3
 800939e:	f000 f859 	bl	8009454 <prvGetNextExpireTime>
 80093a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	4619      	mov	r1, r3
 80093a8:	68f8      	ldr	r0, [r7, #12]
 80093aa:	f000 f805 	bl	80093b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80093ae:	f000 f8d7 	bl	8009560 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80093b2:	bf00      	nop
 80093b4:	e7f0      	b.n	8009398 <prvTimerTask+0x8>
	...

080093b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b084      	sub	sp, #16
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80093c2:	f7ff fa37 	bl	8008834 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80093c6:	f107 0308 	add.w	r3, r7, #8
 80093ca:	4618      	mov	r0, r3
 80093cc:	f000 f866 	bl	800949c <prvSampleTimeNow>
 80093d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d130      	bne.n	800943a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d10a      	bne.n	80093f4 <prvProcessTimerOrBlockTask+0x3c>
 80093de:	687a      	ldr	r2, [r7, #4]
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d806      	bhi.n	80093f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80093e6:	f7ff fa33 	bl	8008850 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80093ea:	68f9      	ldr	r1, [r7, #12]
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f7ff ff81 	bl	80092f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80093f2:	e024      	b.n	800943e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d008      	beq.n	800940c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80093fa:	4b13      	ldr	r3, [pc, #76]	@ (8009448 <prvProcessTimerOrBlockTask+0x90>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d101      	bne.n	8009408 <prvProcessTimerOrBlockTask+0x50>
 8009404:	2301      	movs	r3, #1
 8009406:	e000      	b.n	800940a <prvProcessTimerOrBlockTask+0x52>
 8009408:	2300      	movs	r3, #0
 800940a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800940c:	4b0f      	ldr	r3, [pc, #60]	@ (800944c <prvProcessTimerOrBlockTask+0x94>)
 800940e:	6818      	ldr	r0, [r3, #0]
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	1ad3      	subs	r3, r2, r3
 8009416:	683a      	ldr	r2, [r7, #0]
 8009418:	4619      	mov	r1, r3
 800941a:	f7fe ff93 	bl	8008344 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800941e:	f7ff fa17 	bl	8008850 <xTaskResumeAll>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	d10a      	bne.n	800943e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009428:	4b09      	ldr	r3, [pc, #36]	@ (8009450 <prvProcessTimerOrBlockTask+0x98>)
 800942a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800942e:	601a      	str	r2, [r3, #0]
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	f3bf 8f6f 	isb	sy
}
 8009438:	e001      	b.n	800943e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800943a:	f7ff fa09 	bl	8008850 <xTaskResumeAll>
}
 800943e:	bf00      	nop
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
 8009446:	bf00      	nop
 8009448:	20001078 	.word	0x20001078
 800944c:	2000107c 	.word	0x2000107c
 8009450:	e000ed04 	.word	0xe000ed04

08009454 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009454:	b480      	push	{r7}
 8009456:	b085      	sub	sp, #20
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800945c:	4b0e      	ldr	r3, [pc, #56]	@ (8009498 <prvGetNextExpireTime+0x44>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <prvGetNextExpireTime+0x16>
 8009466:	2201      	movs	r2, #1
 8009468:	e000      	b.n	800946c <prvGetNextExpireTime+0x18>
 800946a:	2200      	movs	r2, #0
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d105      	bne.n	8009484 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009478:	4b07      	ldr	r3, [pc, #28]	@ (8009498 <prvGetNextExpireTime+0x44>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	60fb      	str	r3, [r7, #12]
 8009482:	e001      	b.n	8009488 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009484:	2300      	movs	r3, #0
 8009486:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009488:	68fb      	ldr	r3, [r7, #12]
}
 800948a:	4618      	mov	r0, r3
 800948c:	3714      	adds	r7, #20
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr
 8009496:	bf00      	nop
 8009498:	20001074 	.word	0x20001074

0800949c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80094a4:	f7ff fa72 	bl	800898c <xTaskGetTickCount>
 80094a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80094aa:	4b0b      	ldr	r3, [pc, #44]	@ (80094d8 <prvSampleTimeNow+0x3c>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d205      	bcs.n	80094c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80094b4:	f000 f93a 	bl	800972c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2201      	movs	r2, #1
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	e002      	b.n	80094c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80094c6:	4a04      	ldr	r2, [pc, #16]	@ (80094d8 <prvSampleTimeNow+0x3c>)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80094cc:	68fb      	ldr	r3, [r7, #12]
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3710      	adds	r7, #16
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop
 80094d8:	20001084 	.word	0x20001084

080094dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b086      	sub	sp, #24
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	60f8      	str	r0, [r7, #12]
 80094e4:	60b9      	str	r1, [r7, #8]
 80094e6:	607a      	str	r2, [r7, #4]
 80094e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80094ea:	2300      	movs	r3, #0
 80094ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80094fa:	68ba      	ldr	r2, [r7, #8]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	429a      	cmp	r2, r3
 8009500:	d812      	bhi.n	8009528 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	1ad2      	subs	r2, r2, r3
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	699b      	ldr	r3, [r3, #24]
 800950c:	429a      	cmp	r2, r3
 800950e:	d302      	bcc.n	8009516 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009510:	2301      	movs	r3, #1
 8009512:	617b      	str	r3, [r7, #20]
 8009514:	e01b      	b.n	800954e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009516:	4b10      	ldr	r3, [pc, #64]	@ (8009558 <prvInsertTimerInActiveList+0x7c>)
 8009518:	681a      	ldr	r2, [r3, #0]
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3304      	adds	r3, #4
 800951e:	4619      	mov	r1, r3
 8009520:	4610      	mov	r0, r2
 8009522:	f7fe f928 	bl	8007776 <vListInsert>
 8009526:	e012      	b.n	800954e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	429a      	cmp	r2, r3
 800952e:	d206      	bcs.n	800953e <prvInsertTimerInActiveList+0x62>
 8009530:	68ba      	ldr	r2, [r7, #8]
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	429a      	cmp	r2, r3
 8009536:	d302      	bcc.n	800953e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009538:	2301      	movs	r3, #1
 800953a:	617b      	str	r3, [r7, #20]
 800953c:	e007      	b.n	800954e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800953e:	4b07      	ldr	r3, [pc, #28]	@ (800955c <prvInsertTimerInActiveList+0x80>)
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3304      	adds	r3, #4
 8009546:	4619      	mov	r1, r3
 8009548:	4610      	mov	r0, r2
 800954a:	f7fe f914 	bl	8007776 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800954e:	697b      	ldr	r3, [r7, #20]
}
 8009550:	4618      	mov	r0, r3
 8009552:	3718      	adds	r7, #24
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}
 8009558:	20001078 	.word	0x20001078
 800955c:	20001074 	.word	0x20001074

08009560 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b08e      	sub	sp, #56	@ 0x38
 8009564:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009566:	e0ce      	b.n	8009706 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2b00      	cmp	r3, #0
 800956c:	da19      	bge.n	80095a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800956e:	1d3b      	adds	r3, r7, #4
 8009570:	3304      	adds	r3, #4
 8009572:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009576:	2b00      	cmp	r3, #0
 8009578:	d10b      	bne.n	8009592 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800957a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800957e:	f383 8811 	msr	BASEPRI, r3
 8009582:	f3bf 8f6f 	isb	sy
 8009586:	f3bf 8f4f 	dsb	sy
 800958a:	61fb      	str	r3, [r7, #28]
}
 800958c:	bf00      	nop
 800958e:	bf00      	nop
 8009590:	e7fd      	b.n	800958e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009598:	6850      	ldr	r0, [r2, #4]
 800959a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800959c:	6892      	ldr	r2, [r2, #8]
 800959e:	4611      	mov	r1, r2
 80095a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	f2c0 80ae 	blt.w	8009706 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80095ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b0:	695b      	ldr	r3, [r3, #20]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d004      	beq.n	80095c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80095b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b8:	3304      	adds	r3, #4
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe f914 	bl	80077e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80095c0:	463b      	mov	r3, r7
 80095c2:	4618      	mov	r0, r3
 80095c4:	f7ff ff6a 	bl	800949c <prvSampleTimeNow>
 80095c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2b09      	cmp	r3, #9
 80095ce:	f200 8097 	bhi.w	8009700 <prvProcessReceivedCommands+0x1a0>
 80095d2:	a201      	add	r2, pc, #4	@ (adr r2, 80095d8 <prvProcessReceivedCommands+0x78>)
 80095d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d8:	08009601 	.word	0x08009601
 80095dc:	08009601 	.word	0x08009601
 80095e0:	08009601 	.word	0x08009601
 80095e4:	08009677 	.word	0x08009677
 80095e8:	0800968b 	.word	0x0800968b
 80095ec:	080096d7 	.word	0x080096d7
 80095f0:	08009601 	.word	0x08009601
 80095f4:	08009601 	.word	0x08009601
 80095f8:	08009677 	.word	0x08009677
 80095fc:	0800968b 	.word	0x0800968b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009602:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009606:	f043 0301 	orr.w	r3, r3, #1
 800960a:	b2da      	uxtb	r2, r3
 800960c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800960e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009612:	68ba      	ldr	r2, [r7, #8]
 8009614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	18d1      	adds	r1, r2, r3
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800961e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009620:	f7ff ff5c 	bl	80094dc <prvInsertTimerInActiveList>
 8009624:	4603      	mov	r3, r0
 8009626:	2b00      	cmp	r3, #0
 8009628:	d06c      	beq.n	8009704 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800962a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962c:	6a1b      	ldr	r3, [r3, #32]
 800962e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009630:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009634:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009638:	f003 0304 	and.w	r3, r3, #4
 800963c:	2b00      	cmp	r3, #0
 800963e:	d061      	beq.n	8009704 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009640:	68ba      	ldr	r2, [r7, #8]
 8009642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009644:	699b      	ldr	r3, [r3, #24]
 8009646:	441a      	add	r2, r3
 8009648:	2300      	movs	r3, #0
 800964a:	9300      	str	r3, [sp, #0]
 800964c:	2300      	movs	r3, #0
 800964e:	2100      	movs	r1, #0
 8009650:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009652:	f7ff fe01 	bl	8009258 <xTimerGenericCommand>
 8009656:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009658:	6a3b      	ldr	r3, [r7, #32]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d152      	bne.n	8009704 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800965e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009662:	f383 8811 	msr	BASEPRI, r3
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	f3bf 8f4f 	dsb	sy
 800966e:	61bb      	str	r3, [r7, #24]
}
 8009670:	bf00      	nop
 8009672:	bf00      	nop
 8009674:	e7fd      	b.n	8009672 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009678:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800967c:	f023 0301 	bic.w	r3, r3, #1
 8009680:	b2da      	uxtb	r2, r3
 8009682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009684:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009688:	e03d      	b.n	8009706 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800968a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800968c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009690:	f043 0301 	orr.w	r3, r3, #1
 8009694:	b2da      	uxtb	r2, r3
 8009696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009698:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800969c:	68ba      	ldr	r2, [r7, #8]
 800969e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80096a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a4:	699b      	ldr	r3, [r3, #24]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d10b      	bne.n	80096c2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80096aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ae:	f383 8811 	msr	BASEPRI, r3
 80096b2:	f3bf 8f6f 	isb	sy
 80096b6:	f3bf 8f4f 	dsb	sy
 80096ba:	617b      	str	r3, [r7, #20]
}
 80096bc:	bf00      	nop
 80096be:	bf00      	nop
 80096c0:	e7fd      	b.n	80096be <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80096c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c4:	699a      	ldr	r2, [r3, #24]
 80096c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c8:	18d1      	adds	r1, r2, r3
 80096ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096d0:	f7ff ff04 	bl	80094dc <prvInsertTimerInActiveList>
					break;
 80096d4:	e017      	b.n	8009706 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80096d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096dc:	f003 0302 	and.w	r3, r3, #2
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d103      	bne.n	80096ec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80096e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096e6:	f000 fbe7 	bl	8009eb8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80096ea:	e00c      	b.n	8009706 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80096ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096f2:	f023 0301 	bic.w	r3, r3, #1
 80096f6:	b2da      	uxtb	r2, r3
 80096f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80096fe:	e002      	b.n	8009706 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009700:	bf00      	nop
 8009702:	e000      	b.n	8009706 <prvProcessReceivedCommands+0x1a6>
					break;
 8009704:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009706:	4b08      	ldr	r3, [pc, #32]	@ (8009728 <prvProcessReceivedCommands+0x1c8>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	1d39      	adds	r1, r7, #4
 800970c:	2200      	movs	r2, #0
 800970e:	4618      	mov	r0, r3
 8009710:	f7fe fb7a 	bl	8007e08 <xQueueReceive>
 8009714:	4603      	mov	r3, r0
 8009716:	2b00      	cmp	r3, #0
 8009718:	f47f af26 	bne.w	8009568 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800971c:	bf00      	nop
 800971e:	bf00      	nop
 8009720:	3730      	adds	r7, #48	@ 0x30
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	2000107c 	.word	0x2000107c

0800972c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b088      	sub	sp, #32
 8009730:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009732:	e049      	b.n	80097c8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009734:	4b2e      	ldr	r3, [pc, #184]	@ (80097f0 <prvSwitchTimerLists+0xc4>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68db      	ldr	r3, [r3, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800973e:	4b2c      	ldr	r3, [pc, #176]	@ (80097f0 <prvSwitchTimerLists+0xc4>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68db      	ldr	r3, [r3, #12]
 8009744:	68db      	ldr	r3, [r3, #12]
 8009746:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	3304      	adds	r3, #4
 800974c:	4618      	mov	r0, r3
 800974e:	f7fe f84b 	bl	80077e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	6a1b      	ldr	r3, [r3, #32]
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009760:	f003 0304 	and.w	r3, r3, #4
 8009764:	2b00      	cmp	r3, #0
 8009766:	d02f      	beq.n	80097c8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	699b      	ldr	r3, [r3, #24]
 800976c:	693a      	ldr	r2, [r7, #16]
 800976e:	4413      	add	r3, r2
 8009770:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009772:	68ba      	ldr	r2, [r7, #8]
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	429a      	cmp	r2, r3
 8009778:	d90e      	bls.n	8009798 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	68ba      	ldr	r2, [r7, #8]
 800977e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	68fa      	ldr	r2, [r7, #12]
 8009784:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009786:	4b1a      	ldr	r3, [pc, #104]	@ (80097f0 <prvSwitchTimerLists+0xc4>)
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	3304      	adds	r3, #4
 800978e:	4619      	mov	r1, r3
 8009790:	4610      	mov	r0, r2
 8009792:	f7fd fff0 	bl	8007776 <vListInsert>
 8009796:	e017      	b.n	80097c8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009798:	2300      	movs	r3, #0
 800979a:	9300      	str	r3, [sp, #0]
 800979c:	2300      	movs	r3, #0
 800979e:	693a      	ldr	r2, [r7, #16]
 80097a0:	2100      	movs	r1, #0
 80097a2:	68f8      	ldr	r0, [r7, #12]
 80097a4:	f7ff fd58 	bl	8009258 <xTimerGenericCommand>
 80097a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10b      	bne.n	80097c8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80097b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b4:	f383 8811 	msr	BASEPRI, r3
 80097b8:	f3bf 8f6f 	isb	sy
 80097bc:	f3bf 8f4f 	dsb	sy
 80097c0:	603b      	str	r3, [r7, #0]
}
 80097c2:	bf00      	nop
 80097c4:	bf00      	nop
 80097c6:	e7fd      	b.n	80097c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80097c8:	4b09      	ldr	r3, [pc, #36]	@ (80097f0 <prvSwitchTimerLists+0xc4>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d1b0      	bne.n	8009734 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80097d2:	4b07      	ldr	r3, [pc, #28]	@ (80097f0 <prvSwitchTimerLists+0xc4>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80097d8:	4b06      	ldr	r3, [pc, #24]	@ (80097f4 <prvSwitchTimerLists+0xc8>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a04      	ldr	r2, [pc, #16]	@ (80097f0 <prvSwitchTimerLists+0xc4>)
 80097de:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80097e0:	4a04      	ldr	r2, [pc, #16]	@ (80097f4 <prvSwitchTimerLists+0xc8>)
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	6013      	str	r3, [r2, #0]
}
 80097e6:	bf00      	nop
 80097e8:	3718      	adds	r7, #24
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	20001074 	.word	0x20001074
 80097f4:	20001078 	.word	0x20001078

080097f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80097fe:	f000 f96b 	bl	8009ad8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009802:	4b15      	ldr	r3, [pc, #84]	@ (8009858 <prvCheckForValidListAndQueue+0x60>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d120      	bne.n	800984c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800980a:	4814      	ldr	r0, [pc, #80]	@ (800985c <prvCheckForValidListAndQueue+0x64>)
 800980c:	f7fd ff62 	bl	80076d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009810:	4813      	ldr	r0, [pc, #76]	@ (8009860 <prvCheckForValidListAndQueue+0x68>)
 8009812:	f7fd ff5f 	bl	80076d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009816:	4b13      	ldr	r3, [pc, #76]	@ (8009864 <prvCheckForValidListAndQueue+0x6c>)
 8009818:	4a10      	ldr	r2, [pc, #64]	@ (800985c <prvCheckForValidListAndQueue+0x64>)
 800981a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800981c:	4b12      	ldr	r3, [pc, #72]	@ (8009868 <prvCheckForValidListAndQueue+0x70>)
 800981e:	4a10      	ldr	r2, [pc, #64]	@ (8009860 <prvCheckForValidListAndQueue+0x68>)
 8009820:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009822:	2300      	movs	r3, #0
 8009824:	9300      	str	r3, [sp, #0]
 8009826:	4b11      	ldr	r3, [pc, #68]	@ (800986c <prvCheckForValidListAndQueue+0x74>)
 8009828:	4a11      	ldr	r2, [pc, #68]	@ (8009870 <prvCheckForValidListAndQueue+0x78>)
 800982a:	2110      	movs	r1, #16
 800982c:	200a      	movs	r0, #10
 800982e:	f7fe f86f 	bl	8007910 <xQueueGenericCreateStatic>
 8009832:	4603      	mov	r3, r0
 8009834:	4a08      	ldr	r2, [pc, #32]	@ (8009858 <prvCheckForValidListAndQueue+0x60>)
 8009836:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009838:	4b07      	ldr	r3, [pc, #28]	@ (8009858 <prvCheckForValidListAndQueue+0x60>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d005      	beq.n	800984c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009840:	4b05      	ldr	r3, [pc, #20]	@ (8009858 <prvCheckForValidListAndQueue+0x60>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	490b      	ldr	r1, [pc, #44]	@ (8009874 <prvCheckForValidListAndQueue+0x7c>)
 8009846:	4618      	mov	r0, r3
 8009848:	f7fe fd52 	bl	80082f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800984c:	f000 f976 	bl	8009b3c <vPortExitCritical>
}
 8009850:	bf00      	nop
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	2000107c 	.word	0x2000107c
 800985c:	2000104c 	.word	0x2000104c
 8009860:	20001060 	.word	0x20001060
 8009864:	20001074 	.word	0x20001074
 8009868:	20001078 	.word	0x20001078
 800986c:	20001128 	.word	0x20001128
 8009870:	20001088 	.word	0x20001088
 8009874:	0800ce80 	.word	0x0800ce80

08009878 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009878:	b480      	push	{r7}
 800987a:	b085      	sub	sp, #20
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	3b04      	subs	r3, #4
 8009888:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009890:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	3b04      	subs	r3, #4
 8009896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	f023 0201 	bic.w	r2, r3, #1
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	3b04      	subs	r3, #4
 80098a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80098a8:	4a0c      	ldr	r2, [pc, #48]	@ (80098dc <pxPortInitialiseStack+0x64>)
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	3b14      	subs	r3, #20
 80098b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80098b4:	687a      	ldr	r2, [r7, #4]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	3b04      	subs	r3, #4
 80098be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f06f 0202 	mvn.w	r2, #2
 80098c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	3b20      	subs	r3, #32
 80098cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80098ce:	68fb      	ldr	r3, [r7, #12]
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3714      	adds	r7, #20
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr
 80098dc:	080098e1 	.word	0x080098e1

080098e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80098e0:	b480      	push	{r7}
 80098e2:	b085      	sub	sp, #20
 80098e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80098e6:	2300      	movs	r3, #0
 80098e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80098ea:	4b13      	ldr	r3, [pc, #76]	@ (8009938 <prvTaskExitError+0x58>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098f2:	d00b      	beq.n	800990c <prvTaskExitError+0x2c>
	__asm volatile
 80098f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f8:	f383 8811 	msr	BASEPRI, r3
 80098fc:	f3bf 8f6f 	isb	sy
 8009900:	f3bf 8f4f 	dsb	sy
 8009904:	60fb      	str	r3, [r7, #12]
}
 8009906:	bf00      	nop
 8009908:	bf00      	nop
 800990a:	e7fd      	b.n	8009908 <prvTaskExitError+0x28>
	__asm volatile
 800990c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009910:	f383 8811 	msr	BASEPRI, r3
 8009914:	f3bf 8f6f 	isb	sy
 8009918:	f3bf 8f4f 	dsb	sy
 800991c:	60bb      	str	r3, [r7, #8]
}
 800991e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009920:	bf00      	nop
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d0fc      	beq.n	8009922 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009928:	bf00      	nop
 800992a:	bf00      	nop
 800992c:	3714      	adds	r7, #20
 800992e:	46bd      	mov	sp, r7
 8009930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009934:	4770      	bx	lr
 8009936:	bf00      	nop
 8009938:	2000000c 	.word	0x2000000c
 800993c:	00000000 	.word	0x00000000

08009940 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009940:	4b07      	ldr	r3, [pc, #28]	@ (8009960 <pxCurrentTCBConst2>)
 8009942:	6819      	ldr	r1, [r3, #0]
 8009944:	6808      	ldr	r0, [r1, #0]
 8009946:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800994a:	f380 8809 	msr	PSP, r0
 800994e:	f3bf 8f6f 	isb	sy
 8009952:	f04f 0000 	mov.w	r0, #0
 8009956:	f380 8811 	msr	BASEPRI, r0
 800995a:	4770      	bx	lr
 800995c:	f3af 8000 	nop.w

08009960 <pxCurrentTCBConst2>:
 8009960:	20000b4c 	.word	0x20000b4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009964:	bf00      	nop
 8009966:	bf00      	nop

08009968 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009968:	4808      	ldr	r0, [pc, #32]	@ (800998c <prvPortStartFirstTask+0x24>)
 800996a:	6800      	ldr	r0, [r0, #0]
 800996c:	6800      	ldr	r0, [r0, #0]
 800996e:	f380 8808 	msr	MSP, r0
 8009972:	f04f 0000 	mov.w	r0, #0
 8009976:	f380 8814 	msr	CONTROL, r0
 800997a:	b662      	cpsie	i
 800997c:	b661      	cpsie	f
 800997e:	f3bf 8f4f 	dsb	sy
 8009982:	f3bf 8f6f 	isb	sy
 8009986:	df00      	svc	0
 8009988:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800998a:	bf00      	nop
 800998c:	e000ed08 	.word	0xe000ed08

08009990 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b086      	sub	sp, #24
 8009994:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009996:	4b47      	ldr	r3, [pc, #284]	@ (8009ab4 <xPortStartScheduler+0x124>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4a47      	ldr	r2, [pc, #284]	@ (8009ab8 <xPortStartScheduler+0x128>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d10b      	bne.n	80099b8 <xPortStartScheduler+0x28>
	__asm volatile
 80099a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a4:	f383 8811 	msr	BASEPRI, r3
 80099a8:	f3bf 8f6f 	isb	sy
 80099ac:	f3bf 8f4f 	dsb	sy
 80099b0:	60fb      	str	r3, [r7, #12]
}
 80099b2:	bf00      	nop
 80099b4:	bf00      	nop
 80099b6:	e7fd      	b.n	80099b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80099b8:	4b3e      	ldr	r3, [pc, #248]	@ (8009ab4 <xPortStartScheduler+0x124>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a3f      	ldr	r2, [pc, #252]	@ (8009abc <xPortStartScheduler+0x12c>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d10b      	bne.n	80099da <xPortStartScheduler+0x4a>
	__asm volatile
 80099c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c6:	f383 8811 	msr	BASEPRI, r3
 80099ca:	f3bf 8f6f 	isb	sy
 80099ce:	f3bf 8f4f 	dsb	sy
 80099d2:	613b      	str	r3, [r7, #16]
}
 80099d4:	bf00      	nop
 80099d6:	bf00      	nop
 80099d8:	e7fd      	b.n	80099d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80099da:	4b39      	ldr	r3, [pc, #228]	@ (8009ac0 <xPortStartScheduler+0x130>)
 80099dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	781b      	ldrb	r3, [r3, #0]
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	22ff      	movs	r2, #255	@ 0xff
 80099ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80099f4:	78fb      	ldrb	r3, [r7, #3]
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80099fc:	b2da      	uxtb	r2, r3
 80099fe:	4b31      	ldr	r3, [pc, #196]	@ (8009ac4 <xPortStartScheduler+0x134>)
 8009a00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009a02:	4b31      	ldr	r3, [pc, #196]	@ (8009ac8 <xPortStartScheduler+0x138>)
 8009a04:	2207      	movs	r2, #7
 8009a06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a08:	e009      	b.n	8009a1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8009ac8 <xPortStartScheduler+0x138>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	3b01      	subs	r3, #1
 8009a10:	4a2d      	ldr	r2, [pc, #180]	@ (8009ac8 <xPortStartScheduler+0x138>)
 8009a12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009a14:	78fb      	ldrb	r3, [r7, #3]
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	005b      	lsls	r3, r3, #1
 8009a1a:	b2db      	uxtb	r3, r3
 8009a1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a1e:	78fb      	ldrb	r3, [r7, #3]
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a26:	2b80      	cmp	r3, #128	@ 0x80
 8009a28:	d0ef      	beq.n	8009a0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009a2a:	4b27      	ldr	r3, [pc, #156]	@ (8009ac8 <xPortStartScheduler+0x138>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f1c3 0307 	rsb	r3, r3, #7
 8009a32:	2b04      	cmp	r3, #4
 8009a34:	d00b      	beq.n	8009a4e <xPortStartScheduler+0xbe>
	__asm volatile
 8009a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3a:	f383 8811 	msr	BASEPRI, r3
 8009a3e:	f3bf 8f6f 	isb	sy
 8009a42:	f3bf 8f4f 	dsb	sy
 8009a46:	60bb      	str	r3, [r7, #8]
}
 8009a48:	bf00      	nop
 8009a4a:	bf00      	nop
 8009a4c:	e7fd      	b.n	8009a4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8009ac8 <xPortStartScheduler+0x138>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	021b      	lsls	r3, r3, #8
 8009a54:	4a1c      	ldr	r2, [pc, #112]	@ (8009ac8 <xPortStartScheduler+0x138>)
 8009a56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009a58:	4b1b      	ldr	r3, [pc, #108]	@ (8009ac8 <xPortStartScheduler+0x138>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009a60:	4a19      	ldr	r2, [pc, #100]	@ (8009ac8 <xPortStartScheduler+0x138>)
 8009a62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	b2da      	uxtb	r2, r3
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009a6c:	4b17      	ldr	r3, [pc, #92]	@ (8009acc <xPortStartScheduler+0x13c>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a16      	ldr	r2, [pc, #88]	@ (8009acc <xPortStartScheduler+0x13c>)
 8009a72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009a76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009a78:	4b14      	ldr	r3, [pc, #80]	@ (8009acc <xPortStartScheduler+0x13c>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a13      	ldr	r2, [pc, #76]	@ (8009acc <xPortStartScheduler+0x13c>)
 8009a7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009a82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009a84:	f000 f8da 	bl	8009c3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009a88:	4b11      	ldr	r3, [pc, #68]	@ (8009ad0 <xPortStartScheduler+0x140>)
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009a8e:	f000 f8f9 	bl	8009c84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009a92:	4b10      	ldr	r3, [pc, #64]	@ (8009ad4 <xPortStartScheduler+0x144>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a0f      	ldr	r2, [pc, #60]	@ (8009ad4 <xPortStartScheduler+0x144>)
 8009a98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009a9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009a9e:	f7ff ff63 	bl	8009968 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009aa2:	f7ff f83d 	bl	8008b20 <vTaskSwitchContext>
	prvTaskExitError();
 8009aa6:	f7ff ff1b 	bl	80098e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009aaa:	2300      	movs	r3, #0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3718      	adds	r7, #24
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}
 8009ab4:	e000ed00 	.word	0xe000ed00
 8009ab8:	410fc271 	.word	0x410fc271
 8009abc:	410fc270 	.word	0x410fc270
 8009ac0:	e000e400 	.word	0xe000e400
 8009ac4:	20001178 	.word	0x20001178
 8009ac8:	2000117c 	.word	0x2000117c
 8009acc:	e000ed20 	.word	0xe000ed20
 8009ad0:	2000000c 	.word	0x2000000c
 8009ad4:	e000ef34 	.word	0xe000ef34

08009ad8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b083      	sub	sp, #12
 8009adc:	af00      	add	r7, sp, #0
	__asm volatile
 8009ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae2:	f383 8811 	msr	BASEPRI, r3
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	f3bf 8f4f 	dsb	sy
 8009aee:	607b      	str	r3, [r7, #4]
}
 8009af0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009af2:	4b10      	ldr	r3, [pc, #64]	@ (8009b34 <vPortEnterCritical+0x5c>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	3301      	adds	r3, #1
 8009af8:	4a0e      	ldr	r2, [pc, #56]	@ (8009b34 <vPortEnterCritical+0x5c>)
 8009afa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009afc:	4b0d      	ldr	r3, [pc, #52]	@ (8009b34 <vPortEnterCritical+0x5c>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d110      	bne.n	8009b26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009b04:	4b0c      	ldr	r3, [pc, #48]	@ (8009b38 <vPortEnterCritical+0x60>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	b2db      	uxtb	r3, r3
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d00b      	beq.n	8009b26 <vPortEnterCritical+0x4e>
	__asm volatile
 8009b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b12:	f383 8811 	msr	BASEPRI, r3
 8009b16:	f3bf 8f6f 	isb	sy
 8009b1a:	f3bf 8f4f 	dsb	sy
 8009b1e:	603b      	str	r3, [r7, #0]
}
 8009b20:	bf00      	nop
 8009b22:	bf00      	nop
 8009b24:	e7fd      	b.n	8009b22 <vPortEnterCritical+0x4a>
	}
}
 8009b26:	bf00      	nop
 8009b28:	370c      	adds	r7, #12
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b30:	4770      	bx	lr
 8009b32:	bf00      	nop
 8009b34:	2000000c 	.word	0x2000000c
 8009b38:	e000ed04 	.word	0xe000ed04

08009b3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b083      	sub	sp, #12
 8009b40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009b42:	4b12      	ldr	r3, [pc, #72]	@ (8009b8c <vPortExitCritical+0x50>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d10b      	bne.n	8009b62 <vPortExitCritical+0x26>
	__asm volatile
 8009b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b4e:	f383 8811 	msr	BASEPRI, r3
 8009b52:	f3bf 8f6f 	isb	sy
 8009b56:	f3bf 8f4f 	dsb	sy
 8009b5a:	607b      	str	r3, [r7, #4]
}
 8009b5c:	bf00      	nop
 8009b5e:	bf00      	nop
 8009b60:	e7fd      	b.n	8009b5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009b62:	4b0a      	ldr	r3, [pc, #40]	@ (8009b8c <vPortExitCritical+0x50>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	3b01      	subs	r3, #1
 8009b68:	4a08      	ldr	r2, [pc, #32]	@ (8009b8c <vPortExitCritical+0x50>)
 8009b6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009b6c:	4b07      	ldr	r3, [pc, #28]	@ (8009b8c <vPortExitCritical+0x50>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d105      	bne.n	8009b80 <vPortExitCritical+0x44>
 8009b74:	2300      	movs	r3, #0
 8009b76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	f383 8811 	msr	BASEPRI, r3
}
 8009b7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009b80:	bf00      	nop
 8009b82:	370c      	adds	r7, #12
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr
 8009b8c:	2000000c 	.word	0x2000000c

08009b90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009b90:	f3ef 8009 	mrs	r0, PSP
 8009b94:	f3bf 8f6f 	isb	sy
 8009b98:	4b15      	ldr	r3, [pc, #84]	@ (8009bf0 <pxCurrentTCBConst>)
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	f01e 0f10 	tst.w	lr, #16
 8009ba0:	bf08      	it	eq
 8009ba2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009ba6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009baa:	6010      	str	r0, [r2, #0]
 8009bac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009bb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009bb4:	f380 8811 	msr	BASEPRI, r0
 8009bb8:	f3bf 8f4f 	dsb	sy
 8009bbc:	f3bf 8f6f 	isb	sy
 8009bc0:	f7fe ffae 	bl	8008b20 <vTaskSwitchContext>
 8009bc4:	f04f 0000 	mov.w	r0, #0
 8009bc8:	f380 8811 	msr	BASEPRI, r0
 8009bcc:	bc09      	pop	{r0, r3}
 8009bce:	6819      	ldr	r1, [r3, #0]
 8009bd0:	6808      	ldr	r0, [r1, #0]
 8009bd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd6:	f01e 0f10 	tst.w	lr, #16
 8009bda:	bf08      	it	eq
 8009bdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009be0:	f380 8809 	msr	PSP, r0
 8009be4:	f3bf 8f6f 	isb	sy
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	f3af 8000 	nop.w

08009bf0 <pxCurrentTCBConst>:
 8009bf0:	20000b4c 	.word	0x20000b4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009bf4:	bf00      	nop
 8009bf6:	bf00      	nop

08009bf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
	__asm volatile
 8009bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c02:	f383 8811 	msr	BASEPRI, r3
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	f3bf 8f4f 	dsb	sy
 8009c0e:	607b      	str	r3, [r7, #4]
}
 8009c10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009c12:	f7fe fecb 	bl	80089ac <xTaskIncrementTick>
 8009c16:	4603      	mov	r3, r0
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d003      	beq.n	8009c24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009c1c:	4b06      	ldr	r3, [pc, #24]	@ (8009c38 <xPortSysTickHandler+0x40>)
 8009c1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c22:	601a      	str	r2, [r3, #0]
 8009c24:	2300      	movs	r3, #0
 8009c26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	f383 8811 	msr	BASEPRI, r3
}
 8009c2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009c30:	bf00      	nop
 8009c32:	3708      	adds	r7, #8
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	e000ed04 	.word	0xe000ed04

08009c3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009c40:	4b0b      	ldr	r3, [pc, #44]	@ (8009c70 <vPortSetupTimerInterrupt+0x34>)
 8009c42:	2200      	movs	r2, #0
 8009c44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009c46:	4b0b      	ldr	r3, [pc, #44]	@ (8009c74 <vPortSetupTimerInterrupt+0x38>)
 8009c48:	2200      	movs	r2, #0
 8009c4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009c78 <vPortSetupTimerInterrupt+0x3c>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a0a      	ldr	r2, [pc, #40]	@ (8009c7c <vPortSetupTimerInterrupt+0x40>)
 8009c52:	fba2 2303 	umull	r2, r3, r2, r3
 8009c56:	099b      	lsrs	r3, r3, #6
 8009c58:	4a09      	ldr	r2, [pc, #36]	@ (8009c80 <vPortSetupTimerInterrupt+0x44>)
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009c5e:	4b04      	ldr	r3, [pc, #16]	@ (8009c70 <vPortSetupTimerInterrupt+0x34>)
 8009c60:	2207      	movs	r2, #7
 8009c62:	601a      	str	r2, [r3, #0]
}
 8009c64:	bf00      	nop
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr
 8009c6e:	bf00      	nop
 8009c70:	e000e010 	.word	0xe000e010
 8009c74:	e000e018 	.word	0xe000e018
 8009c78:	20000000 	.word	0x20000000
 8009c7c:	10624dd3 	.word	0x10624dd3
 8009c80:	e000e014 	.word	0xe000e014

08009c84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009c84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009c94 <vPortEnableVFP+0x10>
 8009c88:	6801      	ldr	r1, [r0, #0]
 8009c8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009c8e:	6001      	str	r1, [r0, #0]
 8009c90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009c92:	bf00      	nop
 8009c94:	e000ed88 	.word	0xe000ed88

08009c98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009c98:	b480      	push	{r7}
 8009c9a:	b085      	sub	sp, #20
 8009c9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009c9e:	f3ef 8305 	mrs	r3, IPSR
 8009ca2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2b0f      	cmp	r3, #15
 8009ca8:	d915      	bls.n	8009cd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009caa:	4a18      	ldr	r2, [pc, #96]	@ (8009d0c <vPortValidateInterruptPriority+0x74>)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	4413      	add	r3, r2
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009cb4:	4b16      	ldr	r3, [pc, #88]	@ (8009d10 <vPortValidateInterruptPriority+0x78>)
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	7afa      	ldrb	r2, [r7, #11]
 8009cba:	429a      	cmp	r2, r3
 8009cbc:	d20b      	bcs.n	8009cd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc2:	f383 8811 	msr	BASEPRI, r3
 8009cc6:	f3bf 8f6f 	isb	sy
 8009cca:	f3bf 8f4f 	dsb	sy
 8009cce:	607b      	str	r3, [r7, #4]
}
 8009cd0:	bf00      	nop
 8009cd2:	bf00      	nop
 8009cd4:	e7fd      	b.n	8009cd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8009d14 <vPortValidateInterruptPriority+0x7c>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009cde:	4b0e      	ldr	r3, [pc, #56]	@ (8009d18 <vPortValidateInterruptPriority+0x80>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d90b      	bls.n	8009cfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cea:	f383 8811 	msr	BASEPRI, r3
 8009cee:	f3bf 8f6f 	isb	sy
 8009cf2:	f3bf 8f4f 	dsb	sy
 8009cf6:	603b      	str	r3, [r7, #0]
}
 8009cf8:	bf00      	nop
 8009cfa:	bf00      	nop
 8009cfc:	e7fd      	b.n	8009cfa <vPortValidateInterruptPriority+0x62>
	}
 8009cfe:	bf00      	nop
 8009d00:	3714      	adds	r7, #20
 8009d02:	46bd      	mov	sp, r7
 8009d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d08:	4770      	bx	lr
 8009d0a:	bf00      	nop
 8009d0c:	e000e3f0 	.word	0xe000e3f0
 8009d10:	20001178 	.word	0x20001178
 8009d14:	e000ed0c 	.word	0xe000ed0c
 8009d18:	2000117c 	.word	0x2000117c

08009d1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b08a      	sub	sp, #40	@ 0x28
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009d24:	2300      	movs	r3, #0
 8009d26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009d28:	f7fe fd84 	bl	8008834 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009d2c:	4b5c      	ldr	r3, [pc, #368]	@ (8009ea0 <pvPortMalloc+0x184>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d101      	bne.n	8009d38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009d34:	f000 f924 	bl	8009f80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009d38:	4b5a      	ldr	r3, [pc, #360]	@ (8009ea4 <pvPortMalloc+0x188>)
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	4013      	ands	r3, r2
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	f040 8095 	bne.w	8009e70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d01e      	beq.n	8009d8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009d4c:	2208      	movs	r2, #8
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	4413      	add	r3, r2
 8009d52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f003 0307 	and.w	r3, r3, #7
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d015      	beq.n	8009d8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f023 0307 	bic.w	r3, r3, #7
 8009d64:	3308      	adds	r3, #8
 8009d66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f003 0307 	and.w	r3, r3, #7
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d00b      	beq.n	8009d8a <pvPortMalloc+0x6e>
	__asm volatile
 8009d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d76:	f383 8811 	msr	BASEPRI, r3
 8009d7a:	f3bf 8f6f 	isb	sy
 8009d7e:	f3bf 8f4f 	dsb	sy
 8009d82:	617b      	str	r3, [r7, #20]
}
 8009d84:	bf00      	nop
 8009d86:	bf00      	nop
 8009d88:	e7fd      	b.n	8009d86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d06f      	beq.n	8009e70 <pvPortMalloc+0x154>
 8009d90:	4b45      	ldr	r3, [pc, #276]	@ (8009ea8 <pvPortMalloc+0x18c>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	429a      	cmp	r2, r3
 8009d98:	d86a      	bhi.n	8009e70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009d9a:	4b44      	ldr	r3, [pc, #272]	@ (8009eac <pvPortMalloc+0x190>)
 8009d9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009d9e:	4b43      	ldr	r3, [pc, #268]	@ (8009eac <pvPortMalloc+0x190>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009da4:	e004      	b.n	8009db0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	687a      	ldr	r2, [r7, #4]
 8009db6:	429a      	cmp	r2, r3
 8009db8:	d903      	bls.n	8009dc2 <pvPortMalloc+0xa6>
 8009dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d1f1      	bne.n	8009da6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009dc2:	4b37      	ldr	r3, [pc, #220]	@ (8009ea0 <pvPortMalloc+0x184>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d051      	beq.n	8009e70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009dcc:	6a3b      	ldr	r3, [r7, #32]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2208      	movs	r2, #8
 8009dd2:	4413      	add	r3, r2
 8009dd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd8:	681a      	ldr	r2, [r3, #0]
 8009dda:	6a3b      	ldr	r3, [r7, #32]
 8009ddc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de0:	685a      	ldr	r2, [r3, #4]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	1ad2      	subs	r2, r2, r3
 8009de6:	2308      	movs	r3, #8
 8009de8:	005b      	lsls	r3, r3, #1
 8009dea:	429a      	cmp	r2, r3
 8009dec:	d920      	bls.n	8009e30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4413      	add	r3, r2
 8009df4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009df6:	69bb      	ldr	r3, [r7, #24]
 8009df8:	f003 0307 	and.w	r3, r3, #7
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d00b      	beq.n	8009e18 <pvPortMalloc+0xfc>
	__asm volatile
 8009e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e04:	f383 8811 	msr	BASEPRI, r3
 8009e08:	f3bf 8f6f 	isb	sy
 8009e0c:	f3bf 8f4f 	dsb	sy
 8009e10:	613b      	str	r3, [r7, #16]
}
 8009e12:	bf00      	nop
 8009e14:	bf00      	nop
 8009e16:	e7fd      	b.n	8009e14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1a:	685a      	ldr	r2, [r3, #4]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	1ad2      	subs	r2, r2, r3
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e26:	687a      	ldr	r2, [r7, #4]
 8009e28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009e2a:	69b8      	ldr	r0, [r7, #24]
 8009e2c:	f000 f90a 	bl	800a044 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009e30:	4b1d      	ldr	r3, [pc, #116]	@ (8009ea8 <pvPortMalloc+0x18c>)
 8009e32:	681a      	ldr	r2, [r3, #0]
 8009e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	1ad3      	subs	r3, r2, r3
 8009e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ea8 <pvPortMalloc+0x18c>)
 8009e3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ea8 <pvPortMalloc+0x18c>)
 8009e40:	681a      	ldr	r2, [r3, #0]
 8009e42:	4b1b      	ldr	r3, [pc, #108]	@ (8009eb0 <pvPortMalloc+0x194>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	429a      	cmp	r2, r3
 8009e48:	d203      	bcs.n	8009e52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009e4a:	4b17      	ldr	r3, [pc, #92]	@ (8009ea8 <pvPortMalloc+0x18c>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a18      	ldr	r2, [pc, #96]	@ (8009eb0 <pvPortMalloc+0x194>)
 8009e50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e54:	685a      	ldr	r2, [r3, #4]
 8009e56:	4b13      	ldr	r3, [pc, #76]	@ (8009ea4 <pvPortMalloc+0x188>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	431a      	orrs	r2, r3
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e62:	2200      	movs	r2, #0
 8009e64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009e66:	4b13      	ldr	r3, [pc, #76]	@ (8009eb4 <pvPortMalloc+0x198>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	4a11      	ldr	r2, [pc, #68]	@ (8009eb4 <pvPortMalloc+0x198>)
 8009e6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009e70:	f7fe fcee 	bl	8008850 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	f003 0307 	and.w	r3, r3, #7
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d00b      	beq.n	8009e96 <pvPortMalloc+0x17a>
	__asm volatile
 8009e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	60fb      	str	r3, [r7, #12]
}
 8009e90:	bf00      	nop
 8009e92:	bf00      	nop
 8009e94:	e7fd      	b.n	8009e92 <pvPortMalloc+0x176>
	return pvReturn;
 8009e96:	69fb      	ldr	r3, [r7, #28]
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3728      	adds	r7, #40	@ 0x28
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	20004d88 	.word	0x20004d88
 8009ea4:	20004d9c 	.word	0x20004d9c
 8009ea8:	20004d8c 	.word	0x20004d8c
 8009eac:	20004d80 	.word	0x20004d80
 8009eb0:	20004d90 	.word	0x20004d90
 8009eb4:	20004d94 	.word	0x20004d94

08009eb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d04f      	beq.n	8009f6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009eca:	2308      	movs	r3, #8
 8009ecc:	425b      	negs	r3, r3
 8009ece:	697a      	ldr	r2, [r7, #20]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	685a      	ldr	r2, [r3, #4]
 8009edc:	4b25      	ldr	r3, [pc, #148]	@ (8009f74 <vPortFree+0xbc>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4013      	ands	r3, r2
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d10b      	bne.n	8009efe <vPortFree+0x46>
	__asm volatile
 8009ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eea:	f383 8811 	msr	BASEPRI, r3
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	f3bf 8f4f 	dsb	sy
 8009ef6:	60fb      	str	r3, [r7, #12]
}
 8009ef8:	bf00      	nop
 8009efa:	bf00      	nop
 8009efc:	e7fd      	b.n	8009efa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d00b      	beq.n	8009f1e <vPortFree+0x66>
	__asm volatile
 8009f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f0a:	f383 8811 	msr	BASEPRI, r3
 8009f0e:	f3bf 8f6f 	isb	sy
 8009f12:	f3bf 8f4f 	dsb	sy
 8009f16:	60bb      	str	r3, [r7, #8]
}
 8009f18:	bf00      	nop
 8009f1a:	bf00      	nop
 8009f1c:	e7fd      	b.n	8009f1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	685a      	ldr	r2, [r3, #4]
 8009f22:	4b14      	ldr	r3, [pc, #80]	@ (8009f74 <vPortFree+0xbc>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4013      	ands	r3, r2
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d01e      	beq.n	8009f6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009f2c:	693b      	ldr	r3, [r7, #16]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d11a      	bne.n	8009f6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	685a      	ldr	r2, [r3, #4]
 8009f38:	4b0e      	ldr	r3, [pc, #56]	@ (8009f74 <vPortFree+0xbc>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	43db      	mvns	r3, r3
 8009f3e:	401a      	ands	r2, r3
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009f44:	f7fe fc76 	bl	8008834 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009f78 <vPortFree+0xc0>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4413      	add	r3, r2
 8009f52:	4a09      	ldr	r2, [pc, #36]	@ (8009f78 <vPortFree+0xc0>)
 8009f54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009f56:	6938      	ldr	r0, [r7, #16]
 8009f58:	f000 f874 	bl	800a044 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009f5c:	4b07      	ldr	r3, [pc, #28]	@ (8009f7c <vPortFree+0xc4>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	3301      	adds	r3, #1
 8009f62:	4a06      	ldr	r2, [pc, #24]	@ (8009f7c <vPortFree+0xc4>)
 8009f64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009f66:	f7fe fc73 	bl	8008850 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009f6a:	bf00      	nop
 8009f6c:	3718      	adds	r7, #24
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	20004d9c 	.word	0x20004d9c
 8009f78:	20004d8c 	.word	0x20004d8c
 8009f7c:	20004d98 	.word	0x20004d98

08009f80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009f80:	b480      	push	{r7}
 8009f82:	b085      	sub	sp, #20
 8009f84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009f86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009f8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009f8c:	4b27      	ldr	r3, [pc, #156]	@ (800a02c <prvHeapInit+0xac>)
 8009f8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f003 0307 	and.w	r3, r3, #7
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00c      	beq.n	8009fb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	3307      	adds	r3, #7
 8009f9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f023 0307 	bic.w	r3, r3, #7
 8009fa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009fa8:	68ba      	ldr	r2, [r7, #8]
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	1ad3      	subs	r3, r2, r3
 8009fae:	4a1f      	ldr	r2, [pc, #124]	@ (800a02c <prvHeapInit+0xac>)
 8009fb0:	4413      	add	r3, r2
 8009fb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009fb8:	4a1d      	ldr	r2, [pc, #116]	@ (800a030 <prvHeapInit+0xb0>)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009fbe:	4b1c      	ldr	r3, [pc, #112]	@ (800a030 <prvHeapInit+0xb0>)
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	68ba      	ldr	r2, [r7, #8]
 8009fc8:	4413      	add	r3, r2
 8009fca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009fcc:	2208      	movs	r2, #8
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	1a9b      	subs	r3, r3, r2
 8009fd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f023 0307 	bic.w	r3, r3, #7
 8009fda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	4a15      	ldr	r2, [pc, #84]	@ (800a034 <prvHeapInit+0xb4>)
 8009fe0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009fe2:	4b14      	ldr	r3, [pc, #80]	@ (800a034 <prvHeapInit+0xb4>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009fea:	4b12      	ldr	r3, [pc, #72]	@ (800a034 <prvHeapInit+0xb4>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	68fa      	ldr	r2, [r7, #12]
 8009ffa:	1ad2      	subs	r2, r2, r3
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a000:	4b0c      	ldr	r3, [pc, #48]	@ (800a034 <prvHeapInit+0xb4>)
 800a002:	681a      	ldr	r2, [r3, #0]
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	4a0a      	ldr	r2, [pc, #40]	@ (800a038 <prvHeapInit+0xb8>)
 800a00e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	4a09      	ldr	r2, [pc, #36]	@ (800a03c <prvHeapInit+0xbc>)
 800a016:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a018:	4b09      	ldr	r3, [pc, #36]	@ (800a040 <prvHeapInit+0xc0>)
 800a01a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a01e:	601a      	str	r2, [r3, #0]
}
 800a020:	bf00      	nop
 800a022:	3714      	adds	r7, #20
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr
 800a02c:	20001180 	.word	0x20001180
 800a030:	20004d80 	.word	0x20004d80
 800a034:	20004d88 	.word	0x20004d88
 800a038:	20004d90 	.word	0x20004d90
 800a03c:	20004d8c 	.word	0x20004d8c
 800a040:	20004d9c 	.word	0x20004d9c

0800a044 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a044:	b480      	push	{r7}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a04c:	4b28      	ldr	r3, [pc, #160]	@ (800a0f0 <prvInsertBlockIntoFreeList+0xac>)
 800a04e:	60fb      	str	r3, [r7, #12]
 800a050:	e002      	b.n	800a058 <prvInsertBlockIntoFreeList+0x14>
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	60fb      	str	r3, [r7, #12]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	687a      	ldr	r2, [r7, #4]
 800a05e:	429a      	cmp	r2, r3
 800a060:	d8f7      	bhi.n	800a052 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	68ba      	ldr	r2, [r7, #8]
 800a06c:	4413      	add	r3, r2
 800a06e:	687a      	ldr	r2, [r7, #4]
 800a070:	429a      	cmp	r2, r3
 800a072:	d108      	bne.n	800a086 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	685a      	ldr	r2, [r3, #4]
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	441a      	add	r2, r3
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	68ba      	ldr	r2, [r7, #8]
 800a090:	441a      	add	r2, r3
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	429a      	cmp	r2, r3
 800a098:	d118      	bne.n	800a0cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681a      	ldr	r2, [r3, #0]
 800a09e:	4b15      	ldr	r3, [pc, #84]	@ (800a0f4 <prvInsertBlockIntoFreeList+0xb0>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d00d      	beq.n	800a0c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	685a      	ldr	r2, [r3, #4]
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	441a      	add	r2, r3
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	601a      	str	r2, [r3, #0]
 800a0c0:	e008      	b.n	800a0d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a0c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a0f4 <prvInsertBlockIntoFreeList+0xb0>)
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	601a      	str	r2, [r3, #0]
 800a0ca:	e003      	b.n	800a0d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681a      	ldr	r2, [r3, #0]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a0d4:	68fa      	ldr	r2, [r7, #12]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d002      	beq.n	800a0e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	687a      	ldr	r2, [r7, #4]
 800a0e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0e2:	bf00      	nop
 800a0e4:	3714      	adds	r7, #20
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ec:	4770      	bx	lr
 800a0ee:	bf00      	nop
 800a0f0:	20004d80 	.word	0x20004d80
 800a0f4:	20004d88 	.word	0x20004d88

0800a0f8 <__cvt>:
 800a0f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0fc:	ec57 6b10 	vmov	r6, r7, d0
 800a100:	2f00      	cmp	r7, #0
 800a102:	460c      	mov	r4, r1
 800a104:	4619      	mov	r1, r3
 800a106:	463b      	mov	r3, r7
 800a108:	bfbb      	ittet	lt
 800a10a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a10e:	461f      	movlt	r7, r3
 800a110:	2300      	movge	r3, #0
 800a112:	232d      	movlt	r3, #45	@ 0x2d
 800a114:	700b      	strb	r3, [r1, #0]
 800a116:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a118:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a11c:	4691      	mov	r9, r2
 800a11e:	f023 0820 	bic.w	r8, r3, #32
 800a122:	bfbc      	itt	lt
 800a124:	4632      	movlt	r2, r6
 800a126:	4616      	movlt	r6, r2
 800a128:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a12c:	d005      	beq.n	800a13a <__cvt+0x42>
 800a12e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a132:	d100      	bne.n	800a136 <__cvt+0x3e>
 800a134:	3401      	adds	r4, #1
 800a136:	2102      	movs	r1, #2
 800a138:	e000      	b.n	800a13c <__cvt+0x44>
 800a13a:	2103      	movs	r1, #3
 800a13c:	ab03      	add	r3, sp, #12
 800a13e:	9301      	str	r3, [sp, #4]
 800a140:	ab02      	add	r3, sp, #8
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	ec47 6b10 	vmov	d0, r6, r7
 800a148:	4653      	mov	r3, sl
 800a14a:	4622      	mov	r2, r4
 800a14c:	f000 ff4c 	bl	800afe8 <_dtoa_r>
 800a150:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a154:	4605      	mov	r5, r0
 800a156:	d119      	bne.n	800a18c <__cvt+0x94>
 800a158:	f019 0f01 	tst.w	r9, #1
 800a15c:	d00e      	beq.n	800a17c <__cvt+0x84>
 800a15e:	eb00 0904 	add.w	r9, r0, r4
 800a162:	2200      	movs	r2, #0
 800a164:	2300      	movs	r3, #0
 800a166:	4630      	mov	r0, r6
 800a168:	4639      	mov	r1, r7
 800a16a:	f7f6 fccd 	bl	8000b08 <__aeabi_dcmpeq>
 800a16e:	b108      	cbz	r0, 800a174 <__cvt+0x7c>
 800a170:	f8cd 900c 	str.w	r9, [sp, #12]
 800a174:	2230      	movs	r2, #48	@ 0x30
 800a176:	9b03      	ldr	r3, [sp, #12]
 800a178:	454b      	cmp	r3, r9
 800a17a:	d31e      	bcc.n	800a1ba <__cvt+0xc2>
 800a17c:	9b03      	ldr	r3, [sp, #12]
 800a17e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a180:	1b5b      	subs	r3, r3, r5
 800a182:	4628      	mov	r0, r5
 800a184:	6013      	str	r3, [r2, #0]
 800a186:	b004      	add	sp, #16
 800a188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a18c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a190:	eb00 0904 	add.w	r9, r0, r4
 800a194:	d1e5      	bne.n	800a162 <__cvt+0x6a>
 800a196:	7803      	ldrb	r3, [r0, #0]
 800a198:	2b30      	cmp	r3, #48	@ 0x30
 800a19a:	d10a      	bne.n	800a1b2 <__cvt+0xba>
 800a19c:	2200      	movs	r2, #0
 800a19e:	2300      	movs	r3, #0
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	4639      	mov	r1, r7
 800a1a4:	f7f6 fcb0 	bl	8000b08 <__aeabi_dcmpeq>
 800a1a8:	b918      	cbnz	r0, 800a1b2 <__cvt+0xba>
 800a1aa:	f1c4 0401 	rsb	r4, r4, #1
 800a1ae:	f8ca 4000 	str.w	r4, [sl]
 800a1b2:	f8da 3000 	ldr.w	r3, [sl]
 800a1b6:	4499      	add	r9, r3
 800a1b8:	e7d3      	b.n	800a162 <__cvt+0x6a>
 800a1ba:	1c59      	adds	r1, r3, #1
 800a1bc:	9103      	str	r1, [sp, #12]
 800a1be:	701a      	strb	r2, [r3, #0]
 800a1c0:	e7d9      	b.n	800a176 <__cvt+0x7e>

0800a1c2 <__exponent>:
 800a1c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1c4:	2900      	cmp	r1, #0
 800a1c6:	bfba      	itte	lt
 800a1c8:	4249      	neglt	r1, r1
 800a1ca:	232d      	movlt	r3, #45	@ 0x2d
 800a1cc:	232b      	movge	r3, #43	@ 0x2b
 800a1ce:	2909      	cmp	r1, #9
 800a1d0:	7002      	strb	r2, [r0, #0]
 800a1d2:	7043      	strb	r3, [r0, #1]
 800a1d4:	dd29      	ble.n	800a22a <__exponent+0x68>
 800a1d6:	f10d 0307 	add.w	r3, sp, #7
 800a1da:	461d      	mov	r5, r3
 800a1dc:	270a      	movs	r7, #10
 800a1de:	461a      	mov	r2, r3
 800a1e0:	fbb1 f6f7 	udiv	r6, r1, r7
 800a1e4:	fb07 1416 	mls	r4, r7, r6, r1
 800a1e8:	3430      	adds	r4, #48	@ 0x30
 800a1ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a1ee:	460c      	mov	r4, r1
 800a1f0:	2c63      	cmp	r4, #99	@ 0x63
 800a1f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800a1f6:	4631      	mov	r1, r6
 800a1f8:	dcf1      	bgt.n	800a1de <__exponent+0x1c>
 800a1fa:	3130      	adds	r1, #48	@ 0x30
 800a1fc:	1e94      	subs	r4, r2, #2
 800a1fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a202:	1c41      	adds	r1, r0, #1
 800a204:	4623      	mov	r3, r4
 800a206:	42ab      	cmp	r3, r5
 800a208:	d30a      	bcc.n	800a220 <__exponent+0x5e>
 800a20a:	f10d 0309 	add.w	r3, sp, #9
 800a20e:	1a9b      	subs	r3, r3, r2
 800a210:	42ac      	cmp	r4, r5
 800a212:	bf88      	it	hi
 800a214:	2300      	movhi	r3, #0
 800a216:	3302      	adds	r3, #2
 800a218:	4403      	add	r3, r0
 800a21a:	1a18      	subs	r0, r3, r0
 800a21c:	b003      	add	sp, #12
 800a21e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a220:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a224:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a228:	e7ed      	b.n	800a206 <__exponent+0x44>
 800a22a:	2330      	movs	r3, #48	@ 0x30
 800a22c:	3130      	adds	r1, #48	@ 0x30
 800a22e:	7083      	strb	r3, [r0, #2]
 800a230:	70c1      	strb	r1, [r0, #3]
 800a232:	1d03      	adds	r3, r0, #4
 800a234:	e7f1      	b.n	800a21a <__exponent+0x58>
	...

0800a238 <_printf_float>:
 800a238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a23c:	b08d      	sub	sp, #52	@ 0x34
 800a23e:	460c      	mov	r4, r1
 800a240:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a244:	4616      	mov	r6, r2
 800a246:	461f      	mov	r7, r3
 800a248:	4605      	mov	r5, r0
 800a24a:	f000 fdbd 	bl	800adc8 <_localeconv_r>
 800a24e:	6803      	ldr	r3, [r0, #0]
 800a250:	9304      	str	r3, [sp, #16]
 800a252:	4618      	mov	r0, r3
 800a254:	f7f6 f82c 	bl	80002b0 <strlen>
 800a258:	2300      	movs	r3, #0
 800a25a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a25c:	f8d8 3000 	ldr.w	r3, [r8]
 800a260:	9005      	str	r0, [sp, #20]
 800a262:	3307      	adds	r3, #7
 800a264:	f023 0307 	bic.w	r3, r3, #7
 800a268:	f103 0208 	add.w	r2, r3, #8
 800a26c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a270:	f8d4 b000 	ldr.w	fp, [r4]
 800a274:	f8c8 2000 	str.w	r2, [r8]
 800a278:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a27c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a280:	9307      	str	r3, [sp, #28]
 800a282:	f8cd 8018 	str.w	r8, [sp, #24]
 800a286:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a28a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a28e:	4b9c      	ldr	r3, [pc, #624]	@ (800a500 <_printf_float+0x2c8>)
 800a290:	f04f 32ff 	mov.w	r2, #4294967295
 800a294:	f7f6 fc6a 	bl	8000b6c <__aeabi_dcmpun>
 800a298:	bb70      	cbnz	r0, 800a2f8 <_printf_float+0xc0>
 800a29a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a29e:	4b98      	ldr	r3, [pc, #608]	@ (800a500 <_printf_float+0x2c8>)
 800a2a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a2a4:	f7f6 fc44 	bl	8000b30 <__aeabi_dcmple>
 800a2a8:	bb30      	cbnz	r0, 800a2f8 <_printf_float+0xc0>
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	4640      	mov	r0, r8
 800a2b0:	4649      	mov	r1, r9
 800a2b2:	f7f6 fc33 	bl	8000b1c <__aeabi_dcmplt>
 800a2b6:	b110      	cbz	r0, 800a2be <_printf_float+0x86>
 800a2b8:	232d      	movs	r3, #45	@ 0x2d
 800a2ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2be:	4a91      	ldr	r2, [pc, #580]	@ (800a504 <_printf_float+0x2cc>)
 800a2c0:	4b91      	ldr	r3, [pc, #580]	@ (800a508 <_printf_float+0x2d0>)
 800a2c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a2c6:	bf8c      	ite	hi
 800a2c8:	4690      	movhi	r8, r2
 800a2ca:	4698      	movls	r8, r3
 800a2cc:	2303      	movs	r3, #3
 800a2ce:	6123      	str	r3, [r4, #16]
 800a2d0:	f02b 0304 	bic.w	r3, fp, #4
 800a2d4:	6023      	str	r3, [r4, #0]
 800a2d6:	f04f 0900 	mov.w	r9, #0
 800a2da:	9700      	str	r7, [sp, #0]
 800a2dc:	4633      	mov	r3, r6
 800a2de:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a2e0:	4621      	mov	r1, r4
 800a2e2:	4628      	mov	r0, r5
 800a2e4:	f000 f9d2 	bl	800a68c <_printf_common>
 800a2e8:	3001      	adds	r0, #1
 800a2ea:	f040 808d 	bne.w	800a408 <_printf_float+0x1d0>
 800a2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f2:	b00d      	add	sp, #52	@ 0x34
 800a2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f8:	4642      	mov	r2, r8
 800a2fa:	464b      	mov	r3, r9
 800a2fc:	4640      	mov	r0, r8
 800a2fe:	4649      	mov	r1, r9
 800a300:	f7f6 fc34 	bl	8000b6c <__aeabi_dcmpun>
 800a304:	b140      	cbz	r0, 800a318 <_printf_float+0xe0>
 800a306:	464b      	mov	r3, r9
 800a308:	2b00      	cmp	r3, #0
 800a30a:	bfbc      	itt	lt
 800a30c:	232d      	movlt	r3, #45	@ 0x2d
 800a30e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a312:	4a7e      	ldr	r2, [pc, #504]	@ (800a50c <_printf_float+0x2d4>)
 800a314:	4b7e      	ldr	r3, [pc, #504]	@ (800a510 <_printf_float+0x2d8>)
 800a316:	e7d4      	b.n	800a2c2 <_printf_float+0x8a>
 800a318:	6863      	ldr	r3, [r4, #4]
 800a31a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a31e:	9206      	str	r2, [sp, #24]
 800a320:	1c5a      	adds	r2, r3, #1
 800a322:	d13b      	bne.n	800a39c <_printf_float+0x164>
 800a324:	2306      	movs	r3, #6
 800a326:	6063      	str	r3, [r4, #4]
 800a328:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a32c:	2300      	movs	r3, #0
 800a32e:	6022      	str	r2, [r4, #0]
 800a330:	9303      	str	r3, [sp, #12]
 800a332:	ab0a      	add	r3, sp, #40	@ 0x28
 800a334:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a338:	ab09      	add	r3, sp, #36	@ 0x24
 800a33a:	9300      	str	r3, [sp, #0]
 800a33c:	6861      	ldr	r1, [r4, #4]
 800a33e:	ec49 8b10 	vmov	d0, r8, r9
 800a342:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a346:	4628      	mov	r0, r5
 800a348:	f7ff fed6 	bl	800a0f8 <__cvt>
 800a34c:	9b06      	ldr	r3, [sp, #24]
 800a34e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a350:	2b47      	cmp	r3, #71	@ 0x47
 800a352:	4680      	mov	r8, r0
 800a354:	d129      	bne.n	800a3aa <_printf_float+0x172>
 800a356:	1cc8      	adds	r0, r1, #3
 800a358:	db02      	blt.n	800a360 <_printf_float+0x128>
 800a35a:	6863      	ldr	r3, [r4, #4]
 800a35c:	4299      	cmp	r1, r3
 800a35e:	dd41      	ble.n	800a3e4 <_printf_float+0x1ac>
 800a360:	f1aa 0a02 	sub.w	sl, sl, #2
 800a364:	fa5f fa8a 	uxtb.w	sl, sl
 800a368:	3901      	subs	r1, #1
 800a36a:	4652      	mov	r2, sl
 800a36c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a370:	9109      	str	r1, [sp, #36]	@ 0x24
 800a372:	f7ff ff26 	bl	800a1c2 <__exponent>
 800a376:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a378:	1813      	adds	r3, r2, r0
 800a37a:	2a01      	cmp	r2, #1
 800a37c:	4681      	mov	r9, r0
 800a37e:	6123      	str	r3, [r4, #16]
 800a380:	dc02      	bgt.n	800a388 <_printf_float+0x150>
 800a382:	6822      	ldr	r2, [r4, #0]
 800a384:	07d2      	lsls	r2, r2, #31
 800a386:	d501      	bpl.n	800a38c <_printf_float+0x154>
 800a388:	3301      	adds	r3, #1
 800a38a:	6123      	str	r3, [r4, #16]
 800a38c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a390:	2b00      	cmp	r3, #0
 800a392:	d0a2      	beq.n	800a2da <_printf_float+0xa2>
 800a394:	232d      	movs	r3, #45	@ 0x2d
 800a396:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a39a:	e79e      	b.n	800a2da <_printf_float+0xa2>
 800a39c:	9a06      	ldr	r2, [sp, #24]
 800a39e:	2a47      	cmp	r2, #71	@ 0x47
 800a3a0:	d1c2      	bne.n	800a328 <_printf_float+0xf0>
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d1c0      	bne.n	800a328 <_printf_float+0xf0>
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e7bd      	b.n	800a326 <_printf_float+0xee>
 800a3aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a3ae:	d9db      	bls.n	800a368 <_printf_float+0x130>
 800a3b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a3b4:	d118      	bne.n	800a3e8 <_printf_float+0x1b0>
 800a3b6:	2900      	cmp	r1, #0
 800a3b8:	6863      	ldr	r3, [r4, #4]
 800a3ba:	dd0b      	ble.n	800a3d4 <_printf_float+0x19c>
 800a3bc:	6121      	str	r1, [r4, #16]
 800a3be:	b913      	cbnz	r3, 800a3c6 <_printf_float+0x18e>
 800a3c0:	6822      	ldr	r2, [r4, #0]
 800a3c2:	07d0      	lsls	r0, r2, #31
 800a3c4:	d502      	bpl.n	800a3cc <_printf_float+0x194>
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	440b      	add	r3, r1
 800a3ca:	6123      	str	r3, [r4, #16]
 800a3cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a3ce:	f04f 0900 	mov.w	r9, #0
 800a3d2:	e7db      	b.n	800a38c <_printf_float+0x154>
 800a3d4:	b913      	cbnz	r3, 800a3dc <_printf_float+0x1a4>
 800a3d6:	6822      	ldr	r2, [r4, #0]
 800a3d8:	07d2      	lsls	r2, r2, #31
 800a3da:	d501      	bpl.n	800a3e0 <_printf_float+0x1a8>
 800a3dc:	3302      	adds	r3, #2
 800a3de:	e7f4      	b.n	800a3ca <_printf_float+0x192>
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	e7f2      	b.n	800a3ca <_printf_float+0x192>
 800a3e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a3e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3ea:	4299      	cmp	r1, r3
 800a3ec:	db05      	blt.n	800a3fa <_printf_float+0x1c2>
 800a3ee:	6823      	ldr	r3, [r4, #0]
 800a3f0:	6121      	str	r1, [r4, #16]
 800a3f2:	07d8      	lsls	r0, r3, #31
 800a3f4:	d5ea      	bpl.n	800a3cc <_printf_float+0x194>
 800a3f6:	1c4b      	adds	r3, r1, #1
 800a3f8:	e7e7      	b.n	800a3ca <_printf_float+0x192>
 800a3fa:	2900      	cmp	r1, #0
 800a3fc:	bfd4      	ite	le
 800a3fe:	f1c1 0202 	rsble	r2, r1, #2
 800a402:	2201      	movgt	r2, #1
 800a404:	4413      	add	r3, r2
 800a406:	e7e0      	b.n	800a3ca <_printf_float+0x192>
 800a408:	6823      	ldr	r3, [r4, #0]
 800a40a:	055a      	lsls	r2, r3, #21
 800a40c:	d407      	bmi.n	800a41e <_printf_float+0x1e6>
 800a40e:	6923      	ldr	r3, [r4, #16]
 800a410:	4642      	mov	r2, r8
 800a412:	4631      	mov	r1, r6
 800a414:	4628      	mov	r0, r5
 800a416:	47b8      	blx	r7
 800a418:	3001      	adds	r0, #1
 800a41a:	d12b      	bne.n	800a474 <_printf_float+0x23c>
 800a41c:	e767      	b.n	800a2ee <_printf_float+0xb6>
 800a41e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a422:	f240 80dd 	bls.w	800a5e0 <_printf_float+0x3a8>
 800a426:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a42a:	2200      	movs	r2, #0
 800a42c:	2300      	movs	r3, #0
 800a42e:	f7f6 fb6b 	bl	8000b08 <__aeabi_dcmpeq>
 800a432:	2800      	cmp	r0, #0
 800a434:	d033      	beq.n	800a49e <_printf_float+0x266>
 800a436:	4a37      	ldr	r2, [pc, #220]	@ (800a514 <_printf_float+0x2dc>)
 800a438:	2301      	movs	r3, #1
 800a43a:	4631      	mov	r1, r6
 800a43c:	4628      	mov	r0, r5
 800a43e:	47b8      	blx	r7
 800a440:	3001      	adds	r0, #1
 800a442:	f43f af54 	beq.w	800a2ee <_printf_float+0xb6>
 800a446:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a44a:	4543      	cmp	r3, r8
 800a44c:	db02      	blt.n	800a454 <_printf_float+0x21c>
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	07d8      	lsls	r0, r3, #31
 800a452:	d50f      	bpl.n	800a474 <_printf_float+0x23c>
 800a454:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a458:	4631      	mov	r1, r6
 800a45a:	4628      	mov	r0, r5
 800a45c:	47b8      	blx	r7
 800a45e:	3001      	adds	r0, #1
 800a460:	f43f af45 	beq.w	800a2ee <_printf_float+0xb6>
 800a464:	f04f 0900 	mov.w	r9, #0
 800a468:	f108 38ff 	add.w	r8, r8, #4294967295
 800a46c:	f104 0a1a 	add.w	sl, r4, #26
 800a470:	45c8      	cmp	r8, r9
 800a472:	dc09      	bgt.n	800a488 <_printf_float+0x250>
 800a474:	6823      	ldr	r3, [r4, #0]
 800a476:	079b      	lsls	r3, r3, #30
 800a478:	f100 8103 	bmi.w	800a682 <_printf_float+0x44a>
 800a47c:	68e0      	ldr	r0, [r4, #12]
 800a47e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a480:	4298      	cmp	r0, r3
 800a482:	bfb8      	it	lt
 800a484:	4618      	movlt	r0, r3
 800a486:	e734      	b.n	800a2f2 <_printf_float+0xba>
 800a488:	2301      	movs	r3, #1
 800a48a:	4652      	mov	r2, sl
 800a48c:	4631      	mov	r1, r6
 800a48e:	4628      	mov	r0, r5
 800a490:	47b8      	blx	r7
 800a492:	3001      	adds	r0, #1
 800a494:	f43f af2b 	beq.w	800a2ee <_printf_float+0xb6>
 800a498:	f109 0901 	add.w	r9, r9, #1
 800a49c:	e7e8      	b.n	800a470 <_printf_float+0x238>
 800a49e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	dc39      	bgt.n	800a518 <_printf_float+0x2e0>
 800a4a4:	4a1b      	ldr	r2, [pc, #108]	@ (800a514 <_printf_float+0x2dc>)
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	4631      	mov	r1, r6
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	47b8      	blx	r7
 800a4ae:	3001      	adds	r0, #1
 800a4b0:	f43f af1d 	beq.w	800a2ee <_printf_float+0xb6>
 800a4b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a4b8:	ea59 0303 	orrs.w	r3, r9, r3
 800a4bc:	d102      	bne.n	800a4c4 <_printf_float+0x28c>
 800a4be:	6823      	ldr	r3, [r4, #0]
 800a4c0:	07d9      	lsls	r1, r3, #31
 800a4c2:	d5d7      	bpl.n	800a474 <_printf_float+0x23c>
 800a4c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4c8:	4631      	mov	r1, r6
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	47b8      	blx	r7
 800a4ce:	3001      	adds	r0, #1
 800a4d0:	f43f af0d 	beq.w	800a2ee <_printf_float+0xb6>
 800a4d4:	f04f 0a00 	mov.w	sl, #0
 800a4d8:	f104 0b1a 	add.w	fp, r4, #26
 800a4dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4de:	425b      	negs	r3, r3
 800a4e0:	4553      	cmp	r3, sl
 800a4e2:	dc01      	bgt.n	800a4e8 <_printf_float+0x2b0>
 800a4e4:	464b      	mov	r3, r9
 800a4e6:	e793      	b.n	800a410 <_printf_float+0x1d8>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	465a      	mov	r2, fp
 800a4ec:	4631      	mov	r1, r6
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	47b8      	blx	r7
 800a4f2:	3001      	adds	r0, #1
 800a4f4:	f43f aefb 	beq.w	800a2ee <_printf_float+0xb6>
 800a4f8:	f10a 0a01 	add.w	sl, sl, #1
 800a4fc:	e7ee      	b.n	800a4dc <_printf_float+0x2a4>
 800a4fe:	bf00      	nop
 800a500:	7fefffff 	.word	0x7fefffff
 800a504:	0800cfc4 	.word	0x0800cfc4
 800a508:	0800cfc0 	.word	0x0800cfc0
 800a50c:	0800cfcc 	.word	0x0800cfcc
 800a510:	0800cfc8 	.word	0x0800cfc8
 800a514:	0800cfd0 	.word	0x0800cfd0
 800a518:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a51a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a51e:	4553      	cmp	r3, sl
 800a520:	bfa8      	it	ge
 800a522:	4653      	movge	r3, sl
 800a524:	2b00      	cmp	r3, #0
 800a526:	4699      	mov	r9, r3
 800a528:	dc36      	bgt.n	800a598 <_printf_float+0x360>
 800a52a:	f04f 0b00 	mov.w	fp, #0
 800a52e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a532:	f104 021a 	add.w	r2, r4, #26
 800a536:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a538:	9306      	str	r3, [sp, #24]
 800a53a:	eba3 0309 	sub.w	r3, r3, r9
 800a53e:	455b      	cmp	r3, fp
 800a540:	dc31      	bgt.n	800a5a6 <_printf_float+0x36e>
 800a542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a544:	459a      	cmp	sl, r3
 800a546:	dc3a      	bgt.n	800a5be <_printf_float+0x386>
 800a548:	6823      	ldr	r3, [r4, #0]
 800a54a:	07da      	lsls	r2, r3, #31
 800a54c:	d437      	bmi.n	800a5be <_printf_float+0x386>
 800a54e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a550:	ebaa 0903 	sub.w	r9, sl, r3
 800a554:	9b06      	ldr	r3, [sp, #24]
 800a556:	ebaa 0303 	sub.w	r3, sl, r3
 800a55a:	4599      	cmp	r9, r3
 800a55c:	bfa8      	it	ge
 800a55e:	4699      	movge	r9, r3
 800a560:	f1b9 0f00 	cmp.w	r9, #0
 800a564:	dc33      	bgt.n	800a5ce <_printf_float+0x396>
 800a566:	f04f 0800 	mov.w	r8, #0
 800a56a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a56e:	f104 0b1a 	add.w	fp, r4, #26
 800a572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a574:	ebaa 0303 	sub.w	r3, sl, r3
 800a578:	eba3 0309 	sub.w	r3, r3, r9
 800a57c:	4543      	cmp	r3, r8
 800a57e:	f77f af79 	ble.w	800a474 <_printf_float+0x23c>
 800a582:	2301      	movs	r3, #1
 800a584:	465a      	mov	r2, fp
 800a586:	4631      	mov	r1, r6
 800a588:	4628      	mov	r0, r5
 800a58a:	47b8      	blx	r7
 800a58c:	3001      	adds	r0, #1
 800a58e:	f43f aeae 	beq.w	800a2ee <_printf_float+0xb6>
 800a592:	f108 0801 	add.w	r8, r8, #1
 800a596:	e7ec      	b.n	800a572 <_printf_float+0x33a>
 800a598:	4642      	mov	r2, r8
 800a59a:	4631      	mov	r1, r6
 800a59c:	4628      	mov	r0, r5
 800a59e:	47b8      	blx	r7
 800a5a0:	3001      	adds	r0, #1
 800a5a2:	d1c2      	bne.n	800a52a <_printf_float+0x2f2>
 800a5a4:	e6a3      	b.n	800a2ee <_printf_float+0xb6>
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	4631      	mov	r1, r6
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	9206      	str	r2, [sp, #24]
 800a5ae:	47b8      	blx	r7
 800a5b0:	3001      	adds	r0, #1
 800a5b2:	f43f ae9c 	beq.w	800a2ee <_printf_float+0xb6>
 800a5b6:	9a06      	ldr	r2, [sp, #24]
 800a5b8:	f10b 0b01 	add.w	fp, fp, #1
 800a5bc:	e7bb      	b.n	800a536 <_printf_float+0x2fe>
 800a5be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5c2:	4631      	mov	r1, r6
 800a5c4:	4628      	mov	r0, r5
 800a5c6:	47b8      	blx	r7
 800a5c8:	3001      	adds	r0, #1
 800a5ca:	d1c0      	bne.n	800a54e <_printf_float+0x316>
 800a5cc:	e68f      	b.n	800a2ee <_printf_float+0xb6>
 800a5ce:	9a06      	ldr	r2, [sp, #24]
 800a5d0:	464b      	mov	r3, r9
 800a5d2:	4442      	add	r2, r8
 800a5d4:	4631      	mov	r1, r6
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	47b8      	blx	r7
 800a5da:	3001      	adds	r0, #1
 800a5dc:	d1c3      	bne.n	800a566 <_printf_float+0x32e>
 800a5de:	e686      	b.n	800a2ee <_printf_float+0xb6>
 800a5e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a5e4:	f1ba 0f01 	cmp.w	sl, #1
 800a5e8:	dc01      	bgt.n	800a5ee <_printf_float+0x3b6>
 800a5ea:	07db      	lsls	r3, r3, #31
 800a5ec:	d536      	bpl.n	800a65c <_printf_float+0x424>
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	4642      	mov	r2, r8
 800a5f2:	4631      	mov	r1, r6
 800a5f4:	4628      	mov	r0, r5
 800a5f6:	47b8      	blx	r7
 800a5f8:	3001      	adds	r0, #1
 800a5fa:	f43f ae78 	beq.w	800a2ee <_printf_float+0xb6>
 800a5fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a602:	4631      	mov	r1, r6
 800a604:	4628      	mov	r0, r5
 800a606:	47b8      	blx	r7
 800a608:	3001      	adds	r0, #1
 800a60a:	f43f ae70 	beq.w	800a2ee <_printf_float+0xb6>
 800a60e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a612:	2200      	movs	r2, #0
 800a614:	2300      	movs	r3, #0
 800a616:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a61a:	f7f6 fa75 	bl	8000b08 <__aeabi_dcmpeq>
 800a61e:	b9c0      	cbnz	r0, 800a652 <_printf_float+0x41a>
 800a620:	4653      	mov	r3, sl
 800a622:	f108 0201 	add.w	r2, r8, #1
 800a626:	4631      	mov	r1, r6
 800a628:	4628      	mov	r0, r5
 800a62a:	47b8      	blx	r7
 800a62c:	3001      	adds	r0, #1
 800a62e:	d10c      	bne.n	800a64a <_printf_float+0x412>
 800a630:	e65d      	b.n	800a2ee <_printf_float+0xb6>
 800a632:	2301      	movs	r3, #1
 800a634:	465a      	mov	r2, fp
 800a636:	4631      	mov	r1, r6
 800a638:	4628      	mov	r0, r5
 800a63a:	47b8      	blx	r7
 800a63c:	3001      	adds	r0, #1
 800a63e:	f43f ae56 	beq.w	800a2ee <_printf_float+0xb6>
 800a642:	f108 0801 	add.w	r8, r8, #1
 800a646:	45d0      	cmp	r8, sl
 800a648:	dbf3      	blt.n	800a632 <_printf_float+0x3fa>
 800a64a:	464b      	mov	r3, r9
 800a64c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a650:	e6df      	b.n	800a412 <_printf_float+0x1da>
 800a652:	f04f 0800 	mov.w	r8, #0
 800a656:	f104 0b1a 	add.w	fp, r4, #26
 800a65a:	e7f4      	b.n	800a646 <_printf_float+0x40e>
 800a65c:	2301      	movs	r3, #1
 800a65e:	4642      	mov	r2, r8
 800a660:	e7e1      	b.n	800a626 <_printf_float+0x3ee>
 800a662:	2301      	movs	r3, #1
 800a664:	464a      	mov	r2, r9
 800a666:	4631      	mov	r1, r6
 800a668:	4628      	mov	r0, r5
 800a66a:	47b8      	blx	r7
 800a66c:	3001      	adds	r0, #1
 800a66e:	f43f ae3e 	beq.w	800a2ee <_printf_float+0xb6>
 800a672:	f108 0801 	add.w	r8, r8, #1
 800a676:	68e3      	ldr	r3, [r4, #12]
 800a678:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a67a:	1a5b      	subs	r3, r3, r1
 800a67c:	4543      	cmp	r3, r8
 800a67e:	dcf0      	bgt.n	800a662 <_printf_float+0x42a>
 800a680:	e6fc      	b.n	800a47c <_printf_float+0x244>
 800a682:	f04f 0800 	mov.w	r8, #0
 800a686:	f104 0919 	add.w	r9, r4, #25
 800a68a:	e7f4      	b.n	800a676 <_printf_float+0x43e>

0800a68c <_printf_common>:
 800a68c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a690:	4616      	mov	r6, r2
 800a692:	4698      	mov	r8, r3
 800a694:	688a      	ldr	r2, [r1, #8]
 800a696:	690b      	ldr	r3, [r1, #16]
 800a698:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a69c:	4293      	cmp	r3, r2
 800a69e:	bfb8      	it	lt
 800a6a0:	4613      	movlt	r3, r2
 800a6a2:	6033      	str	r3, [r6, #0]
 800a6a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a6a8:	4607      	mov	r7, r0
 800a6aa:	460c      	mov	r4, r1
 800a6ac:	b10a      	cbz	r2, 800a6b2 <_printf_common+0x26>
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	6033      	str	r3, [r6, #0]
 800a6b2:	6823      	ldr	r3, [r4, #0]
 800a6b4:	0699      	lsls	r1, r3, #26
 800a6b6:	bf42      	ittt	mi
 800a6b8:	6833      	ldrmi	r3, [r6, #0]
 800a6ba:	3302      	addmi	r3, #2
 800a6bc:	6033      	strmi	r3, [r6, #0]
 800a6be:	6825      	ldr	r5, [r4, #0]
 800a6c0:	f015 0506 	ands.w	r5, r5, #6
 800a6c4:	d106      	bne.n	800a6d4 <_printf_common+0x48>
 800a6c6:	f104 0a19 	add.w	sl, r4, #25
 800a6ca:	68e3      	ldr	r3, [r4, #12]
 800a6cc:	6832      	ldr	r2, [r6, #0]
 800a6ce:	1a9b      	subs	r3, r3, r2
 800a6d0:	42ab      	cmp	r3, r5
 800a6d2:	dc26      	bgt.n	800a722 <_printf_common+0x96>
 800a6d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a6d8:	6822      	ldr	r2, [r4, #0]
 800a6da:	3b00      	subs	r3, #0
 800a6dc:	bf18      	it	ne
 800a6de:	2301      	movne	r3, #1
 800a6e0:	0692      	lsls	r2, r2, #26
 800a6e2:	d42b      	bmi.n	800a73c <_printf_common+0xb0>
 800a6e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a6e8:	4641      	mov	r1, r8
 800a6ea:	4638      	mov	r0, r7
 800a6ec:	47c8      	blx	r9
 800a6ee:	3001      	adds	r0, #1
 800a6f0:	d01e      	beq.n	800a730 <_printf_common+0xa4>
 800a6f2:	6823      	ldr	r3, [r4, #0]
 800a6f4:	6922      	ldr	r2, [r4, #16]
 800a6f6:	f003 0306 	and.w	r3, r3, #6
 800a6fa:	2b04      	cmp	r3, #4
 800a6fc:	bf02      	ittt	eq
 800a6fe:	68e5      	ldreq	r5, [r4, #12]
 800a700:	6833      	ldreq	r3, [r6, #0]
 800a702:	1aed      	subeq	r5, r5, r3
 800a704:	68a3      	ldr	r3, [r4, #8]
 800a706:	bf0c      	ite	eq
 800a708:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a70c:	2500      	movne	r5, #0
 800a70e:	4293      	cmp	r3, r2
 800a710:	bfc4      	itt	gt
 800a712:	1a9b      	subgt	r3, r3, r2
 800a714:	18ed      	addgt	r5, r5, r3
 800a716:	2600      	movs	r6, #0
 800a718:	341a      	adds	r4, #26
 800a71a:	42b5      	cmp	r5, r6
 800a71c:	d11a      	bne.n	800a754 <_printf_common+0xc8>
 800a71e:	2000      	movs	r0, #0
 800a720:	e008      	b.n	800a734 <_printf_common+0xa8>
 800a722:	2301      	movs	r3, #1
 800a724:	4652      	mov	r2, sl
 800a726:	4641      	mov	r1, r8
 800a728:	4638      	mov	r0, r7
 800a72a:	47c8      	blx	r9
 800a72c:	3001      	adds	r0, #1
 800a72e:	d103      	bne.n	800a738 <_printf_common+0xac>
 800a730:	f04f 30ff 	mov.w	r0, #4294967295
 800a734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a738:	3501      	adds	r5, #1
 800a73a:	e7c6      	b.n	800a6ca <_printf_common+0x3e>
 800a73c:	18e1      	adds	r1, r4, r3
 800a73e:	1c5a      	adds	r2, r3, #1
 800a740:	2030      	movs	r0, #48	@ 0x30
 800a742:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a746:	4422      	add	r2, r4
 800a748:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a74c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a750:	3302      	adds	r3, #2
 800a752:	e7c7      	b.n	800a6e4 <_printf_common+0x58>
 800a754:	2301      	movs	r3, #1
 800a756:	4622      	mov	r2, r4
 800a758:	4641      	mov	r1, r8
 800a75a:	4638      	mov	r0, r7
 800a75c:	47c8      	blx	r9
 800a75e:	3001      	adds	r0, #1
 800a760:	d0e6      	beq.n	800a730 <_printf_common+0xa4>
 800a762:	3601      	adds	r6, #1
 800a764:	e7d9      	b.n	800a71a <_printf_common+0x8e>
	...

0800a768 <_printf_i>:
 800a768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a76c:	7e0f      	ldrb	r7, [r1, #24]
 800a76e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a770:	2f78      	cmp	r7, #120	@ 0x78
 800a772:	4691      	mov	r9, r2
 800a774:	4680      	mov	r8, r0
 800a776:	460c      	mov	r4, r1
 800a778:	469a      	mov	sl, r3
 800a77a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a77e:	d807      	bhi.n	800a790 <_printf_i+0x28>
 800a780:	2f62      	cmp	r7, #98	@ 0x62
 800a782:	d80a      	bhi.n	800a79a <_printf_i+0x32>
 800a784:	2f00      	cmp	r7, #0
 800a786:	f000 80d1 	beq.w	800a92c <_printf_i+0x1c4>
 800a78a:	2f58      	cmp	r7, #88	@ 0x58
 800a78c:	f000 80b8 	beq.w	800a900 <_printf_i+0x198>
 800a790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a794:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a798:	e03a      	b.n	800a810 <_printf_i+0xa8>
 800a79a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a79e:	2b15      	cmp	r3, #21
 800a7a0:	d8f6      	bhi.n	800a790 <_printf_i+0x28>
 800a7a2:	a101      	add	r1, pc, #4	@ (adr r1, 800a7a8 <_printf_i+0x40>)
 800a7a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7a8:	0800a801 	.word	0x0800a801
 800a7ac:	0800a815 	.word	0x0800a815
 800a7b0:	0800a791 	.word	0x0800a791
 800a7b4:	0800a791 	.word	0x0800a791
 800a7b8:	0800a791 	.word	0x0800a791
 800a7bc:	0800a791 	.word	0x0800a791
 800a7c0:	0800a815 	.word	0x0800a815
 800a7c4:	0800a791 	.word	0x0800a791
 800a7c8:	0800a791 	.word	0x0800a791
 800a7cc:	0800a791 	.word	0x0800a791
 800a7d0:	0800a791 	.word	0x0800a791
 800a7d4:	0800a913 	.word	0x0800a913
 800a7d8:	0800a83f 	.word	0x0800a83f
 800a7dc:	0800a8cd 	.word	0x0800a8cd
 800a7e0:	0800a791 	.word	0x0800a791
 800a7e4:	0800a791 	.word	0x0800a791
 800a7e8:	0800a935 	.word	0x0800a935
 800a7ec:	0800a791 	.word	0x0800a791
 800a7f0:	0800a83f 	.word	0x0800a83f
 800a7f4:	0800a791 	.word	0x0800a791
 800a7f8:	0800a791 	.word	0x0800a791
 800a7fc:	0800a8d5 	.word	0x0800a8d5
 800a800:	6833      	ldr	r3, [r6, #0]
 800a802:	1d1a      	adds	r2, r3, #4
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	6032      	str	r2, [r6, #0]
 800a808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a80c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a810:	2301      	movs	r3, #1
 800a812:	e09c      	b.n	800a94e <_printf_i+0x1e6>
 800a814:	6833      	ldr	r3, [r6, #0]
 800a816:	6820      	ldr	r0, [r4, #0]
 800a818:	1d19      	adds	r1, r3, #4
 800a81a:	6031      	str	r1, [r6, #0]
 800a81c:	0606      	lsls	r6, r0, #24
 800a81e:	d501      	bpl.n	800a824 <_printf_i+0xbc>
 800a820:	681d      	ldr	r5, [r3, #0]
 800a822:	e003      	b.n	800a82c <_printf_i+0xc4>
 800a824:	0645      	lsls	r5, r0, #25
 800a826:	d5fb      	bpl.n	800a820 <_printf_i+0xb8>
 800a828:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a82c:	2d00      	cmp	r5, #0
 800a82e:	da03      	bge.n	800a838 <_printf_i+0xd0>
 800a830:	232d      	movs	r3, #45	@ 0x2d
 800a832:	426d      	negs	r5, r5
 800a834:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a838:	4858      	ldr	r0, [pc, #352]	@ (800a99c <_printf_i+0x234>)
 800a83a:	230a      	movs	r3, #10
 800a83c:	e011      	b.n	800a862 <_printf_i+0xfa>
 800a83e:	6821      	ldr	r1, [r4, #0]
 800a840:	6833      	ldr	r3, [r6, #0]
 800a842:	0608      	lsls	r0, r1, #24
 800a844:	f853 5b04 	ldr.w	r5, [r3], #4
 800a848:	d402      	bmi.n	800a850 <_printf_i+0xe8>
 800a84a:	0649      	lsls	r1, r1, #25
 800a84c:	bf48      	it	mi
 800a84e:	b2ad      	uxthmi	r5, r5
 800a850:	2f6f      	cmp	r7, #111	@ 0x6f
 800a852:	4852      	ldr	r0, [pc, #328]	@ (800a99c <_printf_i+0x234>)
 800a854:	6033      	str	r3, [r6, #0]
 800a856:	bf14      	ite	ne
 800a858:	230a      	movne	r3, #10
 800a85a:	2308      	moveq	r3, #8
 800a85c:	2100      	movs	r1, #0
 800a85e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a862:	6866      	ldr	r6, [r4, #4]
 800a864:	60a6      	str	r6, [r4, #8]
 800a866:	2e00      	cmp	r6, #0
 800a868:	db05      	blt.n	800a876 <_printf_i+0x10e>
 800a86a:	6821      	ldr	r1, [r4, #0]
 800a86c:	432e      	orrs	r6, r5
 800a86e:	f021 0104 	bic.w	r1, r1, #4
 800a872:	6021      	str	r1, [r4, #0]
 800a874:	d04b      	beq.n	800a90e <_printf_i+0x1a6>
 800a876:	4616      	mov	r6, r2
 800a878:	fbb5 f1f3 	udiv	r1, r5, r3
 800a87c:	fb03 5711 	mls	r7, r3, r1, r5
 800a880:	5dc7      	ldrb	r7, [r0, r7]
 800a882:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a886:	462f      	mov	r7, r5
 800a888:	42bb      	cmp	r3, r7
 800a88a:	460d      	mov	r5, r1
 800a88c:	d9f4      	bls.n	800a878 <_printf_i+0x110>
 800a88e:	2b08      	cmp	r3, #8
 800a890:	d10b      	bne.n	800a8aa <_printf_i+0x142>
 800a892:	6823      	ldr	r3, [r4, #0]
 800a894:	07df      	lsls	r7, r3, #31
 800a896:	d508      	bpl.n	800a8aa <_printf_i+0x142>
 800a898:	6923      	ldr	r3, [r4, #16]
 800a89a:	6861      	ldr	r1, [r4, #4]
 800a89c:	4299      	cmp	r1, r3
 800a89e:	bfde      	ittt	le
 800a8a0:	2330      	movle	r3, #48	@ 0x30
 800a8a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a8a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a8aa:	1b92      	subs	r2, r2, r6
 800a8ac:	6122      	str	r2, [r4, #16]
 800a8ae:	f8cd a000 	str.w	sl, [sp]
 800a8b2:	464b      	mov	r3, r9
 800a8b4:	aa03      	add	r2, sp, #12
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	4640      	mov	r0, r8
 800a8ba:	f7ff fee7 	bl	800a68c <_printf_common>
 800a8be:	3001      	adds	r0, #1
 800a8c0:	d14a      	bne.n	800a958 <_printf_i+0x1f0>
 800a8c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a8c6:	b004      	add	sp, #16
 800a8c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8cc:	6823      	ldr	r3, [r4, #0]
 800a8ce:	f043 0320 	orr.w	r3, r3, #32
 800a8d2:	6023      	str	r3, [r4, #0]
 800a8d4:	4832      	ldr	r0, [pc, #200]	@ (800a9a0 <_printf_i+0x238>)
 800a8d6:	2778      	movs	r7, #120	@ 0x78
 800a8d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a8dc:	6823      	ldr	r3, [r4, #0]
 800a8de:	6831      	ldr	r1, [r6, #0]
 800a8e0:	061f      	lsls	r7, r3, #24
 800a8e2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a8e6:	d402      	bmi.n	800a8ee <_printf_i+0x186>
 800a8e8:	065f      	lsls	r7, r3, #25
 800a8ea:	bf48      	it	mi
 800a8ec:	b2ad      	uxthmi	r5, r5
 800a8ee:	6031      	str	r1, [r6, #0]
 800a8f0:	07d9      	lsls	r1, r3, #31
 800a8f2:	bf44      	itt	mi
 800a8f4:	f043 0320 	orrmi.w	r3, r3, #32
 800a8f8:	6023      	strmi	r3, [r4, #0]
 800a8fa:	b11d      	cbz	r5, 800a904 <_printf_i+0x19c>
 800a8fc:	2310      	movs	r3, #16
 800a8fe:	e7ad      	b.n	800a85c <_printf_i+0xf4>
 800a900:	4826      	ldr	r0, [pc, #152]	@ (800a99c <_printf_i+0x234>)
 800a902:	e7e9      	b.n	800a8d8 <_printf_i+0x170>
 800a904:	6823      	ldr	r3, [r4, #0]
 800a906:	f023 0320 	bic.w	r3, r3, #32
 800a90a:	6023      	str	r3, [r4, #0]
 800a90c:	e7f6      	b.n	800a8fc <_printf_i+0x194>
 800a90e:	4616      	mov	r6, r2
 800a910:	e7bd      	b.n	800a88e <_printf_i+0x126>
 800a912:	6833      	ldr	r3, [r6, #0]
 800a914:	6825      	ldr	r5, [r4, #0]
 800a916:	6961      	ldr	r1, [r4, #20]
 800a918:	1d18      	adds	r0, r3, #4
 800a91a:	6030      	str	r0, [r6, #0]
 800a91c:	062e      	lsls	r6, r5, #24
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	d501      	bpl.n	800a926 <_printf_i+0x1be>
 800a922:	6019      	str	r1, [r3, #0]
 800a924:	e002      	b.n	800a92c <_printf_i+0x1c4>
 800a926:	0668      	lsls	r0, r5, #25
 800a928:	d5fb      	bpl.n	800a922 <_printf_i+0x1ba>
 800a92a:	8019      	strh	r1, [r3, #0]
 800a92c:	2300      	movs	r3, #0
 800a92e:	6123      	str	r3, [r4, #16]
 800a930:	4616      	mov	r6, r2
 800a932:	e7bc      	b.n	800a8ae <_printf_i+0x146>
 800a934:	6833      	ldr	r3, [r6, #0]
 800a936:	1d1a      	adds	r2, r3, #4
 800a938:	6032      	str	r2, [r6, #0]
 800a93a:	681e      	ldr	r6, [r3, #0]
 800a93c:	6862      	ldr	r2, [r4, #4]
 800a93e:	2100      	movs	r1, #0
 800a940:	4630      	mov	r0, r6
 800a942:	f7f5 fc65 	bl	8000210 <memchr>
 800a946:	b108      	cbz	r0, 800a94c <_printf_i+0x1e4>
 800a948:	1b80      	subs	r0, r0, r6
 800a94a:	6060      	str	r0, [r4, #4]
 800a94c:	6863      	ldr	r3, [r4, #4]
 800a94e:	6123      	str	r3, [r4, #16]
 800a950:	2300      	movs	r3, #0
 800a952:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a956:	e7aa      	b.n	800a8ae <_printf_i+0x146>
 800a958:	6923      	ldr	r3, [r4, #16]
 800a95a:	4632      	mov	r2, r6
 800a95c:	4649      	mov	r1, r9
 800a95e:	4640      	mov	r0, r8
 800a960:	47d0      	blx	sl
 800a962:	3001      	adds	r0, #1
 800a964:	d0ad      	beq.n	800a8c2 <_printf_i+0x15a>
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	079b      	lsls	r3, r3, #30
 800a96a:	d413      	bmi.n	800a994 <_printf_i+0x22c>
 800a96c:	68e0      	ldr	r0, [r4, #12]
 800a96e:	9b03      	ldr	r3, [sp, #12]
 800a970:	4298      	cmp	r0, r3
 800a972:	bfb8      	it	lt
 800a974:	4618      	movlt	r0, r3
 800a976:	e7a6      	b.n	800a8c6 <_printf_i+0x15e>
 800a978:	2301      	movs	r3, #1
 800a97a:	4632      	mov	r2, r6
 800a97c:	4649      	mov	r1, r9
 800a97e:	4640      	mov	r0, r8
 800a980:	47d0      	blx	sl
 800a982:	3001      	adds	r0, #1
 800a984:	d09d      	beq.n	800a8c2 <_printf_i+0x15a>
 800a986:	3501      	adds	r5, #1
 800a988:	68e3      	ldr	r3, [r4, #12]
 800a98a:	9903      	ldr	r1, [sp, #12]
 800a98c:	1a5b      	subs	r3, r3, r1
 800a98e:	42ab      	cmp	r3, r5
 800a990:	dcf2      	bgt.n	800a978 <_printf_i+0x210>
 800a992:	e7eb      	b.n	800a96c <_printf_i+0x204>
 800a994:	2500      	movs	r5, #0
 800a996:	f104 0619 	add.w	r6, r4, #25
 800a99a:	e7f5      	b.n	800a988 <_printf_i+0x220>
 800a99c:	0800cfd2 	.word	0x0800cfd2
 800a9a0:	0800cfe3 	.word	0x0800cfe3

0800a9a4 <std>:
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	b510      	push	{r4, lr}
 800a9a8:	4604      	mov	r4, r0
 800a9aa:	e9c0 3300 	strd	r3, r3, [r0]
 800a9ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a9b2:	6083      	str	r3, [r0, #8]
 800a9b4:	8181      	strh	r1, [r0, #12]
 800a9b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a9b8:	81c2      	strh	r2, [r0, #14]
 800a9ba:	6183      	str	r3, [r0, #24]
 800a9bc:	4619      	mov	r1, r3
 800a9be:	2208      	movs	r2, #8
 800a9c0:	305c      	adds	r0, #92	@ 0x5c
 800a9c2:	f000 f9f9 	bl	800adb8 <memset>
 800a9c6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9fc <std+0x58>)
 800a9c8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a9ca:	4b0d      	ldr	r3, [pc, #52]	@ (800aa00 <std+0x5c>)
 800a9cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a9ce:	4b0d      	ldr	r3, [pc, #52]	@ (800aa04 <std+0x60>)
 800a9d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a9d2:	4b0d      	ldr	r3, [pc, #52]	@ (800aa08 <std+0x64>)
 800a9d4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a9d6:	4b0d      	ldr	r3, [pc, #52]	@ (800aa0c <std+0x68>)
 800a9d8:	6224      	str	r4, [r4, #32]
 800a9da:	429c      	cmp	r4, r3
 800a9dc:	d006      	beq.n	800a9ec <std+0x48>
 800a9de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a9e2:	4294      	cmp	r4, r2
 800a9e4:	d002      	beq.n	800a9ec <std+0x48>
 800a9e6:	33d0      	adds	r3, #208	@ 0xd0
 800a9e8:	429c      	cmp	r4, r3
 800a9ea:	d105      	bne.n	800a9f8 <std+0x54>
 800a9ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a9f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9f4:	f000 ba5c 	b.w	800aeb0 <__retarget_lock_init_recursive>
 800a9f8:	bd10      	pop	{r4, pc}
 800a9fa:	bf00      	nop
 800a9fc:	0800ac09 	.word	0x0800ac09
 800aa00:	0800ac2b 	.word	0x0800ac2b
 800aa04:	0800ac63 	.word	0x0800ac63
 800aa08:	0800ac87 	.word	0x0800ac87
 800aa0c:	20004da0 	.word	0x20004da0

0800aa10 <stdio_exit_handler>:
 800aa10:	4a02      	ldr	r2, [pc, #8]	@ (800aa1c <stdio_exit_handler+0xc>)
 800aa12:	4903      	ldr	r1, [pc, #12]	@ (800aa20 <stdio_exit_handler+0x10>)
 800aa14:	4803      	ldr	r0, [pc, #12]	@ (800aa24 <stdio_exit_handler+0x14>)
 800aa16:	f000 b869 	b.w	800aaec <_fwalk_sglue>
 800aa1a:	bf00      	nop
 800aa1c:	20000010 	.word	0x20000010
 800aa20:	0800c809 	.word	0x0800c809
 800aa24:	20000020 	.word	0x20000020

0800aa28 <cleanup_stdio>:
 800aa28:	6841      	ldr	r1, [r0, #4]
 800aa2a:	4b0c      	ldr	r3, [pc, #48]	@ (800aa5c <cleanup_stdio+0x34>)
 800aa2c:	4299      	cmp	r1, r3
 800aa2e:	b510      	push	{r4, lr}
 800aa30:	4604      	mov	r4, r0
 800aa32:	d001      	beq.n	800aa38 <cleanup_stdio+0x10>
 800aa34:	f001 fee8 	bl	800c808 <_fflush_r>
 800aa38:	68a1      	ldr	r1, [r4, #8]
 800aa3a:	4b09      	ldr	r3, [pc, #36]	@ (800aa60 <cleanup_stdio+0x38>)
 800aa3c:	4299      	cmp	r1, r3
 800aa3e:	d002      	beq.n	800aa46 <cleanup_stdio+0x1e>
 800aa40:	4620      	mov	r0, r4
 800aa42:	f001 fee1 	bl	800c808 <_fflush_r>
 800aa46:	68e1      	ldr	r1, [r4, #12]
 800aa48:	4b06      	ldr	r3, [pc, #24]	@ (800aa64 <cleanup_stdio+0x3c>)
 800aa4a:	4299      	cmp	r1, r3
 800aa4c:	d004      	beq.n	800aa58 <cleanup_stdio+0x30>
 800aa4e:	4620      	mov	r0, r4
 800aa50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa54:	f001 bed8 	b.w	800c808 <_fflush_r>
 800aa58:	bd10      	pop	{r4, pc}
 800aa5a:	bf00      	nop
 800aa5c:	20004da0 	.word	0x20004da0
 800aa60:	20004e08 	.word	0x20004e08
 800aa64:	20004e70 	.word	0x20004e70

0800aa68 <global_stdio_init.part.0>:
 800aa68:	b510      	push	{r4, lr}
 800aa6a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa98 <global_stdio_init.part.0+0x30>)
 800aa6c:	4c0b      	ldr	r4, [pc, #44]	@ (800aa9c <global_stdio_init.part.0+0x34>)
 800aa6e:	4a0c      	ldr	r2, [pc, #48]	@ (800aaa0 <global_stdio_init.part.0+0x38>)
 800aa70:	601a      	str	r2, [r3, #0]
 800aa72:	4620      	mov	r0, r4
 800aa74:	2200      	movs	r2, #0
 800aa76:	2104      	movs	r1, #4
 800aa78:	f7ff ff94 	bl	800a9a4 <std>
 800aa7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aa80:	2201      	movs	r2, #1
 800aa82:	2109      	movs	r1, #9
 800aa84:	f7ff ff8e 	bl	800a9a4 <std>
 800aa88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aa8c:	2202      	movs	r2, #2
 800aa8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa92:	2112      	movs	r1, #18
 800aa94:	f7ff bf86 	b.w	800a9a4 <std>
 800aa98:	20004ed8 	.word	0x20004ed8
 800aa9c:	20004da0 	.word	0x20004da0
 800aaa0:	0800aa11 	.word	0x0800aa11

0800aaa4 <__sfp_lock_acquire>:
 800aaa4:	4801      	ldr	r0, [pc, #4]	@ (800aaac <__sfp_lock_acquire+0x8>)
 800aaa6:	f000 ba04 	b.w	800aeb2 <__retarget_lock_acquire_recursive>
 800aaaa:	bf00      	nop
 800aaac:	20004ee1 	.word	0x20004ee1

0800aab0 <__sfp_lock_release>:
 800aab0:	4801      	ldr	r0, [pc, #4]	@ (800aab8 <__sfp_lock_release+0x8>)
 800aab2:	f000 b9ff 	b.w	800aeb4 <__retarget_lock_release_recursive>
 800aab6:	bf00      	nop
 800aab8:	20004ee1 	.word	0x20004ee1

0800aabc <__sinit>:
 800aabc:	b510      	push	{r4, lr}
 800aabe:	4604      	mov	r4, r0
 800aac0:	f7ff fff0 	bl	800aaa4 <__sfp_lock_acquire>
 800aac4:	6a23      	ldr	r3, [r4, #32]
 800aac6:	b11b      	cbz	r3, 800aad0 <__sinit+0x14>
 800aac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aacc:	f7ff bff0 	b.w	800aab0 <__sfp_lock_release>
 800aad0:	4b04      	ldr	r3, [pc, #16]	@ (800aae4 <__sinit+0x28>)
 800aad2:	6223      	str	r3, [r4, #32]
 800aad4:	4b04      	ldr	r3, [pc, #16]	@ (800aae8 <__sinit+0x2c>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d1f5      	bne.n	800aac8 <__sinit+0xc>
 800aadc:	f7ff ffc4 	bl	800aa68 <global_stdio_init.part.0>
 800aae0:	e7f2      	b.n	800aac8 <__sinit+0xc>
 800aae2:	bf00      	nop
 800aae4:	0800aa29 	.word	0x0800aa29
 800aae8:	20004ed8 	.word	0x20004ed8

0800aaec <_fwalk_sglue>:
 800aaec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaf0:	4607      	mov	r7, r0
 800aaf2:	4688      	mov	r8, r1
 800aaf4:	4614      	mov	r4, r2
 800aaf6:	2600      	movs	r6, #0
 800aaf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aafc:	f1b9 0901 	subs.w	r9, r9, #1
 800ab00:	d505      	bpl.n	800ab0e <_fwalk_sglue+0x22>
 800ab02:	6824      	ldr	r4, [r4, #0]
 800ab04:	2c00      	cmp	r4, #0
 800ab06:	d1f7      	bne.n	800aaf8 <_fwalk_sglue+0xc>
 800ab08:	4630      	mov	r0, r6
 800ab0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab0e:	89ab      	ldrh	r3, [r5, #12]
 800ab10:	2b01      	cmp	r3, #1
 800ab12:	d907      	bls.n	800ab24 <_fwalk_sglue+0x38>
 800ab14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab18:	3301      	adds	r3, #1
 800ab1a:	d003      	beq.n	800ab24 <_fwalk_sglue+0x38>
 800ab1c:	4629      	mov	r1, r5
 800ab1e:	4638      	mov	r0, r7
 800ab20:	47c0      	blx	r8
 800ab22:	4306      	orrs	r6, r0
 800ab24:	3568      	adds	r5, #104	@ 0x68
 800ab26:	e7e9      	b.n	800aafc <_fwalk_sglue+0x10>

0800ab28 <iprintf>:
 800ab28:	b40f      	push	{r0, r1, r2, r3}
 800ab2a:	b507      	push	{r0, r1, r2, lr}
 800ab2c:	4906      	ldr	r1, [pc, #24]	@ (800ab48 <iprintf+0x20>)
 800ab2e:	ab04      	add	r3, sp, #16
 800ab30:	6808      	ldr	r0, [r1, #0]
 800ab32:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab36:	6881      	ldr	r1, [r0, #8]
 800ab38:	9301      	str	r3, [sp, #4]
 800ab3a:	f001 fcc9 	bl	800c4d0 <_vfiprintf_r>
 800ab3e:	b003      	add	sp, #12
 800ab40:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab44:	b004      	add	sp, #16
 800ab46:	4770      	bx	lr
 800ab48:	2000001c 	.word	0x2000001c

0800ab4c <_puts_r>:
 800ab4c:	6a03      	ldr	r3, [r0, #32]
 800ab4e:	b570      	push	{r4, r5, r6, lr}
 800ab50:	6884      	ldr	r4, [r0, #8]
 800ab52:	4605      	mov	r5, r0
 800ab54:	460e      	mov	r6, r1
 800ab56:	b90b      	cbnz	r3, 800ab5c <_puts_r+0x10>
 800ab58:	f7ff ffb0 	bl	800aabc <__sinit>
 800ab5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab5e:	07db      	lsls	r3, r3, #31
 800ab60:	d405      	bmi.n	800ab6e <_puts_r+0x22>
 800ab62:	89a3      	ldrh	r3, [r4, #12]
 800ab64:	0598      	lsls	r0, r3, #22
 800ab66:	d402      	bmi.n	800ab6e <_puts_r+0x22>
 800ab68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab6a:	f000 f9a2 	bl	800aeb2 <__retarget_lock_acquire_recursive>
 800ab6e:	89a3      	ldrh	r3, [r4, #12]
 800ab70:	0719      	lsls	r1, r3, #28
 800ab72:	d502      	bpl.n	800ab7a <_puts_r+0x2e>
 800ab74:	6923      	ldr	r3, [r4, #16]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d135      	bne.n	800abe6 <_puts_r+0x9a>
 800ab7a:	4621      	mov	r1, r4
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	f000 f8c5 	bl	800ad0c <__swsetup_r>
 800ab82:	b380      	cbz	r0, 800abe6 <_puts_r+0x9a>
 800ab84:	f04f 35ff 	mov.w	r5, #4294967295
 800ab88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab8a:	07da      	lsls	r2, r3, #31
 800ab8c:	d405      	bmi.n	800ab9a <_puts_r+0x4e>
 800ab8e:	89a3      	ldrh	r3, [r4, #12]
 800ab90:	059b      	lsls	r3, r3, #22
 800ab92:	d402      	bmi.n	800ab9a <_puts_r+0x4e>
 800ab94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab96:	f000 f98d 	bl	800aeb4 <__retarget_lock_release_recursive>
 800ab9a:	4628      	mov	r0, r5
 800ab9c:	bd70      	pop	{r4, r5, r6, pc}
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	da04      	bge.n	800abac <_puts_r+0x60>
 800aba2:	69a2      	ldr	r2, [r4, #24]
 800aba4:	429a      	cmp	r2, r3
 800aba6:	dc17      	bgt.n	800abd8 <_puts_r+0x8c>
 800aba8:	290a      	cmp	r1, #10
 800abaa:	d015      	beq.n	800abd8 <_puts_r+0x8c>
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	1c5a      	adds	r2, r3, #1
 800abb0:	6022      	str	r2, [r4, #0]
 800abb2:	7019      	strb	r1, [r3, #0]
 800abb4:	68a3      	ldr	r3, [r4, #8]
 800abb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800abba:	3b01      	subs	r3, #1
 800abbc:	60a3      	str	r3, [r4, #8]
 800abbe:	2900      	cmp	r1, #0
 800abc0:	d1ed      	bne.n	800ab9e <_puts_r+0x52>
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	da11      	bge.n	800abea <_puts_r+0x9e>
 800abc6:	4622      	mov	r2, r4
 800abc8:	210a      	movs	r1, #10
 800abca:	4628      	mov	r0, r5
 800abcc:	f000 f85f 	bl	800ac8e <__swbuf_r>
 800abd0:	3001      	adds	r0, #1
 800abd2:	d0d7      	beq.n	800ab84 <_puts_r+0x38>
 800abd4:	250a      	movs	r5, #10
 800abd6:	e7d7      	b.n	800ab88 <_puts_r+0x3c>
 800abd8:	4622      	mov	r2, r4
 800abda:	4628      	mov	r0, r5
 800abdc:	f000 f857 	bl	800ac8e <__swbuf_r>
 800abe0:	3001      	adds	r0, #1
 800abe2:	d1e7      	bne.n	800abb4 <_puts_r+0x68>
 800abe4:	e7ce      	b.n	800ab84 <_puts_r+0x38>
 800abe6:	3e01      	subs	r6, #1
 800abe8:	e7e4      	b.n	800abb4 <_puts_r+0x68>
 800abea:	6823      	ldr	r3, [r4, #0]
 800abec:	1c5a      	adds	r2, r3, #1
 800abee:	6022      	str	r2, [r4, #0]
 800abf0:	220a      	movs	r2, #10
 800abf2:	701a      	strb	r2, [r3, #0]
 800abf4:	e7ee      	b.n	800abd4 <_puts_r+0x88>
	...

0800abf8 <puts>:
 800abf8:	4b02      	ldr	r3, [pc, #8]	@ (800ac04 <puts+0xc>)
 800abfa:	4601      	mov	r1, r0
 800abfc:	6818      	ldr	r0, [r3, #0]
 800abfe:	f7ff bfa5 	b.w	800ab4c <_puts_r>
 800ac02:	bf00      	nop
 800ac04:	2000001c 	.word	0x2000001c

0800ac08 <__sread>:
 800ac08:	b510      	push	{r4, lr}
 800ac0a:	460c      	mov	r4, r1
 800ac0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac10:	f000 f900 	bl	800ae14 <_read_r>
 800ac14:	2800      	cmp	r0, #0
 800ac16:	bfab      	itete	ge
 800ac18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ac1a:	89a3      	ldrhlt	r3, [r4, #12]
 800ac1c:	181b      	addge	r3, r3, r0
 800ac1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ac22:	bfac      	ite	ge
 800ac24:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ac26:	81a3      	strhlt	r3, [r4, #12]
 800ac28:	bd10      	pop	{r4, pc}

0800ac2a <__swrite>:
 800ac2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac2e:	461f      	mov	r7, r3
 800ac30:	898b      	ldrh	r3, [r1, #12]
 800ac32:	05db      	lsls	r3, r3, #23
 800ac34:	4605      	mov	r5, r0
 800ac36:	460c      	mov	r4, r1
 800ac38:	4616      	mov	r6, r2
 800ac3a:	d505      	bpl.n	800ac48 <__swrite+0x1e>
 800ac3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac40:	2302      	movs	r3, #2
 800ac42:	2200      	movs	r2, #0
 800ac44:	f000 f8d4 	bl	800adf0 <_lseek_r>
 800ac48:	89a3      	ldrh	r3, [r4, #12]
 800ac4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac52:	81a3      	strh	r3, [r4, #12]
 800ac54:	4632      	mov	r2, r6
 800ac56:	463b      	mov	r3, r7
 800ac58:	4628      	mov	r0, r5
 800ac5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac5e:	f000 b8eb 	b.w	800ae38 <_write_r>

0800ac62 <__sseek>:
 800ac62:	b510      	push	{r4, lr}
 800ac64:	460c      	mov	r4, r1
 800ac66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac6a:	f000 f8c1 	bl	800adf0 <_lseek_r>
 800ac6e:	1c43      	adds	r3, r0, #1
 800ac70:	89a3      	ldrh	r3, [r4, #12]
 800ac72:	bf15      	itete	ne
 800ac74:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ac76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ac7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ac7e:	81a3      	strheq	r3, [r4, #12]
 800ac80:	bf18      	it	ne
 800ac82:	81a3      	strhne	r3, [r4, #12]
 800ac84:	bd10      	pop	{r4, pc}

0800ac86 <__sclose>:
 800ac86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac8a:	f000 b8a1 	b.w	800add0 <_close_r>

0800ac8e <__swbuf_r>:
 800ac8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac90:	460e      	mov	r6, r1
 800ac92:	4614      	mov	r4, r2
 800ac94:	4605      	mov	r5, r0
 800ac96:	b118      	cbz	r0, 800aca0 <__swbuf_r+0x12>
 800ac98:	6a03      	ldr	r3, [r0, #32]
 800ac9a:	b90b      	cbnz	r3, 800aca0 <__swbuf_r+0x12>
 800ac9c:	f7ff ff0e 	bl	800aabc <__sinit>
 800aca0:	69a3      	ldr	r3, [r4, #24]
 800aca2:	60a3      	str	r3, [r4, #8]
 800aca4:	89a3      	ldrh	r3, [r4, #12]
 800aca6:	071a      	lsls	r2, r3, #28
 800aca8:	d501      	bpl.n	800acae <__swbuf_r+0x20>
 800acaa:	6923      	ldr	r3, [r4, #16]
 800acac:	b943      	cbnz	r3, 800acc0 <__swbuf_r+0x32>
 800acae:	4621      	mov	r1, r4
 800acb0:	4628      	mov	r0, r5
 800acb2:	f000 f82b 	bl	800ad0c <__swsetup_r>
 800acb6:	b118      	cbz	r0, 800acc0 <__swbuf_r+0x32>
 800acb8:	f04f 37ff 	mov.w	r7, #4294967295
 800acbc:	4638      	mov	r0, r7
 800acbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acc0:	6823      	ldr	r3, [r4, #0]
 800acc2:	6922      	ldr	r2, [r4, #16]
 800acc4:	1a98      	subs	r0, r3, r2
 800acc6:	6963      	ldr	r3, [r4, #20]
 800acc8:	b2f6      	uxtb	r6, r6
 800acca:	4283      	cmp	r3, r0
 800accc:	4637      	mov	r7, r6
 800acce:	dc05      	bgt.n	800acdc <__swbuf_r+0x4e>
 800acd0:	4621      	mov	r1, r4
 800acd2:	4628      	mov	r0, r5
 800acd4:	f001 fd98 	bl	800c808 <_fflush_r>
 800acd8:	2800      	cmp	r0, #0
 800acda:	d1ed      	bne.n	800acb8 <__swbuf_r+0x2a>
 800acdc:	68a3      	ldr	r3, [r4, #8]
 800acde:	3b01      	subs	r3, #1
 800ace0:	60a3      	str	r3, [r4, #8]
 800ace2:	6823      	ldr	r3, [r4, #0]
 800ace4:	1c5a      	adds	r2, r3, #1
 800ace6:	6022      	str	r2, [r4, #0]
 800ace8:	701e      	strb	r6, [r3, #0]
 800acea:	6962      	ldr	r2, [r4, #20]
 800acec:	1c43      	adds	r3, r0, #1
 800acee:	429a      	cmp	r2, r3
 800acf0:	d004      	beq.n	800acfc <__swbuf_r+0x6e>
 800acf2:	89a3      	ldrh	r3, [r4, #12]
 800acf4:	07db      	lsls	r3, r3, #31
 800acf6:	d5e1      	bpl.n	800acbc <__swbuf_r+0x2e>
 800acf8:	2e0a      	cmp	r6, #10
 800acfa:	d1df      	bne.n	800acbc <__swbuf_r+0x2e>
 800acfc:	4621      	mov	r1, r4
 800acfe:	4628      	mov	r0, r5
 800ad00:	f001 fd82 	bl	800c808 <_fflush_r>
 800ad04:	2800      	cmp	r0, #0
 800ad06:	d0d9      	beq.n	800acbc <__swbuf_r+0x2e>
 800ad08:	e7d6      	b.n	800acb8 <__swbuf_r+0x2a>
	...

0800ad0c <__swsetup_r>:
 800ad0c:	b538      	push	{r3, r4, r5, lr}
 800ad0e:	4b29      	ldr	r3, [pc, #164]	@ (800adb4 <__swsetup_r+0xa8>)
 800ad10:	4605      	mov	r5, r0
 800ad12:	6818      	ldr	r0, [r3, #0]
 800ad14:	460c      	mov	r4, r1
 800ad16:	b118      	cbz	r0, 800ad20 <__swsetup_r+0x14>
 800ad18:	6a03      	ldr	r3, [r0, #32]
 800ad1a:	b90b      	cbnz	r3, 800ad20 <__swsetup_r+0x14>
 800ad1c:	f7ff fece 	bl	800aabc <__sinit>
 800ad20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad24:	0719      	lsls	r1, r3, #28
 800ad26:	d422      	bmi.n	800ad6e <__swsetup_r+0x62>
 800ad28:	06da      	lsls	r2, r3, #27
 800ad2a:	d407      	bmi.n	800ad3c <__swsetup_r+0x30>
 800ad2c:	2209      	movs	r2, #9
 800ad2e:	602a      	str	r2, [r5, #0]
 800ad30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad34:	81a3      	strh	r3, [r4, #12]
 800ad36:	f04f 30ff 	mov.w	r0, #4294967295
 800ad3a:	e033      	b.n	800ada4 <__swsetup_r+0x98>
 800ad3c:	0758      	lsls	r0, r3, #29
 800ad3e:	d512      	bpl.n	800ad66 <__swsetup_r+0x5a>
 800ad40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad42:	b141      	cbz	r1, 800ad56 <__swsetup_r+0x4a>
 800ad44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad48:	4299      	cmp	r1, r3
 800ad4a:	d002      	beq.n	800ad52 <__swsetup_r+0x46>
 800ad4c:	4628      	mov	r0, r5
 800ad4e:	f000 ff1b 	bl	800bb88 <_free_r>
 800ad52:	2300      	movs	r3, #0
 800ad54:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad56:	89a3      	ldrh	r3, [r4, #12]
 800ad58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ad5c:	81a3      	strh	r3, [r4, #12]
 800ad5e:	2300      	movs	r3, #0
 800ad60:	6063      	str	r3, [r4, #4]
 800ad62:	6923      	ldr	r3, [r4, #16]
 800ad64:	6023      	str	r3, [r4, #0]
 800ad66:	89a3      	ldrh	r3, [r4, #12]
 800ad68:	f043 0308 	orr.w	r3, r3, #8
 800ad6c:	81a3      	strh	r3, [r4, #12]
 800ad6e:	6923      	ldr	r3, [r4, #16]
 800ad70:	b94b      	cbnz	r3, 800ad86 <__swsetup_r+0x7a>
 800ad72:	89a3      	ldrh	r3, [r4, #12]
 800ad74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ad78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad7c:	d003      	beq.n	800ad86 <__swsetup_r+0x7a>
 800ad7e:	4621      	mov	r1, r4
 800ad80:	4628      	mov	r0, r5
 800ad82:	f001 fd8f 	bl	800c8a4 <__smakebuf_r>
 800ad86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad8a:	f013 0201 	ands.w	r2, r3, #1
 800ad8e:	d00a      	beq.n	800ada6 <__swsetup_r+0x9a>
 800ad90:	2200      	movs	r2, #0
 800ad92:	60a2      	str	r2, [r4, #8]
 800ad94:	6962      	ldr	r2, [r4, #20]
 800ad96:	4252      	negs	r2, r2
 800ad98:	61a2      	str	r2, [r4, #24]
 800ad9a:	6922      	ldr	r2, [r4, #16]
 800ad9c:	b942      	cbnz	r2, 800adb0 <__swsetup_r+0xa4>
 800ad9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ada2:	d1c5      	bne.n	800ad30 <__swsetup_r+0x24>
 800ada4:	bd38      	pop	{r3, r4, r5, pc}
 800ada6:	0799      	lsls	r1, r3, #30
 800ada8:	bf58      	it	pl
 800adaa:	6962      	ldrpl	r2, [r4, #20]
 800adac:	60a2      	str	r2, [r4, #8]
 800adae:	e7f4      	b.n	800ad9a <__swsetup_r+0x8e>
 800adb0:	2000      	movs	r0, #0
 800adb2:	e7f7      	b.n	800ada4 <__swsetup_r+0x98>
 800adb4:	2000001c 	.word	0x2000001c

0800adb8 <memset>:
 800adb8:	4402      	add	r2, r0
 800adba:	4603      	mov	r3, r0
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d100      	bne.n	800adc2 <memset+0xa>
 800adc0:	4770      	bx	lr
 800adc2:	f803 1b01 	strb.w	r1, [r3], #1
 800adc6:	e7f9      	b.n	800adbc <memset+0x4>

0800adc8 <_localeconv_r>:
 800adc8:	4800      	ldr	r0, [pc, #0]	@ (800adcc <_localeconv_r+0x4>)
 800adca:	4770      	bx	lr
 800adcc:	2000015c 	.word	0x2000015c

0800add0 <_close_r>:
 800add0:	b538      	push	{r3, r4, r5, lr}
 800add2:	4d06      	ldr	r5, [pc, #24]	@ (800adec <_close_r+0x1c>)
 800add4:	2300      	movs	r3, #0
 800add6:	4604      	mov	r4, r0
 800add8:	4608      	mov	r0, r1
 800adda:	602b      	str	r3, [r5, #0]
 800addc:	f7f7 fa8a 	bl	80022f4 <_close>
 800ade0:	1c43      	adds	r3, r0, #1
 800ade2:	d102      	bne.n	800adea <_close_r+0x1a>
 800ade4:	682b      	ldr	r3, [r5, #0]
 800ade6:	b103      	cbz	r3, 800adea <_close_r+0x1a>
 800ade8:	6023      	str	r3, [r4, #0]
 800adea:	bd38      	pop	{r3, r4, r5, pc}
 800adec:	20004edc 	.word	0x20004edc

0800adf0 <_lseek_r>:
 800adf0:	b538      	push	{r3, r4, r5, lr}
 800adf2:	4d07      	ldr	r5, [pc, #28]	@ (800ae10 <_lseek_r+0x20>)
 800adf4:	4604      	mov	r4, r0
 800adf6:	4608      	mov	r0, r1
 800adf8:	4611      	mov	r1, r2
 800adfa:	2200      	movs	r2, #0
 800adfc:	602a      	str	r2, [r5, #0]
 800adfe:	461a      	mov	r2, r3
 800ae00:	f7f7 fa9f 	bl	8002342 <_lseek>
 800ae04:	1c43      	adds	r3, r0, #1
 800ae06:	d102      	bne.n	800ae0e <_lseek_r+0x1e>
 800ae08:	682b      	ldr	r3, [r5, #0]
 800ae0a:	b103      	cbz	r3, 800ae0e <_lseek_r+0x1e>
 800ae0c:	6023      	str	r3, [r4, #0]
 800ae0e:	bd38      	pop	{r3, r4, r5, pc}
 800ae10:	20004edc 	.word	0x20004edc

0800ae14 <_read_r>:
 800ae14:	b538      	push	{r3, r4, r5, lr}
 800ae16:	4d07      	ldr	r5, [pc, #28]	@ (800ae34 <_read_r+0x20>)
 800ae18:	4604      	mov	r4, r0
 800ae1a:	4608      	mov	r0, r1
 800ae1c:	4611      	mov	r1, r2
 800ae1e:	2200      	movs	r2, #0
 800ae20:	602a      	str	r2, [r5, #0]
 800ae22:	461a      	mov	r2, r3
 800ae24:	f7f7 fa49 	bl	80022ba <_read>
 800ae28:	1c43      	adds	r3, r0, #1
 800ae2a:	d102      	bne.n	800ae32 <_read_r+0x1e>
 800ae2c:	682b      	ldr	r3, [r5, #0]
 800ae2e:	b103      	cbz	r3, 800ae32 <_read_r+0x1e>
 800ae30:	6023      	str	r3, [r4, #0]
 800ae32:	bd38      	pop	{r3, r4, r5, pc}
 800ae34:	20004edc 	.word	0x20004edc

0800ae38 <_write_r>:
 800ae38:	b538      	push	{r3, r4, r5, lr}
 800ae3a:	4d07      	ldr	r5, [pc, #28]	@ (800ae58 <_write_r+0x20>)
 800ae3c:	4604      	mov	r4, r0
 800ae3e:	4608      	mov	r0, r1
 800ae40:	4611      	mov	r1, r2
 800ae42:	2200      	movs	r2, #0
 800ae44:	602a      	str	r2, [r5, #0]
 800ae46:	461a      	mov	r2, r3
 800ae48:	f7f6 f8c3 	bl	8000fd2 <_write>
 800ae4c:	1c43      	adds	r3, r0, #1
 800ae4e:	d102      	bne.n	800ae56 <_write_r+0x1e>
 800ae50:	682b      	ldr	r3, [r5, #0]
 800ae52:	b103      	cbz	r3, 800ae56 <_write_r+0x1e>
 800ae54:	6023      	str	r3, [r4, #0]
 800ae56:	bd38      	pop	{r3, r4, r5, pc}
 800ae58:	20004edc 	.word	0x20004edc

0800ae5c <__errno>:
 800ae5c:	4b01      	ldr	r3, [pc, #4]	@ (800ae64 <__errno+0x8>)
 800ae5e:	6818      	ldr	r0, [r3, #0]
 800ae60:	4770      	bx	lr
 800ae62:	bf00      	nop
 800ae64:	2000001c 	.word	0x2000001c

0800ae68 <__libc_init_array>:
 800ae68:	b570      	push	{r4, r5, r6, lr}
 800ae6a:	4d0d      	ldr	r5, [pc, #52]	@ (800aea0 <__libc_init_array+0x38>)
 800ae6c:	4c0d      	ldr	r4, [pc, #52]	@ (800aea4 <__libc_init_array+0x3c>)
 800ae6e:	1b64      	subs	r4, r4, r5
 800ae70:	10a4      	asrs	r4, r4, #2
 800ae72:	2600      	movs	r6, #0
 800ae74:	42a6      	cmp	r6, r4
 800ae76:	d109      	bne.n	800ae8c <__libc_init_array+0x24>
 800ae78:	4d0b      	ldr	r5, [pc, #44]	@ (800aea8 <__libc_init_array+0x40>)
 800ae7a:	4c0c      	ldr	r4, [pc, #48]	@ (800aeac <__libc_init_array+0x44>)
 800ae7c:	f001 ff64 	bl	800cd48 <_init>
 800ae80:	1b64      	subs	r4, r4, r5
 800ae82:	10a4      	asrs	r4, r4, #2
 800ae84:	2600      	movs	r6, #0
 800ae86:	42a6      	cmp	r6, r4
 800ae88:	d105      	bne.n	800ae96 <__libc_init_array+0x2e>
 800ae8a:	bd70      	pop	{r4, r5, r6, pc}
 800ae8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae90:	4798      	blx	r3
 800ae92:	3601      	adds	r6, #1
 800ae94:	e7ee      	b.n	800ae74 <__libc_init_array+0xc>
 800ae96:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae9a:	4798      	blx	r3
 800ae9c:	3601      	adds	r6, #1
 800ae9e:	e7f2      	b.n	800ae86 <__libc_init_array+0x1e>
 800aea0:	0800d33c 	.word	0x0800d33c
 800aea4:	0800d33c 	.word	0x0800d33c
 800aea8:	0800d33c 	.word	0x0800d33c
 800aeac:	0800d340 	.word	0x0800d340

0800aeb0 <__retarget_lock_init_recursive>:
 800aeb0:	4770      	bx	lr

0800aeb2 <__retarget_lock_acquire_recursive>:
 800aeb2:	4770      	bx	lr

0800aeb4 <__retarget_lock_release_recursive>:
 800aeb4:	4770      	bx	lr

0800aeb6 <memcpy>:
 800aeb6:	440a      	add	r2, r1
 800aeb8:	4291      	cmp	r1, r2
 800aeba:	f100 33ff 	add.w	r3, r0, #4294967295
 800aebe:	d100      	bne.n	800aec2 <memcpy+0xc>
 800aec0:	4770      	bx	lr
 800aec2:	b510      	push	{r4, lr}
 800aec4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aec8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aecc:	4291      	cmp	r1, r2
 800aece:	d1f9      	bne.n	800aec4 <memcpy+0xe>
 800aed0:	bd10      	pop	{r4, pc}

0800aed2 <quorem>:
 800aed2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed6:	6903      	ldr	r3, [r0, #16]
 800aed8:	690c      	ldr	r4, [r1, #16]
 800aeda:	42a3      	cmp	r3, r4
 800aedc:	4607      	mov	r7, r0
 800aede:	db7e      	blt.n	800afde <quorem+0x10c>
 800aee0:	3c01      	subs	r4, #1
 800aee2:	f101 0814 	add.w	r8, r1, #20
 800aee6:	00a3      	lsls	r3, r4, #2
 800aee8:	f100 0514 	add.w	r5, r0, #20
 800aeec:	9300      	str	r3, [sp, #0]
 800aeee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aef2:	9301      	str	r3, [sp, #4]
 800aef4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aef8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aefc:	3301      	adds	r3, #1
 800aefe:	429a      	cmp	r2, r3
 800af00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af04:	fbb2 f6f3 	udiv	r6, r2, r3
 800af08:	d32e      	bcc.n	800af68 <quorem+0x96>
 800af0a:	f04f 0a00 	mov.w	sl, #0
 800af0e:	46c4      	mov	ip, r8
 800af10:	46ae      	mov	lr, r5
 800af12:	46d3      	mov	fp, sl
 800af14:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af18:	b298      	uxth	r0, r3
 800af1a:	fb06 a000 	mla	r0, r6, r0, sl
 800af1e:	0c02      	lsrs	r2, r0, #16
 800af20:	0c1b      	lsrs	r3, r3, #16
 800af22:	fb06 2303 	mla	r3, r6, r3, r2
 800af26:	f8de 2000 	ldr.w	r2, [lr]
 800af2a:	b280      	uxth	r0, r0
 800af2c:	b292      	uxth	r2, r2
 800af2e:	1a12      	subs	r2, r2, r0
 800af30:	445a      	add	r2, fp
 800af32:	f8de 0000 	ldr.w	r0, [lr]
 800af36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af3a:	b29b      	uxth	r3, r3
 800af3c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af40:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af44:	b292      	uxth	r2, r2
 800af46:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af4a:	45e1      	cmp	r9, ip
 800af4c:	f84e 2b04 	str.w	r2, [lr], #4
 800af50:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af54:	d2de      	bcs.n	800af14 <quorem+0x42>
 800af56:	9b00      	ldr	r3, [sp, #0]
 800af58:	58eb      	ldr	r3, [r5, r3]
 800af5a:	b92b      	cbnz	r3, 800af68 <quorem+0x96>
 800af5c:	9b01      	ldr	r3, [sp, #4]
 800af5e:	3b04      	subs	r3, #4
 800af60:	429d      	cmp	r5, r3
 800af62:	461a      	mov	r2, r3
 800af64:	d32f      	bcc.n	800afc6 <quorem+0xf4>
 800af66:	613c      	str	r4, [r7, #16]
 800af68:	4638      	mov	r0, r7
 800af6a:	f001 f97f 	bl	800c26c <__mcmp>
 800af6e:	2800      	cmp	r0, #0
 800af70:	db25      	blt.n	800afbe <quorem+0xec>
 800af72:	4629      	mov	r1, r5
 800af74:	2000      	movs	r0, #0
 800af76:	f858 2b04 	ldr.w	r2, [r8], #4
 800af7a:	f8d1 c000 	ldr.w	ip, [r1]
 800af7e:	fa1f fe82 	uxth.w	lr, r2
 800af82:	fa1f f38c 	uxth.w	r3, ip
 800af86:	eba3 030e 	sub.w	r3, r3, lr
 800af8a:	4403      	add	r3, r0
 800af8c:	0c12      	lsrs	r2, r2, #16
 800af8e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800af92:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800af96:	b29b      	uxth	r3, r3
 800af98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af9c:	45c1      	cmp	r9, r8
 800af9e:	f841 3b04 	str.w	r3, [r1], #4
 800afa2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800afa6:	d2e6      	bcs.n	800af76 <quorem+0xa4>
 800afa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afb0:	b922      	cbnz	r2, 800afbc <quorem+0xea>
 800afb2:	3b04      	subs	r3, #4
 800afb4:	429d      	cmp	r5, r3
 800afb6:	461a      	mov	r2, r3
 800afb8:	d30b      	bcc.n	800afd2 <quorem+0x100>
 800afba:	613c      	str	r4, [r7, #16]
 800afbc:	3601      	adds	r6, #1
 800afbe:	4630      	mov	r0, r6
 800afc0:	b003      	add	sp, #12
 800afc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afc6:	6812      	ldr	r2, [r2, #0]
 800afc8:	3b04      	subs	r3, #4
 800afca:	2a00      	cmp	r2, #0
 800afcc:	d1cb      	bne.n	800af66 <quorem+0x94>
 800afce:	3c01      	subs	r4, #1
 800afd0:	e7c6      	b.n	800af60 <quorem+0x8e>
 800afd2:	6812      	ldr	r2, [r2, #0]
 800afd4:	3b04      	subs	r3, #4
 800afd6:	2a00      	cmp	r2, #0
 800afd8:	d1ef      	bne.n	800afba <quorem+0xe8>
 800afda:	3c01      	subs	r4, #1
 800afdc:	e7ea      	b.n	800afb4 <quorem+0xe2>
 800afde:	2000      	movs	r0, #0
 800afe0:	e7ee      	b.n	800afc0 <quorem+0xee>
 800afe2:	0000      	movs	r0, r0
 800afe4:	0000      	movs	r0, r0
	...

0800afe8 <_dtoa_r>:
 800afe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afec:	69c7      	ldr	r7, [r0, #28]
 800afee:	b097      	sub	sp, #92	@ 0x5c
 800aff0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800aff4:	ec55 4b10 	vmov	r4, r5, d0
 800aff8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800affa:	9107      	str	r1, [sp, #28]
 800affc:	4681      	mov	r9, r0
 800affe:	920c      	str	r2, [sp, #48]	@ 0x30
 800b000:	9311      	str	r3, [sp, #68]	@ 0x44
 800b002:	b97f      	cbnz	r7, 800b024 <_dtoa_r+0x3c>
 800b004:	2010      	movs	r0, #16
 800b006:	f000 fe09 	bl	800bc1c <malloc>
 800b00a:	4602      	mov	r2, r0
 800b00c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b010:	b920      	cbnz	r0, 800b01c <_dtoa_r+0x34>
 800b012:	4ba9      	ldr	r3, [pc, #676]	@ (800b2b8 <_dtoa_r+0x2d0>)
 800b014:	21ef      	movs	r1, #239	@ 0xef
 800b016:	48a9      	ldr	r0, [pc, #676]	@ (800b2bc <_dtoa_r+0x2d4>)
 800b018:	f001 fcb2 	bl	800c980 <__assert_func>
 800b01c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b020:	6007      	str	r7, [r0, #0]
 800b022:	60c7      	str	r7, [r0, #12]
 800b024:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b028:	6819      	ldr	r1, [r3, #0]
 800b02a:	b159      	cbz	r1, 800b044 <_dtoa_r+0x5c>
 800b02c:	685a      	ldr	r2, [r3, #4]
 800b02e:	604a      	str	r2, [r1, #4]
 800b030:	2301      	movs	r3, #1
 800b032:	4093      	lsls	r3, r2
 800b034:	608b      	str	r3, [r1, #8]
 800b036:	4648      	mov	r0, r9
 800b038:	f000 fee6 	bl	800be08 <_Bfree>
 800b03c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b040:	2200      	movs	r2, #0
 800b042:	601a      	str	r2, [r3, #0]
 800b044:	1e2b      	subs	r3, r5, #0
 800b046:	bfb9      	ittee	lt
 800b048:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b04c:	9305      	strlt	r3, [sp, #20]
 800b04e:	2300      	movge	r3, #0
 800b050:	6033      	strge	r3, [r6, #0]
 800b052:	9f05      	ldr	r7, [sp, #20]
 800b054:	4b9a      	ldr	r3, [pc, #616]	@ (800b2c0 <_dtoa_r+0x2d8>)
 800b056:	bfbc      	itt	lt
 800b058:	2201      	movlt	r2, #1
 800b05a:	6032      	strlt	r2, [r6, #0]
 800b05c:	43bb      	bics	r3, r7
 800b05e:	d112      	bne.n	800b086 <_dtoa_r+0x9e>
 800b060:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b062:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b066:	6013      	str	r3, [r2, #0]
 800b068:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b06c:	4323      	orrs	r3, r4
 800b06e:	f000 855a 	beq.w	800bb26 <_dtoa_r+0xb3e>
 800b072:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b074:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b2d4 <_dtoa_r+0x2ec>
 800b078:	2b00      	cmp	r3, #0
 800b07a:	f000 855c 	beq.w	800bb36 <_dtoa_r+0xb4e>
 800b07e:	f10a 0303 	add.w	r3, sl, #3
 800b082:	f000 bd56 	b.w	800bb32 <_dtoa_r+0xb4a>
 800b086:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b08a:	2200      	movs	r2, #0
 800b08c:	ec51 0b17 	vmov	r0, r1, d7
 800b090:	2300      	movs	r3, #0
 800b092:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b096:	f7f5 fd37 	bl	8000b08 <__aeabi_dcmpeq>
 800b09a:	4680      	mov	r8, r0
 800b09c:	b158      	cbz	r0, 800b0b6 <_dtoa_r+0xce>
 800b09e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	6013      	str	r3, [r2, #0]
 800b0a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0a6:	b113      	cbz	r3, 800b0ae <_dtoa_r+0xc6>
 800b0a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b0aa:	4b86      	ldr	r3, [pc, #536]	@ (800b2c4 <_dtoa_r+0x2dc>)
 800b0ac:	6013      	str	r3, [r2, #0]
 800b0ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b2d8 <_dtoa_r+0x2f0>
 800b0b2:	f000 bd40 	b.w	800bb36 <_dtoa_r+0xb4e>
 800b0b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b0ba:	aa14      	add	r2, sp, #80	@ 0x50
 800b0bc:	a915      	add	r1, sp, #84	@ 0x54
 800b0be:	4648      	mov	r0, r9
 800b0c0:	f001 f984 	bl	800c3cc <__d2b>
 800b0c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b0c8:	9002      	str	r0, [sp, #8]
 800b0ca:	2e00      	cmp	r6, #0
 800b0cc:	d078      	beq.n	800b1c0 <_dtoa_r+0x1d8>
 800b0ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b0d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b0dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b0e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b0e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b0e8:	4619      	mov	r1, r3
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	4b76      	ldr	r3, [pc, #472]	@ (800b2c8 <_dtoa_r+0x2e0>)
 800b0ee:	f7f5 f8eb 	bl	80002c8 <__aeabi_dsub>
 800b0f2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b2a0 <_dtoa_r+0x2b8>)
 800b0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f8:	f7f5 fa9e 	bl	8000638 <__aeabi_dmul>
 800b0fc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b2a8 <_dtoa_r+0x2c0>)
 800b0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b102:	f7f5 f8e3 	bl	80002cc <__adddf3>
 800b106:	4604      	mov	r4, r0
 800b108:	4630      	mov	r0, r6
 800b10a:	460d      	mov	r5, r1
 800b10c:	f7f5 fa2a 	bl	8000564 <__aeabi_i2d>
 800b110:	a367      	add	r3, pc, #412	@ (adr r3, 800b2b0 <_dtoa_r+0x2c8>)
 800b112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b116:	f7f5 fa8f 	bl	8000638 <__aeabi_dmul>
 800b11a:	4602      	mov	r2, r0
 800b11c:	460b      	mov	r3, r1
 800b11e:	4620      	mov	r0, r4
 800b120:	4629      	mov	r1, r5
 800b122:	f7f5 f8d3 	bl	80002cc <__adddf3>
 800b126:	4604      	mov	r4, r0
 800b128:	460d      	mov	r5, r1
 800b12a:	f7f5 fd35 	bl	8000b98 <__aeabi_d2iz>
 800b12e:	2200      	movs	r2, #0
 800b130:	4607      	mov	r7, r0
 800b132:	2300      	movs	r3, #0
 800b134:	4620      	mov	r0, r4
 800b136:	4629      	mov	r1, r5
 800b138:	f7f5 fcf0 	bl	8000b1c <__aeabi_dcmplt>
 800b13c:	b140      	cbz	r0, 800b150 <_dtoa_r+0x168>
 800b13e:	4638      	mov	r0, r7
 800b140:	f7f5 fa10 	bl	8000564 <__aeabi_i2d>
 800b144:	4622      	mov	r2, r4
 800b146:	462b      	mov	r3, r5
 800b148:	f7f5 fcde 	bl	8000b08 <__aeabi_dcmpeq>
 800b14c:	b900      	cbnz	r0, 800b150 <_dtoa_r+0x168>
 800b14e:	3f01      	subs	r7, #1
 800b150:	2f16      	cmp	r7, #22
 800b152:	d852      	bhi.n	800b1fa <_dtoa_r+0x212>
 800b154:	4b5d      	ldr	r3, [pc, #372]	@ (800b2cc <_dtoa_r+0x2e4>)
 800b156:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b15e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b162:	f7f5 fcdb 	bl	8000b1c <__aeabi_dcmplt>
 800b166:	2800      	cmp	r0, #0
 800b168:	d049      	beq.n	800b1fe <_dtoa_r+0x216>
 800b16a:	3f01      	subs	r7, #1
 800b16c:	2300      	movs	r3, #0
 800b16e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b170:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b172:	1b9b      	subs	r3, r3, r6
 800b174:	1e5a      	subs	r2, r3, #1
 800b176:	bf45      	ittet	mi
 800b178:	f1c3 0301 	rsbmi	r3, r3, #1
 800b17c:	9300      	strmi	r3, [sp, #0]
 800b17e:	2300      	movpl	r3, #0
 800b180:	2300      	movmi	r3, #0
 800b182:	9206      	str	r2, [sp, #24]
 800b184:	bf54      	ite	pl
 800b186:	9300      	strpl	r3, [sp, #0]
 800b188:	9306      	strmi	r3, [sp, #24]
 800b18a:	2f00      	cmp	r7, #0
 800b18c:	db39      	blt.n	800b202 <_dtoa_r+0x21a>
 800b18e:	9b06      	ldr	r3, [sp, #24]
 800b190:	970d      	str	r7, [sp, #52]	@ 0x34
 800b192:	443b      	add	r3, r7
 800b194:	9306      	str	r3, [sp, #24]
 800b196:	2300      	movs	r3, #0
 800b198:	9308      	str	r3, [sp, #32]
 800b19a:	9b07      	ldr	r3, [sp, #28]
 800b19c:	2b09      	cmp	r3, #9
 800b19e:	d863      	bhi.n	800b268 <_dtoa_r+0x280>
 800b1a0:	2b05      	cmp	r3, #5
 800b1a2:	bfc4      	itt	gt
 800b1a4:	3b04      	subgt	r3, #4
 800b1a6:	9307      	strgt	r3, [sp, #28]
 800b1a8:	9b07      	ldr	r3, [sp, #28]
 800b1aa:	f1a3 0302 	sub.w	r3, r3, #2
 800b1ae:	bfcc      	ite	gt
 800b1b0:	2400      	movgt	r4, #0
 800b1b2:	2401      	movle	r4, #1
 800b1b4:	2b03      	cmp	r3, #3
 800b1b6:	d863      	bhi.n	800b280 <_dtoa_r+0x298>
 800b1b8:	e8df f003 	tbb	[pc, r3]
 800b1bc:	2b375452 	.word	0x2b375452
 800b1c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b1c4:	441e      	add	r6, r3
 800b1c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b1ca:	2b20      	cmp	r3, #32
 800b1cc:	bfc1      	itttt	gt
 800b1ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b1d2:	409f      	lslgt	r7, r3
 800b1d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b1d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b1dc:	bfd6      	itet	le
 800b1de:	f1c3 0320 	rsble	r3, r3, #32
 800b1e2:	ea47 0003 	orrgt.w	r0, r7, r3
 800b1e6:	fa04 f003 	lslle.w	r0, r4, r3
 800b1ea:	f7f5 f9ab 	bl	8000544 <__aeabi_ui2d>
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b1f4:	3e01      	subs	r6, #1
 800b1f6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b1f8:	e776      	b.n	800b0e8 <_dtoa_r+0x100>
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	e7b7      	b.n	800b16e <_dtoa_r+0x186>
 800b1fe:	9010      	str	r0, [sp, #64]	@ 0x40
 800b200:	e7b6      	b.n	800b170 <_dtoa_r+0x188>
 800b202:	9b00      	ldr	r3, [sp, #0]
 800b204:	1bdb      	subs	r3, r3, r7
 800b206:	9300      	str	r3, [sp, #0]
 800b208:	427b      	negs	r3, r7
 800b20a:	9308      	str	r3, [sp, #32]
 800b20c:	2300      	movs	r3, #0
 800b20e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b210:	e7c3      	b.n	800b19a <_dtoa_r+0x1b2>
 800b212:	2301      	movs	r3, #1
 800b214:	9309      	str	r3, [sp, #36]	@ 0x24
 800b216:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b218:	eb07 0b03 	add.w	fp, r7, r3
 800b21c:	f10b 0301 	add.w	r3, fp, #1
 800b220:	2b01      	cmp	r3, #1
 800b222:	9303      	str	r3, [sp, #12]
 800b224:	bfb8      	it	lt
 800b226:	2301      	movlt	r3, #1
 800b228:	e006      	b.n	800b238 <_dtoa_r+0x250>
 800b22a:	2301      	movs	r3, #1
 800b22c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b22e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b230:	2b00      	cmp	r3, #0
 800b232:	dd28      	ble.n	800b286 <_dtoa_r+0x29e>
 800b234:	469b      	mov	fp, r3
 800b236:	9303      	str	r3, [sp, #12]
 800b238:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b23c:	2100      	movs	r1, #0
 800b23e:	2204      	movs	r2, #4
 800b240:	f102 0514 	add.w	r5, r2, #20
 800b244:	429d      	cmp	r5, r3
 800b246:	d926      	bls.n	800b296 <_dtoa_r+0x2ae>
 800b248:	6041      	str	r1, [r0, #4]
 800b24a:	4648      	mov	r0, r9
 800b24c:	f000 fd9c 	bl	800bd88 <_Balloc>
 800b250:	4682      	mov	sl, r0
 800b252:	2800      	cmp	r0, #0
 800b254:	d142      	bne.n	800b2dc <_dtoa_r+0x2f4>
 800b256:	4b1e      	ldr	r3, [pc, #120]	@ (800b2d0 <_dtoa_r+0x2e8>)
 800b258:	4602      	mov	r2, r0
 800b25a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b25e:	e6da      	b.n	800b016 <_dtoa_r+0x2e>
 800b260:	2300      	movs	r3, #0
 800b262:	e7e3      	b.n	800b22c <_dtoa_r+0x244>
 800b264:	2300      	movs	r3, #0
 800b266:	e7d5      	b.n	800b214 <_dtoa_r+0x22c>
 800b268:	2401      	movs	r4, #1
 800b26a:	2300      	movs	r3, #0
 800b26c:	9307      	str	r3, [sp, #28]
 800b26e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b270:	f04f 3bff 	mov.w	fp, #4294967295
 800b274:	2200      	movs	r2, #0
 800b276:	f8cd b00c 	str.w	fp, [sp, #12]
 800b27a:	2312      	movs	r3, #18
 800b27c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b27e:	e7db      	b.n	800b238 <_dtoa_r+0x250>
 800b280:	2301      	movs	r3, #1
 800b282:	9309      	str	r3, [sp, #36]	@ 0x24
 800b284:	e7f4      	b.n	800b270 <_dtoa_r+0x288>
 800b286:	f04f 0b01 	mov.w	fp, #1
 800b28a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b28e:	465b      	mov	r3, fp
 800b290:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b294:	e7d0      	b.n	800b238 <_dtoa_r+0x250>
 800b296:	3101      	adds	r1, #1
 800b298:	0052      	lsls	r2, r2, #1
 800b29a:	e7d1      	b.n	800b240 <_dtoa_r+0x258>
 800b29c:	f3af 8000 	nop.w
 800b2a0:	636f4361 	.word	0x636f4361
 800b2a4:	3fd287a7 	.word	0x3fd287a7
 800b2a8:	8b60c8b3 	.word	0x8b60c8b3
 800b2ac:	3fc68a28 	.word	0x3fc68a28
 800b2b0:	509f79fb 	.word	0x509f79fb
 800b2b4:	3fd34413 	.word	0x3fd34413
 800b2b8:	0800d001 	.word	0x0800d001
 800b2bc:	0800d018 	.word	0x0800d018
 800b2c0:	7ff00000 	.word	0x7ff00000
 800b2c4:	0800cfd1 	.word	0x0800cfd1
 800b2c8:	3ff80000 	.word	0x3ff80000
 800b2cc:	0800d168 	.word	0x0800d168
 800b2d0:	0800d070 	.word	0x0800d070
 800b2d4:	0800cffd 	.word	0x0800cffd
 800b2d8:	0800cfd0 	.word	0x0800cfd0
 800b2dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b2e0:	6018      	str	r0, [r3, #0]
 800b2e2:	9b03      	ldr	r3, [sp, #12]
 800b2e4:	2b0e      	cmp	r3, #14
 800b2e6:	f200 80a1 	bhi.w	800b42c <_dtoa_r+0x444>
 800b2ea:	2c00      	cmp	r4, #0
 800b2ec:	f000 809e 	beq.w	800b42c <_dtoa_r+0x444>
 800b2f0:	2f00      	cmp	r7, #0
 800b2f2:	dd33      	ble.n	800b35c <_dtoa_r+0x374>
 800b2f4:	4b9c      	ldr	r3, [pc, #624]	@ (800b568 <_dtoa_r+0x580>)
 800b2f6:	f007 020f 	and.w	r2, r7, #15
 800b2fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2fe:	ed93 7b00 	vldr	d7, [r3]
 800b302:	05f8      	lsls	r0, r7, #23
 800b304:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b308:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b30c:	d516      	bpl.n	800b33c <_dtoa_r+0x354>
 800b30e:	4b97      	ldr	r3, [pc, #604]	@ (800b56c <_dtoa_r+0x584>)
 800b310:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b314:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b318:	f7f5 fab8 	bl	800088c <__aeabi_ddiv>
 800b31c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b320:	f004 040f 	and.w	r4, r4, #15
 800b324:	2603      	movs	r6, #3
 800b326:	4d91      	ldr	r5, [pc, #580]	@ (800b56c <_dtoa_r+0x584>)
 800b328:	b954      	cbnz	r4, 800b340 <_dtoa_r+0x358>
 800b32a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b32e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b332:	f7f5 faab 	bl	800088c <__aeabi_ddiv>
 800b336:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b33a:	e028      	b.n	800b38e <_dtoa_r+0x3a6>
 800b33c:	2602      	movs	r6, #2
 800b33e:	e7f2      	b.n	800b326 <_dtoa_r+0x33e>
 800b340:	07e1      	lsls	r1, r4, #31
 800b342:	d508      	bpl.n	800b356 <_dtoa_r+0x36e>
 800b344:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b348:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b34c:	f7f5 f974 	bl	8000638 <__aeabi_dmul>
 800b350:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b354:	3601      	adds	r6, #1
 800b356:	1064      	asrs	r4, r4, #1
 800b358:	3508      	adds	r5, #8
 800b35a:	e7e5      	b.n	800b328 <_dtoa_r+0x340>
 800b35c:	f000 80af 	beq.w	800b4be <_dtoa_r+0x4d6>
 800b360:	427c      	negs	r4, r7
 800b362:	4b81      	ldr	r3, [pc, #516]	@ (800b568 <_dtoa_r+0x580>)
 800b364:	4d81      	ldr	r5, [pc, #516]	@ (800b56c <_dtoa_r+0x584>)
 800b366:	f004 020f 	and.w	r2, r4, #15
 800b36a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b372:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b376:	f7f5 f95f 	bl	8000638 <__aeabi_dmul>
 800b37a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b37e:	1124      	asrs	r4, r4, #4
 800b380:	2300      	movs	r3, #0
 800b382:	2602      	movs	r6, #2
 800b384:	2c00      	cmp	r4, #0
 800b386:	f040 808f 	bne.w	800b4a8 <_dtoa_r+0x4c0>
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d1d3      	bne.n	800b336 <_dtoa_r+0x34e>
 800b38e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b390:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b394:	2b00      	cmp	r3, #0
 800b396:	f000 8094 	beq.w	800b4c2 <_dtoa_r+0x4da>
 800b39a:	4b75      	ldr	r3, [pc, #468]	@ (800b570 <_dtoa_r+0x588>)
 800b39c:	2200      	movs	r2, #0
 800b39e:	4620      	mov	r0, r4
 800b3a0:	4629      	mov	r1, r5
 800b3a2:	f7f5 fbbb 	bl	8000b1c <__aeabi_dcmplt>
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	f000 808b 	beq.w	800b4c2 <_dtoa_r+0x4da>
 800b3ac:	9b03      	ldr	r3, [sp, #12]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	f000 8087 	beq.w	800b4c2 <_dtoa_r+0x4da>
 800b3b4:	f1bb 0f00 	cmp.w	fp, #0
 800b3b8:	dd34      	ble.n	800b424 <_dtoa_r+0x43c>
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	4b6d      	ldr	r3, [pc, #436]	@ (800b574 <_dtoa_r+0x58c>)
 800b3be:	2200      	movs	r2, #0
 800b3c0:	4629      	mov	r1, r5
 800b3c2:	f7f5 f939 	bl	8000638 <__aeabi_dmul>
 800b3c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3ca:	f107 38ff 	add.w	r8, r7, #4294967295
 800b3ce:	3601      	adds	r6, #1
 800b3d0:	465c      	mov	r4, fp
 800b3d2:	4630      	mov	r0, r6
 800b3d4:	f7f5 f8c6 	bl	8000564 <__aeabi_i2d>
 800b3d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3dc:	f7f5 f92c 	bl	8000638 <__aeabi_dmul>
 800b3e0:	4b65      	ldr	r3, [pc, #404]	@ (800b578 <_dtoa_r+0x590>)
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	f7f4 ff72 	bl	80002cc <__adddf3>
 800b3e8:	4605      	mov	r5, r0
 800b3ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b3ee:	2c00      	cmp	r4, #0
 800b3f0:	d16a      	bne.n	800b4c8 <_dtoa_r+0x4e0>
 800b3f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3f6:	4b61      	ldr	r3, [pc, #388]	@ (800b57c <_dtoa_r+0x594>)
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	f7f4 ff65 	bl	80002c8 <__aeabi_dsub>
 800b3fe:	4602      	mov	r2, r0
 800b400:	460b      	mov	r3, r1
 800b402:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b406:	462a      	mov	r2, r5
 800b408:	4633      	mov	r3, r6
 800b40a:	f7f5 fba5 	bl	8000b58 <__aeabi_dcmpgt>
 800b40e:	2800      	cmp	r0, #0
 800b410:	f040 8298 	bne.w	800b944 <_dtoa_r+0x95c>
 800b414:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b418:	462a      	mov	r2, r5
 800b41a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b41e:	f7f5 fb7d 	bl	8000b1c <__aeabi_dcmplt>
 800b422:	bb38      	cbnz	r0, 800b474 <_dtoa_r+0x48c>
 800b424:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b428:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b42c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b42e:	2b00      	cmp	r3, #0
 800b430:	f2c0 8157 	blt.w	800b6e2 <_dtoa_r+0x6fa>
 800b434:	2f0e      	cmp	r7, #14
 800b436:	f300 8154 	bgt.w	800b6e2 <_dtoa_r+0x6fa>
 800b43a:	4b4b      	ldr	r3, [pc, #300]	@ (800b568 <_dtoa_r+0x580>)
 800b43c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b440:	ed93 7b00 	vldr	d7, [r3]
 800b444:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b446:	2b00      	cmp	r3, #0
 800b448:	ed8d 7b00 	vstr	d7, [sp]
 800b44c:	f280 80e5 	bge.w	800b61a <_dtoa_r+0x632>
 800b450:	9b03      	ldr	r3, [sp, #12]
 800b452:	2b00      	cmp	r3, #0
 800b454:	f300 80e1 	bgt.w	800b61a <_dtoa_r+0x632>
 800b458:	d10c      	bne.n	800b474 <_dtoa_r+0x48c>
 800b45a:	4b48      	ldr	r3, [pc, #288]	@ (800b57c <_dtoa_r+0x594>)
 800b45c:	2200      	movs	r2, #0
 800b45e:	ec51 0b17 	vmov	r0, r1, d7
 800b462:	f7f5 f8e9 	bl	8000638 <__aeabi_dmul>
 800b466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b46a:	f7f5 fb6b 	bl	8000b44 <__aeabi_dcmpge>
 800b46e:	2800      	cmp	r0, #0
 800b470:	f000 8266 	beq.w	800b940 <_dtoa_r+0x958>
 800b474:	2400      	movs	r4, #0
 800b476:	4625      	mov	r5, r4
 800b478:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b47a:	4656      	mov	r6, sl
 800b47c:	ea6f 0803 	mvn.w	r8, r3
 800b480:	2700      	movs	r7, #0
 800b482:	4621      	mov	r1, r4
 800b484:	4648      	mov	r0, r9
 800b486:	f000 fcbf 	bl	800be08 <_Bfree>
 800b48a:	2d00      	cmp	r5, #0
 800b48c:	f000 80bd 	beq.w	800b60a <_dtoa_r+0x622>
 800b490:	b12f      	cbz	r7, 800b49e <_dtoa_r+0x4b6>
 800b492:	42af      	cmp	r7, r5
 800b494:	d003      	beq.n	800b49e <_dtoa_r+0x4b6>
 800b496:	4639      	mov	r1, r7
 800b498:	4648      	mov	r0, r9
 800b49a:	f000 fcb5 	bl	800be08 <_Bfree>
 800b49e:	4629      	mov	r1, r5
 800b4a0:	4648      	mov	r0, r9
 800b4a2:	f000 fcb1 	bl	800be08 <_Bfree>
 800b4a6:	e0b0      	b.n	800b60a <_dtoa_r+0x622>
 800b4a8:	07e2      	lsls	r2, r4, #31
 800b4aa:	d505      	bpl.n	800b4b8 <_dtoa_r+0x4d0>
 800b4ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b4b0:	f7f5 f8c2 	bl	8000638 <__aeabi_dmul>
 800b4b4:	3601      	adds	r6, #1
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	1064      	asrs	r4, r4, #1
 800b4ba:	3508      	adds	r5, #8
 800b4bc:	e762      	b.n	800b384 <_dtoa_r+0x39c>
 800b4be:	2602      	movs	r6, #2
 800b4c0:	e765      	b.n	800b38e <_dtoa_r+0x3a6>
 800b4c2:	9c03      	ldr	r4, [sp, #12]
 800b4c4:	46b8      	mov	r8, r7
 800b4c6:	e784      	b.n	800b3d2 <_dtoa_r+0x3ea>
 800b4c8:	4b27      	ldr	r3, [pc, #156]	@ (800b568 <_dtoa_r+0x580>)
 800b4ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b4cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b4d4:	4454      	add	r4, sl
 800b4d6:	2900      	cmp	r1, #0
 800b4d8:	d054      	beq.n	800b584 <_dtoa_r+0x59c>
 800b4da:	4929      	ldr	r1, [pc, #164]	@ (800b580 <_dtoa_r+0x598>)
 800b4dc:	2000      	movs	r0, #0
 800b4de:	f7f5 f9d5 	bl	800088c <__aeabi_ddiv>
 800b4e2:	4633      	mov	r3, r6
 800b4e4:	462a      	mov	r2, r5
 800b4e6:	f7f4 feef 	bl	80002c8 <__aeabi_dsub>
 800b4ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b4ee:	4656      	mov	r6, sl
 800b4f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4f4:	f7f5 fb50 	bl	8000b98 <__aeabi_d2iz>
 800b4f8:	4605      	mov	r5, r0
 800b4fa:	f7f5 f833 	bl	8000564 <__aeabi_i2d>
 800b4fe:	4602      	mov	r2, r0
 800b500:	460b      	mov	r3, r1
 800b502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b506:	f7f4 fedf 	bl	80002c8 <__aeabi_dsub>
 800b50a:	3530      	adds	r5, #48	@ 0x30
 800b50c:	4602      	mov	r2, r0
 800b50e:	460b      	mov	r3, r1
 800b510:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b514:	f806 5b01 	strb.w	r5, [r6], #1
 800b518:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b51c:	f7f5 fafe 	bl	8000b1c <__aeabi_dcmplt>
 800b520:	2800      	cmp	r0, #0
 800b522:	d172      	bne.n	800b60a <_dtoa_r+0x622>
 800b524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b528:	4911      	ldr	r1, [pc, #68]	@ (800b570 <_dtoa_r+0x588>)
 800b52a:	2000      	movs	r0, #0
 800b52c:	f7f4 fecc 	bl	80002c8 <__aeabi_dsub>
 800b530:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b534:	f7f5 faf2 	bl	8000b1c <__aeabi_dcmplt>
 800b538:	2800      	cmp	r0, #0
 800b53a:	f040 80b4 	bne.w	800b6a6 <_dtoa_r+0x6be>
 800b53e:	42a6      	cmp	r6, r4
 800b540:	f43f af70 	beq.w	800b424 <_dtoa_r+0x43c>
 800b544:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b548:	4b0a      	ldr	r3, [pc, #40]	@ (800b574 <_dtoa_r+0x58c>)
 800b54a:	2200      	movs	r2, #0
 800b54c:	f7f5 f874 	bl	8000638 <__aeabi_dmul>
 800b550:	4b08      	ldr	r3, [pc, #32]	@ (800b574 <_dtoa_r+0x58c>)
 800b552:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b556:	2200      	movs	r2, #0
 800b558:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b55c:	f7f5 f86c 	bl	8000638 <__aeabi_dmul>
 800b560:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b564:	e7c4      	b.n	800b4f0 <_dtoa_r+0x508>
 800b566:	bf00      	nop
 800b568:	0800d168 	.word	0x0800d168
 800b56c:	0800d140 	.word	0x0800d140
 800b570:	3ff00000 	.word	0x3ff00000
 800b574:	40240000 	.word	0x40240000
 800b578:	401c0000 	.word	0x401c0000
 800b57c:	40140000 	.word	0x40140000
 800b580:	3fe00000 	.word	0x3fe00000
 800b584:	4631      	mov	r1, r6
 800b586:	4628      	mov	r0, r5
 800b588:	f7f5 f856 	bl	8000638 <__aeabi_dmul>
 800b58c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b590:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b592:	4656      	mov	r6, sl
 800b594:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b598:	f7f5 fafe 	bl	8000b98 <__aeabi_d2iz>
 800b59c:	4605      	mov	r5, r0
 800b59e:	f7f4 ffe1 	bl	8000564 <__aeabi_i2d>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5aa:	f7f4 fe8d 	bl	80002c8 <__aeabi_dsub>
 800b5ae:	3530      	adds	r5, #48	@ 0x30
 800b5b0:	f806 5b01 	strb.w	r5, [r6], #1
 800b5b4:	4602      	mov	r2, r0
 800b5b6:	460b      	mov	r3, r1
 800b5b8:	42a6      	cmp	r6, r4
 800b5ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5be:	f04f 0200 	mov.w	r2, #0
 800b5c2:	d124      	bne.n	800b60e <_dtoa_r+0x626>
 800b5c4:	4baf      	ldr	r3, [pc, #700]	@ (800b884 <_dtoa_r+0x89c>)
 800b5c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b5ca:	f7f4 fe7f 	bl	80002cc <__adddf3>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5d6:	f7f5 fabf 	bl	8000b58 <__aeabi_dcmpgt>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	d163      	bne.n	800b6a6 <_dtoa_r+0x6be>
 800b5de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b5e2:	49a8      	ldr	r1, [pc, #672]	@ (800b884 <_dtoa_r+0x89c>)
 800b5e4:	2000      	movs	r0, #0
 800b5e6:	f7f4 fe6f 	bl	80002c8 <__aeabi_dsub>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5f2:	f7f5 fa93 	bl	8000b1c <__aeabi_dcmplt>
 800b5f6:	2800      	cmp	r0, #0
 800b5f8:	f43f af14 	beq.w	800b424 <_dtoa_r+0x43c>
 800b5fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b5fe:	1e73      	subs	r3, r6, #1
 800b600:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b602:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b606:	2b30      	cmp	r3, #48	@ 0x30
 800b608:	d0f8      	beq.n	800b5fc <_dtoa_r+0x614>
 800b60a:	4647      	mov	r7, r8
 800b60c:	e03b      	b.n	800b686 <_dtoa_r+0x69e>
 800b60e:	4b9e      	ldr	r3, [pc, #632]	@ (800b888 <_dtoa_r+0x8a0>)
 800b610:	f7f5 f812 	bl	8000638 <__aeabi_dmul>
 800b614:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b618:	e7bc      	b.n	800b594 <_dtoa_r+0x5ac>
 800b61a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b61e:	4656      	mov	r6, sl
 800b620:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b624:	4620      	mov	r0, r4
 800b626:	4629      	mov	r1, r5
 800b628:	f7f5 f930 	bl	800088c <__aeabi_ddiv>
 800b62c:	f7f5 fab4 	bl	8000b98 <__aeabi_d2iz>
 800b630:	4680      	mov	r8, r0
 800b632:	f7f4 ff97 	bl	8000564 <__aeabi_i2d>
 800b636:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b63a:	f7f4 fffd 	bl	8000638 <__aeabi_dmul>
 800b63e:	4602      	mov	r2, r0
 800b640:	460b      	mov	r3, r1
 800b642:	4620      	mov	r0, r4
 800b644:	4629      	mov	r1, r5
 800b646:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b64a:	f7f4 fe3d 	bl	80002c8 <__aeabi_dsub>
 800b64e:	f806 4b01 	strb.w	r4, [r6], #1
 800b652:	9d03      	ldr	r5, [sp, #12]
 800b654:	eba6 040a 	sub.w	r4, r6, sl
 800b658:	42a5      	cmp	r5, r4
 800b65a:	4602      	mov	r2, r0
 800b65c:	460b      	mov	r3, r1
 800b65e:	d133      	bne.n	800b6c8 <_dtoa_r+0x6e0>
 800b660:	f7f4 fe34 	bl	80002cc <__adddf3>
 800b664:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b668:	4604      	mov	r4, r0
 800b66a:	460d      	mov	r5, r1
 800b66c:	f7f5 fa74 	bl	8000b58 <__aeabi_dcmpgt>
 800b670:	b9c0      	cbnz	r0, 800b6a4 <_dtoa_r+0x6bc>
 800b672:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b676:	4620      	mov	r0, r4
 800b678:	4629      	mov	r1, r5
 800b67a:	f7f5 fa45 	bl	8000b08 <__aeabi_dcmpeq>
 800b67e:	b110      	cbz	r0, 800b686 <_dtoa_r+0x69e>
 800b680:	f018 0f01 	tst.w	r8, #1
 800b684:	d10e      	bne.n	800b6a4 <_dtoa_r+0x6bc>
 800b686:	9902      	ldr	r1, [sp, #8]
 800b688:	4648      	mov	r0, r9
 800b68a:	f000 fbbd 	bl	800be08 <_Bfree>
 800b68e:	2300      	movs	r3, #0
 800b690:	7033      	strb	r3, [r6, #0]
 800b692:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b694:	3701      	adds	r7, #1
 800b696:	601f      	str	r7, [r3, #0]
 800b698:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	f000 824b 	beq.w	800bb36 <_dtoa_r+0xb4e>
 800b6a0:	601e      	str	r6, [r3, #0]
 800b6a2:	e248      	b.n	800bb36 <_dtoa_r+0xb4e>
 800b6a4:	46b8      	mov	r8, r7
 800b6a6:	4633      	mov	r3, r6
 800b6a8:	461e      	mov	r6, r3
 800b6aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6ae:	2a39      	cmp	r2, #57	@ 0x39
 800b6b0:	d106      	bne.n	800b6c0 <_dtoa_r+0x6d8>
 800b6b2:	459a      	cmp	sl, r3
 800b6b4:	d1f8      	bne.n	800b6a8 <_dtoa_r+0x6c0>
 800b6b6:	2230      	movs	r2, #48	@ 0x30
 800b6b8:	f108 0801 	add.w	r8, r8, #1
 800b6bc:	f88a 2000 	strb.w	r2, [sl]
 800b6c0:	781a      	ldrb	r2, [r3, #0]
 800b6c2:	3201      	adds	r2, #1
 800b6c4:	701a      	strb	r2, [r3, #0]
 800b6c6:	e7a0      	b.n	800b60a <_dtoa_r+0x622>
 800b6c8:	4b6f      	ldr	r3, [pc, #444]	@ (800b888 <_dtoa_r+0x8a0>)
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	f7f4 ffb4 	bl	8000638 <__aeabi_dmul>
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	4604      	mov	r4, r0
 800b6d6:	460d      	mov	r5, r1
 800b6d8:	f7f5 fa16 	bl	8000b08 <__aeabi_dcmpeq>
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	d09f      	beq.n	800b620 <_dtoa_r+0x638>
 800b6e0:	e7d1      	b.n	800b686 <_dtoa_r+0x69e>
 800b6e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6e4:	2a00      	cmp	r2, #0
 800b6e6:	f000 80ea 	beq.w	800b8be <_dtoa_r+0x8d6>
 800b6ea:	9a07      	ldr	r2, [sp, #28]
 800b6ec:	2a01      	cmp	r2, #1
 800b6ee:	f300 80cd 	bgt.w	800b88c <_dtoa_r+0x8a4>
 800b6f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b6f4:	2a00      	cmp	r2, #0
 800b6f6:	f000 80c1 	beq.w	800b87c <_dtoa_r+0x894>
 800b6fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b6fe:	9c08      	ldr	r4, [sp, #32]
 800b700:	9e00      	ldr	r6, [sp, #0]
 800b702:	9a00      	ldr	r2, [sp, #0]
 800b704:	441a      	add	r2, r3
 800b706:	9200      	str	r2, [sp, #0]
 800b708:	9a06      	ldr	r2, [sp, #24]
 800b70a:	2101      	movs	r1, #1
 800b70c:	441a      	add	r2, r3
 800b70e:	4648      	mov	r0, r9
 800b710:	9206      	str	r2, [sp, #24]
 800b712:	f000 fc2d 	bl	800bf70 <__i2b>
 800b716:	4605      	mov	r5, r0
 800b718:	b166      	cbz	r6, 800b734 <_dtoa_r+0x74c>
 800b71a:	9b06      	ldr	r3, [sp, #24]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	dd09      	ble.n	800b734 <_dtoa_r+0x74c>
 800b720:	42b3      	cmp	r3, r6
 800b722:	9a00      	ldr	r2, [sp, #0]
 800b724:	bfa8      	it	ge
 800b726:	4633      	movge	r3, r6
 800b728:	1ad2      	subs	r2, r2, r3
 800b72a:	9200      	str	r2, [sp, #0]
 800b72c:	9a06      	ldr	r2, [sp, #24]
 800b72e:	1af6      	subs	r6, r6, r3
 800b730:	1ad3      	subs	r3, r2, r3
 800b732:	9306      	str	r3, [sp, #24]
 800b734:	9b08      	ldr	r3, [sp, #32]
 800b736:	b30b      	cbz	r3, 800b77c <_dtoa_r+0x794>
 800b738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	f000 80c6 	beq.w	800b8cc <_dtoa_r+0x8e4>
 800b740:	2c00      	cmp	r4, #0
 800b742:	f000 80c0 	beq.w	800b8c6 <_dtoa_r+0x8de>
 800b746:	4629      	mov	r1, r5
 800b748:	4622      	mov	r2, r4
 800b74a:	4648      	mov	r0, r9
 800b74c:	f000 fcc8 	bl	800c0e0 <__pow5mult>
 800b750:	9a02      	ldr	r2, [sp, #8]
 800b752:	4601      	mov	r1, r0
 800b754:	4605      	mov	r5, r0
 800b756:	4648      	mov	r0, r9
 800b758:	f000 fc20 	bl	800bf9c <__multiply>
 800b75c:	9902      	ldr	r1, [sp, #8]
 800b75e:	4680      	mov	r8, r0
 800b760:	4648      	mov	r0, r9
 800b762:	f000 fb51 	bl	800be08 <_Bfree>
 800b766:	9b08      	ldr	r3, [sp, #32]
 800b768:	1b1b      	subs	r3, r3, r4
 800b76a:	9308      	str	r3, [sp, #32]
 800b76c:	f000 80b1 	beq.w	800b8d2 <_dtoa_r+0x8ea>
 800b770:	9a08      	ldr	r2, [sp, #32]
 800b772:	4641      	mov	r1, r8
 800b774:	4648      	mov	r0, r9
 800b776:	f000 fcb3 	bl	800c0e0 <__pow5mult>
 800b77a:	9002      	str	r0, [sp, #8]
 800b77c:	2101      	movs	r1, #1
 800b77e:	4648      	mov	r0, r9
 800b780:	f000 fbf6 	bl	800bf70 <__i2b>
 800b784:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b786:	4604      	mov	r4, r0
 800b788:	2b00      	cmp	r3, #0
 800b78a:	f000 81d8 	beq.w	800bb3e <_dtoa_r+0xb56>
 800b78e:	461a      	mov	r2, r3
 800b790:	4601      	mov	r1, r0
 800b792:	4648      	mov	r0, r9
 800b794:	f000 fca4 	bl	800c0e0 <__pow5mult>
 800b798:	9b07      	ldr	r3, [sp, #28]
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	4604      	mov	r4, r0
 800b79e:	f300 809f 	bgt.w	800b8e0 <_dtoa_r+0x8f8>
 800b7a2:	9b04      	ldr	r3, [sp, #16]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	f040 8097 	bne.w	800b8d8 <_dtoa_r+0x8f0>
 800b7aa:	9b05      	ldr	r3, [sp, #20]
 800b7ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f040 8093 	bne.w	800b8dc <_dtoa_r+0x8f4>
 800b7b6:	9b05      	ldr	r3, [sp, #20]
 800b7b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7bc:	0d1b      	lsrs	r3, r3, #20
 800b7be:	051b      	lsls	r3, r3, #20
 800b7c0:	b133      	cbz	r3, 800b7d0 <_dtoa_r+0x7e8>
 800b7c2:	9b00      	ldr	r3, [sp, #0]
 800b7c4:	3301      	adds	r3, #1
 800b7c6:	9300      	str	r3, [sp, #0]
 800b7c8:	9b06      	ldr	r3, [sp, #24]
 800b7ca:	3301      	adds	r3, #1
 800b7cc:	9306      	str	r3, [sp, #24]
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	9308      	str	r3, [sp, #32]
 800b7d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	f000 81b8 	beq.w	800bb4a <_dtoa_r+0xb62>
 800b7da:	6923      	ldr	r3, [r4, #16]
 800b7dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b7e0:	6918      	ldr	r0, [r3, #16]
 800b7e2:	f000 fb79 	bl	800bed8 <__hi0bits>
 800b7e6:	f1c0 0020 	rsb	r0, r0, #32
 800b7ea:	9b06      	ldr	r3, [sp, #24]
 800b7ec:	4418      	add	r0, r3
 800b7ee:	f010 001f 	ands.w	r0, r0, #31
 800b7f2:	f000 8082 	beq.w	800b8fa <_dtoa_r+0x912>
 800b7f6:	f1c0 0320 	rsb	r3, r0, #32
 800b7fa:	2b04      	cmp	r3, #4
 800b7fc:	dd73      	ble.n	800b8e6 <_dtoa_r+0x8fe>
 800b7fe:	9b00      	ldr	r3, [sp, #0]
 800b800:	f1c0 001c 	rsb	r0, r0, #28
 800b804:	4403      	add	r3, r0
 800b806:	9300      	str	r3, [sp, #0]
 800b808:	9b06      	ldr	r3, [sp, #24]
 800b80a:	4403      	add	r3, r0
 800b80c:	4406      	add	r6, r0
 800b80e:	9306      	str	r3, [sp, #24]
 800b810:	9b00      	ldr	r3, [sp, #0]
 800b812:	2b00      	cmp	r3, #0
 800b814:	dd05      	ble.n	800b822 <_dtoa_r+0x83a>
 800b816:	9902      	ldr	r1, [sp, #8]
 800b818:	461a      	mov	r2, r3
 800b81a:	4648      	mov	r0, r9
 800b81c:	f000 fcba 	bl	800c194 <__lshift>
 800b820:	9002      	str	r0, [sp, #8]
 800b822:	9b06      	ldr	r3, [sp, #24]
 800b824:	2b00      	cmp	r3, #0
 800b826:	dd05      	ble.n	800b834 <_dtoa_r+0x84c>
 800b828:	4621      	mov	r1, r4
 800b82a:	461a      	mov	r2, r3
 800b82c:	4648      	mov	r0, r9
 800b82e:	f000 fcb1 	bl	800c194 <__lshift>
 800b832:	4604      	mov	r4, r0
 800b834:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b836:	2b00      	cmp	r3, #0
 800b838:	d061      	beq.n	800b8fe <_dtoa_r+0x916>
 800b83a:	9802      	ldr	r0, [sp, #8]
 800b83c:	4621      	mov	r1, r4
 800b83e:	f000 fd15 	bl	800c26c <__mcmp>
 800b842:	2800      	cmp	r0, #0
 800b844:	da5b      	bge.n	800b8fe <_dtoa_r+0x916>
 800b846:	2300      	movs	r3, #0
 800b848:	9902      	ldr	r1, [sp, #8]
 800b84a:	220a      	movs	r2, #10
 800b84c:	4648      	mov	r0, r9
 800b84e:	f000 fafd 	bl	800be4c <__multadd>
 800b852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b854:	9002      	str	r0, [sp, #8]
 800b856:	f107 38ff 	add.w	r8, r7, #4294967295
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	f000 8177 	beq.w	800bb4e <_dtoa_r+0xb66>
 800b860:	4629      	mov	r1, r5
 800b862:	2300      	movs	r3, #0
 800b864:	220a      	movs	r2, #10
 800b866:	4648      	mov	r0, r9
 800b868:	f000 faf0 	bl	800be4c <__multadd>
 800b86c:	f1bb 0f00 	cmp.w	fp, #0
 800b870:	4605      	mov	r5, r0
 800b872:	dc6f      	bgt.n	800b954 <_dtoa_r+0x96c>
 800b874:	9b07      	ldr	r3, [sp, #28]
 800b876:	2b02      	cmp	r3, #2
 800b878:	dc49      	bgt.n	800b90e <_dtoa_r+0x926>
 800b87a:	e06b      	b.n	800b954 <_dtoa_r+0x96c>
 800b87c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b87e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b882:	e73c      	b.n	800b6fe <_dtoa_r+0x716>
 800b884:	3fe00000 	.word	0x3fe00000
 800b888:	40240000 	.word	0x40240000
 800b88c:	9b03      	ldr	r3, [sp, #12]
 800b88e:	1e5c      	subs	r4, r3, #1
 800b890:	9b08      	ldr	r3, [sp, #32]
 800b892:	42a3      	cmp	r3, r4
 800b894:	db09      	blt.n	800b8aa <_dtoa_r+0x8c2>
 800b896:	1b1c      	subs	r4, r3, r4
 800b898:	9b03      	ldr	r3, [sp, #12]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	f6bf af30 	bge.w	800b700 <_dtoa_r+0x718>
 800b8a0:	9b00      	ldr	r3, [sp, #0]
 800b8a2:	9a03      	ldr	r2, [sp, #12]
 800b8a4:	1a9e      	subs	r6, r3, r2
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	e72b      	b.n	800b702 <_dtoa_r+0x71a>
 800b8aa:	9b08      	ldr	r3, [sp, #32]
 800b8ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b8ae:	9408      	str	r4, [sp, #32]
 800b8b0:	1ae3      	subs	r3, r4, r3
 800b8b2:	441a      	add	r2, r3
 800b8b4:	9e00      	ldr	r6, [sp, #0]
 800b8b6:	9b03      	ldr	r3, [sp, #12]
 800b8b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800b8ba:	2400      	movs	r4, #0
 800b8bc:	e721      	b.n	800b702 <_dtoa_r+0x71a>
 800b8be:	9c08      	ldr	r4, [sp, #32]
 800b8c0:	9e00      	ldr	r6, [sp, #0]
 800b8c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b8c4:	e728      	b.n	800b718 <_dtoa_r+0x730>
 800b8c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b8ca:	e751      	b.n	800b770 <_dtoa_r+0x788>
 800b8cc:	9a08      	ldr	r2, [sp, #32]
 800b8ce:	9902      	ldr	r1, [sp, #8]
 800b8d0:	e750      	b.n	800b774 <_dtoa_r+0x78c>
 800b8d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b8d6:	e751      	b.n	800b77c <_dtoa_r+0x794>
 800b8d8:	2300      	movs	r3, #0
 800b8da:	e779      	b.n	800b7d0 <_dtoa_r+0x7e8>
 800b8dc:	9b04      	ldr	r3, [sp, #16]
 800b8de:	e777      	b.n	800b7d0 <_dtoa_r+0x7e8>
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	9308      	str	r3, [sp, #32]
 800b8e4:	e779      	b.n	800b7da <_dtoa_r+0x7f2>
 800b8e6:	d093      	beq.n	800b810 <_dtoa_r+0x828>
 800b8e8:	9a00      	ldr	r2, [sp, #0]
 800b8ea:	331c      	adds	r3, #28
 800b8ec:	441a      	add	r2, r3
 800b8ee:	9200      	str	r2, [sp, #0]
 800b8f0:	9a06      	ldr	r2, [sp, #24]
 800b8f2:	441a      	add	r2, r3
 800b8f4:	441e      	add	r6, r3
 800b8f6:	9206      	str	r2, [sp, #24]
 800b8f8:	e78a      	b.n	800b810 <_dtoa_r+0x828>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	e7f4      	b.n	800b8e8 <_dtoa_r+0x900>
 800b8fe:	9b03      	ldr	r3, [sp, #12]
 800b900:	2b00      	cmp	r3, #0
 800b902:	46b8      	mov	r8, r7
 800b904:	dc20      	bgt.n	800b948 <_dtoa_r+0x960>
 800b906:	469b      	mov	fp, r3
 800b908:	9b07      	ldr	r3, [sp, #28]
 800b90a:	2b02      	cmp	r3, #2
 800b90c:	dd1e      	ble.n	800b94c <_dtoa_r+0x964>
 800b90e:	f1bb 0f00 	cmp.w	fp, #0
 800b912:	f47f adb1 	bne.w	800b478 <_dtoa_r+0x490>
 800b916:	4621      	mov	r1, r4
 800b918:	465b      	mov	r3, fp
 800b91a:	2205      	movs	r2, #5
 800b91c:	4648      	mov	r0, r9
 800b91e:	f000 fa95 	bl	800be4c <__multadd>
 800b922:	4601      	mov	r1, r0
 800b924:	4604      	mov	r4, r0
 800b926:	9802      	ldr	r0, [sp, #8]
 800b928:	f000 fca0 	bl	800c26c <__mcmp>
 800b92c:	2800      	cmp	r0, #0
 800b92e:	f77f ada3 	ble.w	800b478 <_dtoa_r+0x490>
 800b932:	4656      	mov	r6, sl
 800b934:	2331      	movs	r3, #49	@ 0x31
 800b936:	f806 3b01 	strb.w	r3, [r6], #1
 800b93a:	f108 0801 	add.w	r8, r8, #1
 800b93e:	e59f      	b.n	800b480 <_dtoa_r+0x498>
 800b940:	9c03      	ldr	r4, [sp, #12]
 800b942:	46b8      	mov	r8, r7
 800b944:	4625      	mov	r5, r4
 800b946:	e7f4      	b.n	800b932 <_dtoa_r+0x94a>
 800b948:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b94c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b94e:	2b00      	cmp	r3, #0
 800b950:	f000 8101 	beq.w	800bb56 <_dtoa_r+0xb6e>
 800b954:	2e00      	cmp	r6, #0
 800b956:	dd05      	ble.n	800b964 <_dtoa_r+0x97c>
 800b958:	4629      	mov	r1, r5
 800b95a:	4632      	mov	r2, r6
 800b95c:	4648      	mov	r0, r9
 800b95e:	f000 fc19 	bl	800c194 <__lshift>
 800b962:	4605      	mov	r5, r0
 800b964:	9b08      	ldr	r3, [sp, #32]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d05c      	beq.n	800ba24 <_dtoa_r+0xa3c>
 800b96a:	6869      	ldr	r1, [r5, #4]
 800b96c:	4648      	mov	r0, r9
 800b96e:	f000 fa0b 	bl	800bd88 <_Balloc>
 800b972:	4606      	mov	r6, r0
 800b974:	b928      	cbnz	r0, 800b982 <_dtoa_r+0x99a>
 800b976:	4b82      	ldr	r3, [pc, #520]	@ (800bb80 <_dtoa_r+0xb98>)
 800b978:	4602      	mov	r2, r0
 800b97a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b97e:	f7ff bb4a 	b.w	800b016 <_dtoa_r+0x2e>
 800b982:	692a      	ldr	r2, [r5, #16]
 800b984:	3202      	adds	r2, #2
 800b986:	0092      	lsls	r2, r2, #2
 800b988:	f105 010c 	add.w	r1, r5, #12
 800b98c:	300c      	adds	r0, #12
 800b98e:	f7ff fa92 	bl	800aeb6 <memcpy>
 800b992:	2201      	movs	r2, #1
 800b994:	4631      	mov	r1, r6
 800b996:	4648      	mov	r0, r9
 800b998:	f000 fbfc 	bl	800c194 <__lshift>
 800b99c:	f10a 0301 	add.w	r3, sl, #1
 800b9a0:	9300      	str	r3, [sp, #0]
 800b9a2:	eb0a 030b 	add.w	r3, sl, fp
 800b9a6:	9308      	str	r3, [sp, #32]
 800b9a8:	9b04      	ldr	r3, [sp, #16]
 800b9aa:	f003 0301 	and.w	r3, r3, #1
 800b9ae:	462f      	mov	r7, r5
 800b9b0:	9306      	str	r3, [sp, #24]
 800b9b2:	4605      	mov	r5, r0
 800b9b4:	9b00      	ldr	r3, [sp, #0]
 800b9b6:	9802      	ldr	r0, [sp, #8]
 800b9b8:	4621      	mov	r1, r4
 800b9ba:	f103 3bff 	add.w	fp, r3, #4294967295
 800b9be:	f7ff fa88 	bl	800aed2 <quorem>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	3330      	adds	r3, #48	@ 0x30
 800b9c6:	9003      	str	r0, [sp, #12]
 800b9c8:	4639      	mov	r1, r7
 800b9ca:	9802      	ldr	r0, [sp, #8]
 800b9cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9ce:	f000 fc4d 	bl	800c26c <__mcmp>
 800b9d2:	462a      	mov	r2, r5
 800b9d4:	9004      	str	r0, [sp, #16]
 800b9d6:	4621      	mov	r1, r4
 800b9d8:	4648      	mov	r0, r9
 800b9da:	f000 fc63 	bl	800c2a4 <__mdiff>
 800b9de:	68c2      	ldr	r2, [r0, #12]
 800b9e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9e2:	4606      	mov	r6, r0
 800b9e4:	bb02      	cbnz	r2, 800ba28 <_dtoa_r+0xa40>
 800b9e6:	4601      	mov	r1, r0
 800b9e8:	9802      	ldr	r0, [sp, #8]
 800b9ea:	f000 fc3f 	bl	800c26c <__mcmp>
 800b9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	4631      	mov	r1, r6
 800b9f4:	4648      	mov	r0, r9
 800b9f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b9f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9fa:	f000 fa05 	bl	800be08 <_Bfree>
 800b9fe:	9b07      	ldr	r3, [sp, #28]
 800ba00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba02:	9e00      	ldr	r6, [sp, #0]
 800ba04:	ea42 0103 	orr.w	r1, r2, r3
 800ba08:	9b06      	ldr	r3, [sp, #24]
 800ba0a:	4319      	orrs	r1, r3
 800ba0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba0e:	d10d      	bne.n	800ba2c <_dtoa_r+0xa44>
 800ba10:	2b39      	cmp	r3, #57	@ 0x39
 800ba12:	d027      	beq.n	800ba64 <_dtoa_r+0xa7c>
 800ba14:	9a04      	ldr	r2, [sp, #16]
 800ba16:	2a00      	cmp	r2, #0
 800ba18:	dd01      	ble.n	800ba1e <_dtoa_r+0xa36>
 800ba1a:	9b03      	ldr	r3, [sp, #12]
 800ba1c:	3331      	adds	r3, #49	@ 0x31
 800ba1e:	f88b 3000 	strb.w	r3, [fp]
 800ba22:	e52e      	b.n	800b482 <_dtoa_r+0x49a>
 800ba24:	4628      	mov	r0, r5
 800ba26:	e7b9      	b.n	800b99c <_dtoa_r+0x9b4>
 800ba28:	2201      	movs	r2, #1
 800ba2a:	e7e2      	b.n	800b9f2 <_dtoa_r+0xa0a>
 800ba2c:	9904      	ldr	r1, [sp, #16]
 800ba2e:	2900      	cmp	r1, #0
 800ba30:	db04      	blt.n	800ba3c <_dtoa_r+0xa54>
 800ba32:	9807      	ldr	r0, [sp, #28]
 800ba34:	4301      	orrs	r1, r0
 800ba36:	9806      	ldr	r0, [sp, #24]
 800ba38:	4301      	orrs	r1, r0
 800ba3a:	d120      	bne.n	800ba7e <_dtoa_r+0xa96>
 800ba3c:	2a00      	cmp	r2, #0
 800ba3e:	ddee      	ble.n	800ba1e <_dtoa_r+0xa36>
 800ba40:	9902      	ldr	r1, [sp, #8]
 800ba42:	9300      	str	r3, [sp, #0]
 800ba44:	2201      	movs	r2, #1
 800ba46:	4648      	mov	r0, r9
 800ba48:	f000 fba4 	bl	800c194 <__lshift>
 800ba4c:	4621      	mov	r1, r4
 800ba4e:	9002      	str	r0, [sp, #8]
 800ba50:	f000 fc0c 	bl	800c26c <__mcmp>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	9b00      	ldr	r3, [sp, #0]
 800ba58:	dc02      	bgt.n	800ba60 <_dtoa_r+0xa78>
 800ba5a:	d1e0      	bne.n	800ba1e <_dtoa_r+0xa36>
 800ba5c:	07da      	lsls	r2, r3, #31
 800ba5e:	d5de      	bpl.n	800ba1e <_dtoa_r+0xa36>
 800ba60:	2b39      	cmp	r3, #57	@ 0x39
 800ba62:	d1da      	bne.n	800ba1a <_dtoa_r+0xa32>
 800ba64:	2339      	movs	r3, #57	@ 0x39
 800ba66:	f88b 3000 	strb.w	r3, [fp]
 800ba6a:	4633      	mov	r3, r6
 800ba6c:	461e      	mov	r6, r3
 800ba6e:	3b01      	subs	r3, #1
 800ba70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba74:	2a39      	cmp	r2, #57	@ 0x39
 800ba76:	d04e      	beq.n	800bb16 <_dtoa_r+0xb2e>
 800ba78:	3201      	adds	r2, #1
 800ba7a:	701a      	strb	r2, [r3, #0]
 800ba7c:	e501      	b.n	800b482 <_dtoa_r+0x49a>
 800ba7e:	2a00      	cmp	r2, #0
 800ba80:	dd03      	ble.n	800ba8a <_dtoa_r+0xaa2>
 800ba82:	2b39      	cmp	r3, #57	@ 0x39
 800ba84:	d0ee      	beq.n	800ba64 <_dtoa_r+0xa7c>
 800ba86:	3301      	adds	r3, #1
 800ba88:	e7c9      	b.n	800ba1e <_dtoa_r+0xa36>
 800ba8a:	9a00      	ldr	r2, [sp, #0]
 800ba8c:	9908      	ldr	r1, [sp, #32]
 800ba8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ba92:	428a      	cmp	r2, r1
 800ba94:	d028      	beq.n	800bae8 <_dtoa_r+0xb00>
 800ba96:	9902      	ldr	r1, [sp, #8]
 800ba98:	2300      	movs	r3, #0
 800ba9a:	220a      	movs	r2, #10
 800ba9c:	4648      	mov	r0, r9
 800ba9e:	f000 f9d5 	bl	800be4c <__multadd>
 800baa2:	42af      	cmp	r7, r5
 800baa4:	9002      	str	r0, [sp, #8]
 800baa6:	f04f 0300 	mov.w	r3, #0
 800baaa:	f04f 020a 	mov.w	r2, #10
 800baae:	4639      	mov	r1, r7
 800bab0:	4648      	mov	r0, r9
 800bab2:	d107      	bne.n	800bac4 <_dtoa_r+0xadc>
 800bab4:	f000 f9ca 	bl	800be4c <__multadd>
 800bab8:	4607      	mov	r7, r0
 800baba:	4605      	mov	r5, r0
 800babc:	9b00      	ldr	r3, [sp, #0]
 800babe:	3301      	adds	r3, #1
 800bac0:	9300      	str	r3, [sp, #0]
 800bac2:	e777      	b.n	800b9b4 <_dtoa_r+0x9cc>
 800bac4:	f000 f9c2 	bl	800be4c <__multadd>
 800bac8:	4629      	mov	r1, r5
 800baca:	4607      	mov	r7, r0
 800bacc:	2300      	movs	r3, #0
 800bace:	220a      	movs	r2, #10
 800bad0:	4648      	mov	r0, r9
 800bad2:	f000 f9bb 	bl	800be4c <__multadd>
 800bad6:	4605      	mov	r5, r0
 800bad8:	e7f0      	b.n	800babc <_dtoa_r+0xad4>
 800bada:	f1bb 0f00 	cmp.w	fp, #0
 800bade:	bfcc      	ite	gt
 800bae0:	465e      	movgt	r6, fp
 800bae2:	2601      	movle	r6, #1
 800bae4:	4456      	add	r6, sl
 800bae6:	2700      	movs	r7, #0
 800bae8:	9902      	ldr	r1, [sp, #8]
 800baea:	9300      	str	r3, [sp, #0]
 800baec:	2201      	movs	r2, #1
 800baee:	4648      	mov	r0, r9
 800baf0:	f000 fb50 	bl	800c194 <__lshift>
 800baf4:	4621      	mov	r1, r4
 800baf6:	9002      	str	r0, [sp, #8]
 800baf8:	f000 fbb8 	bl	800c26c <__mcmp>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	dcb4      	bgt.n	800ba6a <_dtoa_r+0xa82>
 800bb00:	d102      	bne.n	800bb08 <_dtoa_r+0xb20>
 800bb02:	9b00      	ldr	r3, [sp, #0]
 800bb04:	07db      	lsls	r3, r3, #31
 800bb06:	d4b0      	bmi.n	800ba6a <_dtoa_r+0xa82>
 800bb08:	4633      	mov	r3, r6
 800bb0a:	461e      	mov	r6, r3
 800bb0c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb10:	2a30      	cmp	r2, #48	@ 0x30
 800bb12:	d0fa      	beq.n	800bb0a <_dtoa_r+0xb22>
 800bb14:	e4b5      	b.n	800b482 <_dtoa_r+0x49a>
 800bb16:	459a      	cmp	sl, r3
 800bb18:	d1a8      	bne.n	800ba6c <_dtoa_r+0xa84>
 800bb1a:	2331      	movs	r3, #49	@ 0x31
 800bb1c:	f108 0801 	add.w	r8, r8, #1
 800bb20:	f88a 3000 	strb.w	r3, [sl]
 800bb24:	e4ad      	b.n	800b482 <_dtoa_r+0x49a>
 800bb26:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb28:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bb84 <_dtoa_r+0xb9c>
 800bb2c:	b11b      	cbz	r3, 800bb36 <_dtoa_r+0xb4e>
 800bb2e:	f10a 0308 	add.w	r3, sl, #8
 800bb32:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bb34:	6013      	str	r3, [r2, #0]
 800bb36:	4650      	mov	r0, sl
 800bb38:	b017      	add	sp, #92	@ 0x5c
 800bb3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb3e:	9b07      	ldr	r3, [sp, #28]
 800bb40:	2b01      	cmp	r3, #1
 800bb42:	f77f ae2e 	ble.w	800b7a2 <_dtoa_r+0x7ba>
 800bb46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb48:	9308      	str	r3, [sp, #32]
 800bb4a:	2001      	movs	r0, #1
 800bb4c:	e64d      	b.n	800b7ea <_dtoa_r+0x802>
 800bb4e:	f1bb 0f00 	cmp.w	fp, #0
 800bb52:	f77f aed9 	ble.w	800b908 <_dtoa_r+0x920>
 800bb56:	4656      	mov	r6, sl
 800bb58:	9802      	ldr	r0, [sp, #8]
 800bb5a:	4621      	mov	r1, r4
 800bb5c:	f7ff f9b9 	bl	800aed2 <quorem>
 800bb60:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bb64:	f806 3b01 	strb.w	r3, [r6], #1
 800bb68:	eba6 020a 	sub.w	r2, r6, sl
 800bb6c:	4593      	cmp	fp, r2
 800bb6e:	ddb4      	ble.n	800bada <_dtoa_r+0xaf2>
 800bb70:	9902      	ldr	r1, [sp, #8]
 800bb72:	2300      	movs	r3, #0
 800bb74:	220a      	movs	r2, #10
 800bb76:	4648      	mov	r0, r9
 800bb78:	f000 f968 	bl	800be4c <__multadd>
 800bb7c:	9002      	str	r0, [sp, #8]
 800bb7e:	e7eb      	b.n	800bb58 <_dtoa_r+0xb70>
 800bb80:	0800d070 	.word	0x0800d070
 800bb84:	0800cff4 	.word	0x0800cff4

0800bb88 <_free_r>:
 800bb88:	b538      	push	{r3, r4, r5, lr}
 800bb8a:	4605      	mov	r5, r0
 800bb8c:	2900      	cmp	r1, #0
 800bb8e:	d041      	beq.n	800bc14 <_free_r+0x8c>
 800bb90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb94:	1f0c      	subs	r4, r1, #4
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	bfb8      	it	lt
 800bb9a:	18e4      	addlt	r4, r4, r3
 800bb9c:	f000 f8e8 	bl	800bd70 <__malloc_lock>
 800bba0:	4a1d      	ldr	r2, [pc, #116]	@ (800bc18 <_free_r+0x90>)
 800bba2:	6813      	ldr	r3, [r2, #0]
 800bba4:	b933      	cbnz	r3, 800bbb4 <_free_r+0x2c>
 800bba6:	6063      	str	r3, [r4, #4]
 800bba8:	6014      	str	r4, [r2, #0]
 800bbaa:	4628      	mov	r0, r5
 800bbac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbb0:	f000 b8e4 	b.w	800bd7c <__malloc_unlock>
 800bbb4:	42a3      	cmp	r3, r4
 800bbb6:	d908      	bls.n	800bbca <_free_r+0x42>
 800bbb8:	6820      	ldr	r0, [r4, #0]
 800bbba:	1821      	adds	r1, r4, r0
 800bbbc:	428b      	cmp	r3, r1
 800bbbe:	bf01      	itttt	eq
 800bbc0:	6819      	ldreq	r1, [r3, #0]
 800bbc2:	685b      	ldreq	r3, [r3, #4]
 800bbc4:	1809      	addeq	r1, r1, r0
 800bbc6:	6021      	streq	r1, [r4, #0]
 800bbc8:	e7ed      	b.n	800bba6 <_free_r+0x1e>
 800bbca:	461a      	mov	r2, r3
 800bbcc:	685b      	ldr	r3, [r3, #4]
 800bbce:	b10b      	cbz	r3, 800bbd4 <_free_r+0x4c>
 800bbd0:	42a3      	cmp	r3, r4
 800bbd2:	d9fa      	bls.n	800bbca <_free_r+0x42>
 800bbd4:	6811      	ldr	r1, [r2, #0]
 800bbd6:	1850      	adds	r0, r2, r1
 800bbd8:	42a0      	cmp	r0, r4
 800bbda:	d10b      	bne.n	800bbf4 <_free_r+0x6c>
 800bbdc:	6820      	ldr	r0, [r4, #0]
 800bbde:	4401      	add	r1, r0
 800bbe0:	1850      	adds	r0, r2, r1
 800bbe2:	4283      	cmp	r3, r0
 800bbe4:	6011      	str	r1, [r2, #0]
 800bbe6:	d1e0      	bne.n	800bbaa <_free_r+0x22>
 800bbe8:	6818      	ldr	r0, [r3, #0]
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	6053      	str	r3, [r2, #4]
 800bbee:	4408      	add	r0, r1
 800bbf0:	6010      	str	r0, [r2, #0]
 800bbf2:	e7da      	b.n	800bbaa <_free_r+0x22>
 800bbf4:	d902      	bls.n	800bbfc <_free_r+0x74>
 800bbf6:	230c      	movs	r3, #12
 800bbf8:	602b      	str	r3, [r5, #0]
 800bbfa:	e7d6      	b.n	800bbaa <_free_r+0x22>
 800bbfc:	6820      	ldr	r0, [r4, #0]
 800bbfe:	1821      	adds	r1, r4, r0
 800bc00:	428b      	cmp	r3, r1
 800bc02:	bf04      	itt	eq
 800bc04:	6819      	ldreq	r1, [r3, #0]
 800bc06:	685b      	ldreq	r3, [r3, #4]
 800bc08:	6063      	str	r3, [r4, #4]
 800bc0a:	bf04      	itt	eq
 800bc0c:	1809      	addeq	r1, r1, r0
 800bc0e:	6021      	streq	r1, [r4, #0]
 800bc10:	6054      	str	r4, [r2, #4]
 800bc12:	e7ca      	b.n	800bbaa <_free_r+0x22>
 800bc14:	bd38      	pop	{r3, r4, r5, pc}
 800bc16:	bf00      	nop
 800bc18:	20004ee8 	.word	0x20004ee8

0800bc1c <malloc>:
 800bc1c:	4b02      	ldr	r3, [pc, #8]	@ (800bc28 <malloc+0xc>)
 800bc1e:	4601      	mov	r1, r0
 800bc20:	6818      	ldr	r0, [r3, #0]
 800bc22:	f000 b825 	b.w	800bc70 <_malloc_r>
 800bc26:	bf00      	nop
 800bc28:	2000001c 	.word	0x2000001c

0800bc2c <sbrk_aligned>:
 800bc2c:	b570      	push	{r4, r5, r6, lr}
 800bc2e:	4e0f      	ldr	r6, [pc, #60]	@ (800bc6c <sbrk_aligned+0x40>)
 800bc30:	460c      	mov	r4, r1
 800bc32:	6831      	ldr	r1, [r6, #0]
 800bc34:	4605      	mov	r5, r0
 800bc36:	b911      	cbnz	r1, 800bc3e <sbrk_aligned+0x12>
 800bc38:	f000 fe92 	bl	800c960 <_sbrk_r>
 800bc3c:	6030      	str	r0, [r6, #0]
 800bc3e:	4621      	mov	r1, r4
 800bc40:	4628      	mov	r0, r5
 800bc42:	f000 fe8d 	bl	800c960 <_sbrk_r>
 800bc46:	1c43      	adds	r3, r0, #1
 800bc48:	d103      	bne.n	800bc52 <sbrk_aligned+0x26>
 800bc4a:	f04f 34ff 	mov.w	r4, #4294967295
 800bc4e:	4620      	mov	r0, r4
 800bc50:	bd70      	pop	{r4, r5, r6, pc}
 800bc52:	1cc4      	adds	r4, r0, #3
 800bc54:	f024 0403 	bic.w	r4, r4, #3
 800bc58:	42a0      	cmp	r0, r4
 800bc5a:	d0f8      	beq.n	800bc4e <sbrk_aligned+0x22>
 800bc5c:	1a21      	subs	r1, r4, r0
 800bc5e:	4628      	mov	r0, r5
 800bc60:	f000 fe7e 	bl	800c960 <_sbrk_r>
 800bc64:	3001      	adds	r0, #1
 800bc66:	d1f2      	bne.n	800bc4e <sbrk_aligned+0x22>
 800bc68:	e7ef      	b.n	800bc4a <sbrk_aligned+0x1e>
 800bc6a:	bf00      	nop
 800bc6c:	20004ee4 	.word	0x20004ee4

0800bc70 <_malloc_r>:
 800bc70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc74:	1ccd      	adds	r5, r1, #3
 800bc76:	f025 0503 	bic.w	r5, r5, #3
 800bc7a:	3508      	adds	r5, #8
 800bc7c:	2d0c      	cmp	r5, #12
 800bc7e:	bf38      	it	cc
 800bc80:	250c      	movcc	r5, #12
 800bc82:	2d00      	cmp	r5, #0
 800bc84:	4606      	mov	r6, r0
 800bc86:	db01      	blt.n	800bc8c <_malloc_r+0x1c>
 800bc88:	42a9      	cmp	r1, r5
 800bc8a:	d904      	bls.n	800bc96 <_malloc_r+0x26>
 800bc8c:	230c      	movs	r3, #12
 800bc8e:	6033      	str	r3, [r6, #0]
 800bc90:	2000      	movs	r0, #0
 800bc92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd6c <_malloc_r+0xfc>
 800bc9a:	f000 f869 	bl	800bd70 <__malloc_lock>
 800bc9e:	f8d8 3000 	ldr.w	r3, [r8]
 800bca2:	461c      	mov	r4, r3
 800bca4:	bb44      	cbnz	r4, 800bcf8 <_malloc_r+0x88>
 800bca6:	4629      	mov	r1, r5
 800bca8:	4630      	mov	r0, r6
 800bcaa:	f7ff ffbf 	bl	800bc2c <sbrk_aligned>
 800bcae:	1c43      	adds	r3, r0, #1
 800bcb0:	4604      	mov	r4, r0
 800bcb2:	d158      	bne.n	800bd66 <_malloc_r+0xf6>
 800bcb4:	f8d8 4000 	ldr.w	r4, [r8]
 800bcb8:	4627      	mov	r7, r4
 800bcba:	2f00      	cmp	r7, #0
 800bcbc:	d143      	bne.n	800bd46 <_malloc_r+0xd6>
 800bcbe:	2c00      	cmp	r4, #0
 800bcc0:	d04b      	beq.n	800bd5a <_malloc_r+0xea>
 800bcc2:	6823      	ldr	r3, [r4, #0]
 800bcc4:	4639      	mov	r1, r7
 800bcc6:	4630      	mov	r0, r6
 800bcc8:	eb04 0903 	add.w	r9, r4, r3
 800bccc:	f000 fe48 	bl	800c960 <_sbrk_r>
 800bcd0:	4581      	cmp	r9, r0
 800bcd2:	d142      	bne.n	800bd5a <_malloc_r+0xea>
 800bcd4:	6821      	ldr	r1, [r4, #0]
 800bcd6:	1a6d      	subs	r5, r5, r1
 800bcd8:	4629      	mov	r1, r5
 800bcda:	4630      	mov	r0, r6
 800bcdc:	f7ff ffa6 	bl	800bc2c <sbrk_aligned>
 800bce0:	3001      	adds	r0, #1
 800bce2:	d03a      	beq.n	800bd5a <_malloc_r+0xea>
 800bce4:	6823      	ldr	r3, [r4, #0]
 800bce6:	442b      	add	r3, r5
 800bce8:	6023      	str	r3, [r4, #0]
 800bcea:	f8d8 3000 	ldr.w	r3, [r8]
 800bcee:	685a      	ldr	r2, [r3, #4]
 800bcf0:	bb62      	cbnz	r2, 800bd4c <_malloc_r+0xdc>
 800bcf2:	f8c8 7000 	str.w	r7, [r8]
 800bcf6:	e00f      	b.n	800bd18 <_malloc_r+0xa8>
 800bcf8:	6822      	ldr	r2, [r4, #0]
 800bcfa:	1b52      	subs	r2, r2, r5
 800bcfc:	d420      	bmi.n	800bd40 <_malloc_r+0xd0>
 800bcfe:	2a0b      	cmp	r2, #11
 800bd00:	d917      	bls.n	800bd32 <_malloc_r+0xc2>
 800bd02:	1961      	adds	r1, r4, r5
 800bd04:	42a3      	cmp	r3, r4
 800bd06:	6025      	str	r5, [r4, #0]
 800bd08:	bf18      	it	ne
 800bd0a:	6059      	strne	r1, [r3, #4]
 800bd0c:	6863      	ldr	r3, [r4, #4]
 800bd0e:	bf08      	it	eq
 800bd10:	f8c8 1000 	streq.w	r1, [r8]
 800bd14:	5162      	str	r2, [r4, r5]
 800bd16:	604b      	str	r3, [r1, #4]
 800bd18:	4630      	mov	r0, r6
 800bd1a:	f000 f82f 	bl	800bd7c <__malloc_unlock>
 800bd1e:	f104 000b 	add.w	r0, r4, #11
 800bd22:	1d23      	adds	r3, r4, #4
 800bd24:	f020 0007 	bic.w	r0, r0, #7
 800bd28:	1ac2      	subs	r2, r0, r3
 800bd2a:	bf1c      	itt	ne
 800bd2c:	1a1b      	subne	r3, r3, r0
 800bd2e:	50a3      	strne	r3, [r4, r2]
 800bd30:	e7af      	b.n	800bc92 <_malloc_r+0x22>
 800bd32:	6862      	ldr	r2, [r4, #4]
 800bd34:	42a3      	cmp	r3, r4
 800bd36:	bf0c      	ite	eq
 800bd38:	f8c8 2000 	streq.w	r2, [r8]
 800bd3c:	605a      	strne	r2, [r3, #4]
 800bd3e:	e7eb      	b.n	800bd18 <_malloc_r+0xa8>
 800bd40:	4623      	mov	r3, r4
 800bd42:	6864      	ldr	r4, [r4, #4]
 800bd44:	e7ae      	b.n	800bca4 <_malloc_r+0x34>
 800bd46:	463c      	mov	r4, r7
 800bd48:	687f      	ldr	r7, [r7, #4]
 800bd4a:	e7b6      	b.n	800bcba <_malloc_r+0x4a>
 800bd4c:	461a      	mov	r2, r3
 800bd4e:	685b      	ldr	r3, [r3, #4]
 800bd50:	42a3      	cmp	r3, r4
 800bd52:	d1fb      	bne.n	800bd4c <_malloc_r+0xdc>
 800bd54:	2300      	movs	r3, #0
 800bd56:	6053      	str	r3, [r2, #4]
 800bd58:	e7de      	b.n	800bd18 <_malloc_r+0xa8>
 800bd5a:	230c      	movs	r3, #12
 800bd5c:	6033      	str	r3, [r6, #0]
 800bd5e:	4630      	mov	r0, r6
 800bd60:	f000 f80c 	bl	800bd7c <__malloc_unlock>
 800bd64:	e794      	b.n	800bc90 <_malloc_r+0x20>
 800bd66:	6005      	str	r5, [r0, #0]
 800bd68:	e7d6      	b.n	800bd18 <_malloc_r+0xa8>
 800bd6a:	bf00      	nop
 800bd6c:	20004ee8 	.word	0x20004ee8

0800bd70 <__malloc_lock>:
 800bd70:	4801      	ldr	r0, [pc, #4]	@ (800bd78 <__malloc_lock+0x8>)
 800bd72:	f7ff b89e 	b.w	800aeb2 <__retarget_lock_acquire_recursive>
 800bd76:	bf00      	nop
 800bd78:	20004ee0 	.word	0x20004ee0

0800bd7c <__malloc_unlock>:
 800bd7c:	4801      	ldr	r0, [pc, #4]	@ (800bd84 <__malloc_unlock+0x8>)
 800bd7e:	f7ff b899 	b.w	800aeb4 <__retarget_lock_release_recursive>
 800bd82:	bf00      	nop
 800bd84:	20004ee0 	.word	0x20004ee0

0800bd88 <_Balloc>:
 800bd88:	b570      	push	{r4, r5, r6, lr}
 800bd8a:	69c6      	ldr	r6, [r0, #28]
 800bd8c:	4604      	mov	r4, r0
 800bd8e:	460d      	mov	r5, r1
 800bd90:	b976      	cbnz	r6, 800bdb0 <_Balloc+0x28>
 800bd92:	2010      	movs	r0, #16
 800bd94:	f7ff ff42 	bl	800bc1c <malloc>
 800bd98:	4602      	mov	r2, r0
 800bd9a:	61e0      	str	r0, [r4, #28]
 800bd9c:	b920      	cbnz	r0, 800bda8 <_Balloc+0x20>
 800bd9e:	4b18      	ldr	r3, [pc, #96]	@ (800be00 <_Balloc+0x78>)
 800bda0:	4818      	ldr	r0, [pc, #96]	@ (800be04 <_Balloc+0x7c>)
 800bda2:	216b      	movs	r1, #107	@ 0x6b
 800bda4:	f000 fdec 	bl	800c980 <__assert_func>
 800bda8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdac:	6006      	str	r6, [r0, #0]
 800bdae:	60c6      	str	r6, [r0, #12]
 800bdb0:	69e6      	ldr	r6, [r4, #28]
 800bdb2:	68f3      	ldr	r3, [r6, #12]
 800bdb4:	b183      	cbz	r3, 800bdd8 <_Balloc+0x50>
 800bdb6:	69e3      	ldr	r3, [r4, #28]
 800bdb8:	68db      	ldr	r3, [r3, #12]
 800bdba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bdbe:	b9b8      	cbnz	r0, 800bdf0 <_Balloc+0x68>
 800bdc0:	2101      	movs	r1, #1
 800bdc2:	fa01 f605 	lsl.w	r6, r1, r5
 800bdc6:	1d72      	adds	r2, r6, #5
 800bdc8:	0092      	lsls	r2, r2, #2
 800bdca:	4620      	mov	r0, r4
 800bdcc:	f000 fdf6 	bl	800c9bc <_calloc_r>
 800bdd0:	b160      	cbz	r0, 800bdec <_Balloc+0x64>
 800bdd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bdd6:	e00e      	b.n	800bdf6 <_Balloc+0x6e>
 800bdd8:	2221      	movs	r2, #33	@ 0x21
 800bdda:	2104      	movs	r1, #4
 800bddc:	4620      	mov	r0, r4
 800bdde:	f000 fded 	bl	800c9bc <_calloc_r>
 800bde2:	69e3      	ldr	r3, [r4, #28]
 800bde4:	60f0      	str	r0, [r6, #12]
 800bde6:	68db      	ldr	r3, [r3, #12]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d1e4      	bne.n	800bdb6 <_Balloc+0x2e>
 800bdec:	2000      	movs	r0, #0
 800bdee:	bd70      	pop	{r4, r5, r6, pc}
 800bdf0:	6802      	ldr	r2, [r0, #0]
 800bdf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bdfc:	e7f7      	b.n	800bdee <_Balloc+0x66>
 800bdfe:	bf00      	nop
 800be00:	0800d001 	.word	0x0800d001
 800be04:	0800d081 	.word	0x0800d081

0800be08 <_Bfree>:
 800be08:	b570      	push	{r4, r5, r6, lr}
 800be0a:	69c6      	ldr	r6, [r0, #28]
 800be0c:	4605      	mov	r5, r0
 800be0e:	460c      	mov	r4, r1
 800be10:	b976      	cbnz	r6, 800be30 <_Bfree+0x28>
 800be12:	2010      	movs	r0, #16
 800be14:	f7ff ff02 	bl	800bc1c <malloc>
 800be18:	4602      	mov	r2, r0
 800be1a:	61e8      	str	r0, [r5, #28]
 800be1c:	b920      	cbnz	r0, 800be28 <_Bfree+0x20>
 800be1e:	4b09      	ldr	r3, [pc, #36]	@ (800be44 <_Bfree+0x3c>)
 800be20:	4809      	ldr	r0, [pc, #36]	@ (800be48 <_Bfree+0x40>)
 800be22:	218f      	movs	r1, #143	@ 0x8f
 800be24:	f000 fdac 	bl	800c980 <__assert_func>
 800be28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be2c:	6006      	str	r6, [r0, #0]
 800be2e:	60c6      	str	r6, [r0, #12]
 800be30:	b13c      	cbz	r4, 800be42 <_Bfree+0x3a>
 800be32:	69eb      	ldr	r3, [r5, #28]
 800be34:	6862      	ldr	r2, [r4, #4]
 800be36:	68db      	ldr	r3, [r3, #12]
 800be38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be3c:	6021      	str	r1, [r4, #0]
 800be3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be42:	bd70      	pop	{r4, r5, r6, pc}
 800be44:	0800d001 	.word	0x0800d001
 800be48:	0800d081 	.word	0x0800d081

0800be4c <__multadd>:
 800be4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be50:	690d      	ldr	r5, [r1, #16]
 800be52:	4607      	mov	r7, r0
 800be54:	460c      	mov	r4, r1
 800be56:	461e      	mov	r6, r3
 800be58:	f101 0c14 	add.w	ip, r1, #20
 800be5c:	2000      	movs	r0, #0
 800be5e:	f8dc 3000 	ldr.w	r3, [ip]
 800be62:	b299      	uxth	r1, r3
 800be64:	fb02 6101 	mla	r1, r2, r1, r6
 800be68:	0c1e      	lsrs	r6, r3, #16
 800be6a:	0c0b      	lsrs	r3, r1, #16
 800be6c:	fb02 3306 	mla	r3, r2, r6, r3
 800be70:	b289      	uxth	r1, r1
 800be72:	3001      	adds	r0, #1
 800be74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be78:	4285      	cmp	r5, r0
 800be7a:	f84c 1b04 	str.w	r1, [ip], #4
 800be7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be82:	dcec      	bgt.n	800be5e <__multadd+0x12>
 800be84:	b30e      	cbz	r6, 800beca <__multadd+0x7e>
 800be86:	68a3      	ldr	r3, [r4, #8]
 800be88:	42ab      	cmp	r3, r5
 800be8a:	dc19      	bgt.n	800bec0 <__multadd+0x74>
 800be8c:	6861      	ldr	r1, [r4, #4]
 800be8e:	4638      	mov	r0, r7
 800be90:	3101      	adds	r1, #1
 800be92:	f7ff ff79 	bl	800bd88 <_Balloc>
 800be96:	4680      	mov	r8, r0
 800be98:	b928      	cbnz	r0, 800bea6 <__multadd+0x5a>
 800be9a:	4602      	mov	r2, r0
 800be9c:	4b0c      	ldr	r3, [pc, #48]	@ (800bed0 <__multadd+0x84>)
 800be9e:	480d      	ldr	r0, [pc, #52]	@ (800bed4 <__multadd+0x88>)
 800bea0:	21ba      	movs	r1, #186	@ 0xba
 800bea2:	f000 fd6d 	bl	800c980 <__assert_func>
 800bea6:	6922      	ldr	r2, [r4, #16]
 800bea8:	3202      	adds	r2, #2
 800beaa:	f104 010c 	add.w	r1, r4, #12
 800beae:	0092      	lsls	r2, r2, #2
 800beb0:	300c      	adds	r0, #12
 800beb2:	f7ff f800 	bl	800aeb6 <memcpy>
 800beb6:	4621      	mov	r1, r4
 800beb8:	4638      	mov	r0, r7
 800beba:	f7ff ffa5 	bl	800be08 <_Bfree>
 800bebe:	4644      	mov	r4, r8
 800bec0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bec4:	3501      	adds	r5, #1
 800bec6:	615e      	str	r6, [r3, #20]
 800bec8:	6125      	str	r5, [r4, #16]
 800beca:	4620      	mov	r0, r4
 800becc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bed0:	0800d070 	.word	0x0800d070
 800bed4:	0800d081 	.word	0x0800d081

0800bed8 <__hi0bits>:
 800bed8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bedc:	4603      	mov	r3, r0
 800bede:	bf36      	itet	cc
 800bee0:	0403      	lslcc	r3, r0, #16
 800bee2:	2000      	movcs	r0, #0
 800bee4:	2010      	movcc	r0, #16
 800bee6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800beea:	bf3c      	itt	cc
 800beec:	021b      	lslcc	r3, r3, #8
 800beee:	3008      	addcc	r0, #8
 800bef0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bef4:	bf3c      	itt	cc
 800bef6:	011b      	lslcc	r3, r3, #4
 800bef8:	3004      	addcc	r0, #4
 800befa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800befe:	bf3c      	itt	cc
 800bf00:	009b      	lslcc	r3, r3, #2
 800bf02:	3002      	addcc	r0, #2
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	db05      	blt.n	800bf14 <__hi0bits+0x3c>
 800bf08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bf0c:	f100 0001 	add.w	r0, r0, #1
 800bf10:	bf08      	it	eq
 800bf12:	2020      	moveq	r0, #32
 800bf14:	4770      	bx	lr

0800bf16 <__lo0bits>:
 800bf16:	6803      	ldr	r3, [r0, #0]
 800bf18:	4602      	mov	r2, r0
 800bf1a:	f013 0007 	ands.w	r0, r3, #7
 800bf1e:	d00b      	beq.n	800bf38 <__lo0bits+0x22>
 800bf20:	07d9      	lsls	r1, r3, #31
 800bf22:	d421      	bmi.n	800bf68 <__lo0bits+0x52>
 800bf24:	0798      	lsls	r0, r3, #30
 800bf26:	bf49      	itett	mi
 800bf28:	085b      	lsrmi	r3, r3, #1
 800bf2a:	089b      	lsrpl	r3, r3, #2
 800bf2c:	2001      	movmi	r0, #1
 800bf2e:	6013      	strmi	r3, [r2, #0]
 800bf30:	bf5c      	itt	pl
 800bf32:	6013      	strpl	r3, [r2, #0]
 800bf34:	2002      	movpl	r0, #2
 800bf36:	4770      	bx	lr
 800bf38:	b299      	uxth	r1, r3
 800bf3a:	b909      	cbnz	r1, 800bf40 <__lo0bits+0x2a>
 800bf3c:	0c1b      	lsrs	r3, r3, #16
 800bf3e:	2010      	movs	r0, #16
 800bf40:	b2d9      	uxtb	r1, r3
 800bf42:	b909      	cbnz	r1, 800bf48 <__lo0bits+0x32>
 800bf44:	3008      	adds	r0, #8
 800bf46:	0a1b      	lsrs	r3, r3, #8
 800bf48:	0719      	lsls	r1, r3, #28
 800bf4a:	bf04      	itt	eq
 800bf4c:	091b      	lsreq	r3, r3, #4
 800bf4e:	3004      	addeq	r0, #4
 800bf50:	0799      	lsls	r1, r3, #30
 800bf52:	bf04      	itt	eq
 800bf54:	089b      	lsreq	r3, r3, #2
 800bf56:	3002      	addeq	r0, #2
 800bf58:	07d9      	lsls	r1, r3, #31
 800bf5a:	d403      	bmi.n	800bf64 <__lo0bits+0x4e>
 800bf5c:	085b      	lsrs	r3, r3, #1
 800bf5e:	f100 0001 	add.w	r0, r0, #1
 800bf62:	d003      	beq.n	800bf6c <__lo0bits+0x56>
 800bf64:	6013      	str	r3, [r2, #0]
 800bf66:	4770      	bx	lr
 800bf68:	2000      	movs	r0, #0
 800bf6a:	4770      	bx	lr
 800bf6c:	2020      	movs	r0, #32
 800bf6e:	4770      	bx	lr

0800bf70 <__i2b>:
 800bf70:	b510      	push	{r4, lr}
 800bf72:	460c      	mov	r4, r1
 800bf74:	2101      	movs	r1, #1
 800bf76:	f7ff ff07 	bl	800bd88 <_Balloc>
 800bf7a:	4602      	mov	r2, r0
 800bf7c:	b928      	cbnz	r0, 800bf8a <__i2b+0x1a>
 800bf7e:	4b05      	ldr	r3, [pc, #20]	@ (800bf94 <__i2b+0x24>)
 800bf80:	4805      	ldr	r0, [pc, #20]	@ (800bf98 <__i2b+0x28>)
 800bf82:	f240 1145 	movw	r1, #325	@ 0x145
 800bf86:	f000 fcfb 	bl	800c980 <__assert_func>
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	6144      	str	r4, [r0, #20]
 800bf8e:	6103      	str	r3, [r0, #16]
 800bf90:	bd10      	pop	{r4, pc}
 800bf92:	bf00      	nop
 800bf94:	0800d070 	.word	0x0800d070
 800bf98:	0800d081 	.word	0x0800d081

0800bf9c <__multiply>:
 800bf9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa0:	4617      	mov	r7, r2
 800bfa2:	690a      	ldr	r2, [r1, #16]
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	429a      	cmp	r2, r3
 800bfa8:	bfa8      	it	ge
 800bfaa:	463b      	movge	r3, r7
 800bfac:	4689      	mov	r9, r1
 800bfae:	bfa4      	itt	ge
 800bfb0:	460f      	movge	r7, r1
 800bfb2:	4699      	movge	r9, r3
 800bfb4:	693d      	ldr	r5, [r7, #16]
 800bfb6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	6879      	ldr	r1, [r7, #4]
 800bfbe:	eb05 060a 	add.w	r6, r5, sl
 800bfc2:	42b3      	cmp	r3, r6
 800bfc4:	b085      	sub	sp, #20
 800bfc6:	bfb8      	it	lt
 800bfc8:	3101      	addlt	r1, #1
 800bfca:	f7ff fedd 	bl	800bd88 <_Balloc>
 800bfce:	b930      	cbnz	r0, 800bfde <__multiply+0x42>
 800bfd0:	4602      	mov	r2, r0
 800bfd2:	4b41      	ldr	r3, [pc, #260]	@ (800c0d8 <__multiply+0x13c>)
 800bfd4:	4841      	ldr	r0, [pc, #260]	@ (800c0dc <__multiply+0x140>)
 800bfd6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bfda:	f000 fcd1 	bl	800c980 <__assert_func>
 800bfde:	f100 0414 	add.w	r4, r0, #20
 800bfe2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bfe6:	4623      	mov	r3, r4
 800bfe8:	2200      	movs	r2, #0
 800bfea:	4573      	cmp	r3, lr
 800bfec:	d320      	bcc.n	800c030 <__multiply+0x94>
 800bfee:	f107 0814 	add.w	r8, r7, #20
 800bff2:	f109 0114 	add.w	r1, r9, #20
 800bff6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bffa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bffe:	9302      	str	r3, [sp, #8]
 800c000:	1beb      	subs	r3, r5, r7
 800c002:	3b15      	subs	r3, #21
 800c004:	f023 0303 	bic.w	r3, r3, #3
 800c008:	3304      	adds	r3, #4
 800c00a:	3715      	adds	r7, #21
 800c00c:	42bd      	cmp	r5, r7
 800c00e:	bf38      	it	cc
 800c010:	2304      	movcc	r3, #4
 800c012:	9301      	str	r3, [sp, #4]
 800c014:	9b02      	ldr	r3, [sp, #8]
 800c016:	9103      	str	r1, [sp, #12]
 800c018:	428b      	cmp	r3, r1
 800c01a:	d80c      	bhi.n	800c036 <__multiply+0x9a>
 800c01c:	2e00      	cmp	r6, #0
 800c01e:	dd03      	ble.n	800c028 <__multiply+0x8c>
 800c020:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c024:	2b00      	cmp	r3, #0
 800c026:	d055      	beq.n	800c0d4 <__multiply+0x138>
 800c028:	6106      	str	r6, [r0, #16]
 800c02a:	b005      	add	sp, #20
 800c02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c030:	f843 2b04 	str.w	r2, [r3], #4
 800c034:	e7d9      	b.n	800bfea <__multiply+0x4e>
 800c036:	f8b1 a000 	ldrh.w	sl, [r1]
 800c03a:	f1ba 0f00 	cmp.w	sl, #0
 800c03e:	d01f      	beq.n	800c080 <__multiply+0xe4>
 800c040:	46c4      	mov	ip, r8
 800c042:	46a1      	mov	r9, r4
 800c044:	2700      	movs	r7, #0
 800c046:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c04a:	f8d9 3000 	ldr.w	r3, [r9]
 800c04e:	fa1f fb82 	uxth.w	fp, r2
 800c052:	b29b      	uxth	r3, r3
 800c054:	fb0a 330b 	mla	r3, sl, fp, r3
 800c058:	443b      	add	r3, r7
 800c05a:	f8d9 7000 	ldr.w	r7, [r9]
 800c05e:	0c12      	lsrs	r2, r2, #16
 800c060:	0c3f      	lsrs	r7, r7, #16
 800c062:	fb0a 7202 	mla	r2, sl, r2, r7
 800c066:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c06a:	b29b      	uxth	r3, r3
 800c06c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c070:	4565      	cmp	r5, ip
 800c072:	f849 3b04 	str.w	r3, [r9], #4
 800c076:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c07a:	d8e4      	bhi.n	800c046 <__multiply+0xaa>
 800c07c:	9b01      	ldr	r3, [sp, #4]
 800c07e:	50e7      	str	r7, [r4, r3]
 800c080:	9b03      	ldr	r3, [sp, #12]
 800c082:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c086:	3104      	adds	r1, #4
 800c088:	f1b9 0f00 	cmp.w	r9, #0
 800c08c:	d020      	beq.n	800c0d0 <__multiply+0x134>
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	4647      	mov	r7, r8
 800c092:	46a4      	mov	ip, r4
 800c094:	f04f 0a00 	mov.w	sl, #0
 800c098:	f8b7 b000 	ldrh.w	fp, [r7]
 800c09c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c0a0:	fb09 220b 	mla	r2, r9, fp, r2
 800c0a4:	4452      	add	r2, sl
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0ac:	f84c 3b04 	str.w	r3, [ip], #4
 800c0b0:	f857 3b04 	ldr.w	r3, [r7], #4
 800c0b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0b8:	f8bc 3000 	ldrh.w	r3, [ip]
 800c0bc:	fb09 330a 	mla	r3, r9, sl, r3
 800c0c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c0c4:	42bd      	cmp	r5, r7
 800c0c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0ca:	d8e5      	bhi.n	800c098 <__multiply+0xfc>
 800c0cc:	9a01      	ldr	r2, [sp, #4]
 800c0ce:	50a3      	str	r3, [r4, r2]
 800c0d0:	3404      	adds	r4, #4
 800c0d2:	e79f      	b.n	800c014 <__multiply+0x78>
 800c0d4:	3e01      	subs	r6, #1
 800c0d6:	e7a1      	b.n	800c01c <__multiply+0x80>
 800c0d8:	0800d070 	.word	0x0800d070
 800c0dc:	0800d081 	.word	0x0800d081

0800c0e0 <__pow5mult>:
 800c0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0e4:	4615      	mov	r5, r2
 800c0e6:	f012 0203 	ands.w	r2, r2, #3
 800c0ea:	4607      	mov	r7, r0
 800c0ec:	460e      	mov	r6, r1
 800c0ee:	d007      	beq.n	800c100 <__pow5mult+0x20>
 800c0f0:	4c25      	ldr	r4, [pc, #148]	@ (800c188 <__pow5mult+0xa8>)
 800c0f2:	3a01      	subs	r2, #1
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c0fa:	f7ff fea7 	bl	800be4c <__multadd>
 800c0fe:	4606      	mov	r6, r0
 800c100:	10ad      	asrs	r5, r5, #2
 800c102:	d03d      	beq.n	800c180 <__pow5mult+0xa0>
 800c104:	69fc      	ldr	r4, [r7, #28]
 800c106:	b97c      	cbnz	r4, 800c128 <__pow5mult+0x48>
 800c108:	2010      	movs	r0, #16
 800c10a:	f7ff fd87 	bl	800bc1c <malloc>
 800c10e:	4602      	mov	r2, r0
 800c110:	61f8      	str	r0, [r7, #28]
 800c112:	b928      	cbnz	r0, 800c120 <__pow5mult+0x40>
 800c114:	4b1d      	ldr	r3, [pc, #116]	@ (800c18c <__pow5mult+0xac>)
 800c116:	481e      	ldr	r0, [pc, #120]	@ (800c190 <__pow5mult+0xb0>)
 800c118:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c11c:	f000 fc30 	bl	800c980 <__assert_func>
 800c120:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c124:	6004      	str	r4, [r0, #0]
 800c126:	60c4      	str	r4, [r0, #12]
 800c128:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c12c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c130:	b94c      	cbnz	r4, 800c146 <__pow5mult+0x66>
 800c132:	f240 2171 	movw	r1, #625	@ 0x271
 800c136:	4638      	mov	r0, r7
 800c138:	f7ff ff1a 	bl	800bf70 <__i2b>
 800c13c:	2300      	movs	r3, #0
 800c13e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c142:	4604      	mov	r4, r0
 800c144:	6003      	str	r3, [r0, #0]
 800c146:	f04f 0900 	mov.w	r9, #0
 800c14a:	07eb      	lsls	r3, r5, #31
 800c14c:	d50a      	bpl.n	800c164 <__pow5mult+0x84>
 800c14e:	4631      	mov	r1, r6
 800c150:	4622      	mov	r2, r4
 800c152:	4638      	mov	r0, r7
 800c154:	f7ff ff22 	bl	800bf9c <__multiply>
 800c158:	4631      	mov	r1, r6
 800c15a:	4680      	mov	r8, r0
 800c15c:	4638      	mov	r0, r7
 800c15e:	f7ff fe53 	bl	800be08 <_Bfree>
 800c162:	4646      	mov	r6, r8
 800c164:	106d      	asrs	r5, r5, #1
 800c166:	d00b      	beq.n	800c180 <__pow5mult+0xa0>
 800c168:	6820      	ldr	r0, [r4, #0]
 800c16a:	b938      	cbnz	r0, 800c17c <__pow5mult+0x9c>
 800c16c:	4622      	mov	r2, r4
 800c16e:	4621      	mov	r1, r4
 800c170:	4638      	mov	r0, r7
 800c172:	f7ff ff13 	bl	800bf9c <__multiply>
 800c176:	6020      	str	r0, [r4, #0]
 800c178:	f8c0 9000 	str.w	r9, [r0]
 800c17c:	4604      	mov	r4, r0
 800c17e:	e7e4      	b.n	800c14a <__pow5mult+0x6a>
 800c180:	4630      	mov	r0, r6
 800c182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c186:	bf00      	nop
 800c188:	0800d134 	.word	0x0800d134
 800c18c:	0800d001 	.word	0x0800d001
 800c190:	0800d081 	.word	0x0800d081

0800c194 <__lshift>:
 800c194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c198:	460c      	mov	r4, r1
 800c19a:	6849      	ldr	r1, [r1, #4]
 800c19c:	6923      	ldr	r3, [r4, #16]
 800c19e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c1a2:	68a3      	ldr	r3, [r4, #8]
 800c1a4:	4607      	mov	r7, r0
 800c1a6:	4691      	mov	r9, r2
 800c1a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c1ac:	f108 0601 	add.w	r6, r8, #1
 800c1b0:	42b3      	cmp	r3, r6
 800c1b2:	db0b      	blt.n	800c1cc <__lshift+0x38>
 800c1b4:	4638      	mov	r0, r7
 800c1b6:	f7ff fde7 	bl	800bd88 <_Balloc>
 800c1ba:	4605      	mov	r5, r0
 800c1bc:	b948      	cbnz	r0, 800c1d2 <__lshift+0x3e>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	4b28      	ldr	r3, [pc, #160]	@ (800c264 <__lshift+0xd0>)
 800c1c2:	4829      	ldr	r0, [pc, #164]	@ (800c268 <__lshift+0xd4>)
 800c1c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c1c8:	f000 fbda 	bl	800c980 <__assert_func>
 800c1cc:	3101      	adds	r1, #1
 800c1ce:	005b      	lsls	r3, r3, #1
 800c1d0:	e7ee      	b.n	800c1b0 <__lshift+0x1c>
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	f100 0114 	add.w	r1, r0, #20
 800c1d8:	f100 0210 	add.w	r2, r0, #16
 800c1dc:	4618      	mov	r0, r3
 800c1de:	4553      	cmp	r3, sl
 800c1e0:	db33      	blt.n	800c24a <__lshift+0xb6>
 800c1e2:	6920      	ldr	r0, [r4, #16]
 800c1e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c1e8:	f104 0314 	add.w	r3, r4, #20
 800c1ec:	f019 091f 	ands.w	r9, r9, #31
 800c1f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c1f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c1f8:	d02b      	beq.n	800c252 <__lshift+0xbe>
 800c1fa:	f1c9 0e20 	rsb	lr, r9, #32
 800c1fe:	468a      	mov	sl, r1
 800c200:	2200      	movs	r2, #0
 800c202:	6818      	ldr	r0, [r3, #0]
 800c204:	fa00 f009 	lsl.w	r0, r0, r9
 800c208:	4310      	orrs	r0, r2
 800c20a:	f84a 0b04 	str.w	r0, [sl], #4
 800c20e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c212:	459c      	cmp	ip, r3
 800c214:	fa22 f20e 	lsr.w	r2, r2, lr
 800c218:	d8f3      	bhi.n	800c202 <__lshift+0x6e>
 800c21a:	ebac 0304 	sub.w	r3, ip, r4
 800c21e:	3b15      	subs	r3, #21
 800c220:	f023 0303 	bic.w	r3, r3, #3
 800c224:	3304      	adds	r3, #4
 800c226:	f104 0015 	add.w	r0, r4, #21
 800c22a:	4560      	cmp	r0, ip
 800c22c:	bf88      	it	hi
 800c22e:	2304      	movhi	r3, #4
 800c230:	50ca      	str	r2, [r1, r3]
 800c232:	b10a      	cbz	r2, 800c238 <__lshift+0xa4>
 800c234:	f108 0602 	add.w	r6, r8, #2
 800c238:	3e01      	subs	r6, #1
 800c23a:	4638      	mov	r0, r7
 800c23c:	612e      	str	r6, [r5, #16]
 800c23e:	4621      	mov	r1, r4
 800c240:	f7ff fde2 	bl	800be08 <_Bfree>
 800c244:	4628      	mov	r0, r5
 800c246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c24a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c24e:	3301      	adds	r3, #1
 800c250:	e7c5      	b.n	800c1de <__lshift+0x4a>
 800c252:	3904      	subs	r1, #4
 800c254:	f853 2b04 	ldr.w	r2, [r3], #4
 800c258:	f841 2f04 	str.w	r2, [r1, #4]!
 800c25c:	459c      	cmp	ip, r3
 800c25e:	d8f9      	bhi.n	800c254 <__lshift+0xc0>
 800c260:	e7ea      	b.n	800c238 <__lshift+0xa4>
 800c262:	bf00      	nop
 800c264:	0800d070 	.word	0x0800d070
 800c268:	0800d081 	.word	0x0800d081

0800c26c <__mcmp>:
 800c26c:	690a      	ldr	r2, [r1, #16]
 800c26e:	4603      	mov	r3, r0
 800c270:	6900      	ldr	r0, [r0, #16]
 800c272:	1a80      	subs	r0, r0, r2
 800c274:	b530      	push	{r4, r5, lr}
 800c276:	d10e      	bne.n	800c296 <__mcmp+0x2a>
 800c278:	3314      	adds	r3, #20
 800c27a:	3114      	adds	r1, #20
 800c27c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c280:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c284:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c288:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c28c:	4295      	cmp	r5, r2
 800c28e:	d003      	beq.n	800c298 <__mcmp+0x2c>
 800c290:	d205      	bcs.n	800c29e <__mcmp+0x32>
 800c292:	f04f 30ff 	mov.w	r0, #4294967295
 800c296:	bd30      	pop	{r4, r5, pc}
 800c298:	42a3      	cmp	r3, r4
 800c29a:	d3f3      	bcc.n	800c284 <__mcmp+0x18>
 800c29c:	e7fb      	b.n	800c296 <__mcmp+0x2a>
 800c29e:	2001      	movs	r0, #1
 800c2a0:	e7f9      	b.n	800c296 <__mcmp+0x2a>
	...

0800c2a4 <__mdiff>:
 800c2a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2a8:	4689      	mov	r9, r1
 800c2aa:	4606      	mov	r6, r0
 800c2ac:	4611      	mov	r1, r2
 800c2ae:	4648      	mov	r0, r9
 800c2b0:	4614      	mov	r4, r2
 800c2b2:	f7ff ffdb 	bl	800c26c <__mcmp>
 800c2b6:	1e05      	subs	r5, r0, #0
 800c2b8:	d112      	bne.n	800c2e0 <__mdiff+0x3c>
 800c2ba:	4629      	mov	r1, r5
 800c2bc:	4630      	mov	r0, r6
 800c2be:	f7ff fd63 	bl	800bd88 <_Balloc>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	b928      	cbnz	r0, 800c2d2 <__mdiff+0x2e>
 800c2c6:	4b3f      	ldr	r3, [pc, #252]	@ (800c3c4 <__mdiff+0x120>)
 800c2c8:	f240 2137 	movw	r1, #567	@ 0x237
 800c2cc:	483e      	ldr	r0, [pc, #248]	@ (800c3c8 <__mdiff+0x124>)
 800c2ce:	f000 fb57 	bl	800c980 <__assert_func>
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c2d8:	4610      	mov	r0, r2
 800c2da:	b003      	add	sp, #12
 800c2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e0:	bfbc      	itt	lt
 800c2e2:	464b      	movlt	r3, r9
 800c2e4:	46a1      	movlt	r9, r4
 800c2e6:	4630      	mov	r0, r6
 800c2e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c2ec:	bfba      	itte	lt
 800c2ee:	461c      	movlt	r4, r3
 800c2f0:	2501      	movlt	r5, #1
 800c2f2:	2500      	movge	r5, #0
 800c2f4:	f7ff fd48 	bl	800bd88 <_Balloc>
 800c2f8:	4602      	mov	r2, r0
 800c2fa:	b918      	cbnz	r0, 800c304 <__mdiff+0x60>
 800c2fc:	4b31      	ldr	r3, [pc, #196]	@ (800c3c4 <__mdiff+0x120>)
 800c2fe:	f240 2145 	movw	r1, #581	@ 0x245
 800c302:	e7e3      	b.n	800c2cc <__mdiff+0x28>
 800c304:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c308:	6926      	ldr	r6, [r4, #16]
 800c30a:	60c5      	str	r5, [r0, #12]
 800c30c:	f109 0310 	add.w	r3, r9, #16
 800c310:	f109 0514 	add.w	r5, r9, #20
 800c314:	f104 0e14 	add.w	lr, r4, #20
 800c318:	f100 0b14 	add.w	fp, r0, #20
 800c31c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c320:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c324:	9301      	str	r3, [sp, #4]
 800c326:	46d9      	mov	r9, fp
 800c328:	f04f 0c00 	mov.w	ip, #0
 800c32c:	9b01      	ldr	r3, [sp, #4]
 800c32e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c332:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c336:	9301      	str	r3, [sp, #4]
 800c338:	fa1f f38a 	uxth.w	r3, sl
 800c33c:	4619      	mov	r1, r3
 800c33e:	b283      	uxth	r3, r0
 800c340:	1acb      	subs	r3, r1, r3
 800c342:	0c00      	lsrs	r0, r0, #16
 800c344:	4463      	add	r3, ip
 800c346:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c34a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c34e:	b29b      	uxth	r3, r3
 800c350:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c354:	4576      	cmp	r6, lr
 800c356:	f849 3b04 	str.w	r3, [r9], #4
 800c35a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c35e:	d8e5      	bhi.n	800c32c <__mdiff+0x88>
 800c360:	1b33      	subs	r3, r6, r4
 800c362:	3b15      	subs	r3, #21
 800c364:	f023 0303 	bic.w	r3, r3, #3
 800c368:	3415      	adds	r4, #21
 800c36a:	3304      	adds	r3, #4
 800c36c:	42a6      	cmp	r6, r4
 800c36e:	bf38      	it	cc
 800c370:	2304      	movcc	r3, #4
 800c372:	441d      	add	r5, r3
 800c374:	445b      	add	r3, fp
 800c376:	461e      	mov	r6, r3
 800c378:	462c      	mov	r4, r5
 800c37a:	4544      	cmp	r4, r8
 800c37c:	d30e      	bcc.n	800c39c <__mdiff+0xf8>
 800c37e:	f108 0103 	add.w	r1, r8, #3
 800c382:	1b49      	subs	r1, r1, r5
 800c384:	f021 0103 	bic.w	r1, r1, #3
 800c388:	3d03      	subs	r5, #3
 800c38a:	45a8      	cmp	r8, r5
 800c38c:	bf38      	it	cc
 800c38e:	2100      	movcc	r1, #0
 800c390:	440b      	add	r3, r1
 800c392:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c396:	b191      	cbz	r1, 800c3be <__mdiff+0x11a>
 800c398:	6117      	str	r7, [r2, #16]
 800c39a:	e79d      	b.n	800c2d8 <__mdiff+0x34>
 800c39c:	f854 1b04 	ldr.w	r1, [r4], #4
 800c3a0:	46e6      	mov	lr, ip
 800c3a2:	0c08      	lsrs	r0, r1, #16
 800c3a4:	fa1c fc81 	uxtah	ip, ip, r1
 800c3a8:	4471      	add	r1, lr
 800c3aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c3ae:	b289      	uxth	r1, r1
 800c3b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c3b4:	f846 1b04 	str.w	r1, [r6], #4
 800c3b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c3bc:	e7dd      	b.n	800c37a <__mdiff+0xd6>
 800c3be:	3f01      	subs	r7, #1
 800c3c0:	e7e7      	b.n	800c392 <__mdiff+0xee>
 800c3c2:	bf00      	nop
 800c3c4:	0800d070 	.word	0x0800d070
 800c3c8:	0800d081 	.word	0x0800d081

0800c3cc <__d2b>:
 800c3cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c3d0:	460f      	mov	r7, r1
 800c3d2:	2101      	movs	r1, #1
 800c3d4:	ec59 8b10 	vmov	r8, r9, d0
 800c3d8:	4616      	mov	r6, r2
 800c3da:	f7ff fcd5 	bl	800bd88 <_Balloc>
 800c3de:	4604      	mov	r4, r0
 800c3e0:	b930      	cbnz	r0, 800c3f0 <__d2b+0x24>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	4b23      	ldr	r3, [pc, #140]	@ (800c474 <__d2b+0xa8>)
 800c3e6:	4824      	ldr	r0, [pc, #144]	@ (800c478 <__d2b+0xac>)
 800c3e8:	f240 310f 	movw	r1, #783	@ 0x30f
 800c3ec:	f000 fac8 	bl	800c980 <__assert_func>
 800c3f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c3f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c3f8:	b10d      	cbz	r5, 800c3fe <__d2b+0x32>
 800c3fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3fe:	9301      	str	r3, [sp, #4]
 800c400:	f1b8 0300 	subs.w	r3, r8, #0
 800c404:	d023      	beq.n	800c44e <__d2b+0x82>
 800c406:	4668      	mov	r0, sp
 800c408:	9300      	str	r3, [sp, #0]
 800c40a:	f7ff fd84 	bl	800bf16 <__lo0bits>
 800c40e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c412:	b1d0      	cbz	r0, 800c44a <__d2b+0x7e>
 800c414:	f1c0 0320 	rsb	r3, r0, #32
 800c418:	fa02 f303 	lsl.w	r3, r2, r3
 800c41c:	430b      	orrs	r3, r1
 800c41e:	40c2      	lsrs	r2, r0
 800c420:	6163      	str	r3, [r4, #20]
 800c422:	9201      	str	r2, [sp, #4]
 800c424:	9b01      	ldr	r3, [sp, #4]
 800c426:	61a3      	str	r3, [r4, #24]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	bf0c      	ite	eq
 800c42c:	2201      	moveq	r2, #1
 800c42e:	2202      	movne	r2, #2
 800c430:	6122      	str	r2, [r4, #16]
 800c432:	b1a5      	cbz	r5, 800c45e <__d2b+0x92>
 800c434:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c438:	4405      	add	r5, r0
 800c43a:	603d      	str	r5, [r7, #0]
 800c43c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c440:	6030      	str	r0, [r6, #0]
 800c442:	4620      	mov	r0, r4
 800c444:	b003      	add	sp, #12
 800c446:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c44a:	6161      	str	r1, [r4, #20]
 800c44c:	e7ea      	b.n	800c424 <__d2b+0x58>
 800c44e:	a801      	add	r0, sp, #4
 800c450:	f7ff fd61 	bl	800bf16 <__lo0bits>
 800c454:	9b01      	ldr	r3, [sp, #4]
 800c456:	6163      	str	r3, [r4, #20]
 800c458:	3020      	adds	r0, #32
 800c45a:	2201      	movs	r2, #1
 800c45c:	e7e8      	b.n	800c430 <__d2b+0x64>
 800c45e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c462:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c466:	6038      	str	r0, [r7, #0]
 800c468:	6918      	ldr	r0, [r3, #16]
 800c46a:	f7ff fd35 	bl	800bed8 <__hi0bits>
 800c46e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c472:	e7e5      	b.n	800c440 <__d2b+0x74>
 800c474:	0800d070 	.word	0x0800d070
 800c478:	0800d081 	.word	0x0800d081

0800c47c <__sfputc_r>:
 800c47c:	6893      	ldr	r3, [r2, #8]
 800c47e:	3b01      	subs	r3, #1
 800c480:	2b00      	cmp	r3, #0
 800c482:	b410      	push	{r4}
 800c484:	6093      	str	r3, [r2, #8]
 800c486:	da08      	bge.n	800c49a <__sfputc_r+0x1e>
 800c488:	6994      	ldr	r4, [r2, #24]
 800c48a:	42a3      	cmp	r3, r4
 800c48c:	db01      	blt.n	800c492 <__sfputc_r+0x16>
 800c48e:	290a      	cmp	r1, #10
 800c490:	d103      	bne.n	800c49a <__sfputc_r+0x1e>
 800c492:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c496:	f7fe bbfa 	b.w	800ac8e <__swbuf_r>
 800c49a:	6813      	ldr	r3, [r2, #0]
 800c49c:	1c58      	adds	r0, r3, #1
 800c49e:	6010      	str	r0, [r2, #0]
 800c4a0:	7019      	strb	r1, [r3, #0]
 800c4a2:	4608      	mov	r0, r1
 800c4a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4a8:	4770      	bx	lr

0800c4aa <__sfputs_r>:
 800c4aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ac:	4606      	mov	r6, r0
 800c4ae:	460f      	mov	r7, r1
 800c4b0:	4614      	mov	r4, r2
 800c4b2:	18d5      	adds	r5, r2, r3
 800c4b4:	42ac      	cmp	r4, r5
 800c4b6:	d101      	bne.n	800c4bc <__sfputs_r+0x12>
 800c4b8:	2000      	movs	r0, #0
 800c4ba:	e007      	b.n	800c4cc <__sfputs_r+0x22>
 800c4bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4c0:	463a      	mov	r2, r7
 800c4c2:	4630      	mov	r0, r6
 800c4c4:	f7ff ffda 	bl	800c47c <__sfputc_r>
 800c4c8:	1c43      	adds	r3, r0, #1
 800c4ca:	d1f3      	bne.n	800c4b4 <__sfputs_r+0xa>
 800c4cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c4d0 <_vfiprintf_r>:
 800c4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d4:	460d      	mov	r5, r1
 800c4d6:	b09d      	sub	sp, #116	@ 0x74
 800c4d8:	4614      	mov	r4, r2
 800c4da:	4698      	mov	r8, r3
 800c4dc:	4606      	mov	r6, r0
 800c4de:	b118      	cbz	r0, 800c4e8 <_vfiprintf_r+0x18>
 800c4e0:	6a03      	ldr	r3, [r0, #32]
 800c4e2:	b90b      	cbnz	r3, 800c4e8 <_vfiprintf_r+0x18>
 800c4e4:	f7fe faea 	bl	800aabc <__sinit>
 800c4e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c4ea:	07d9      	lsls	r1, r3, #31
 800c4ec:	d405      	bmi.n	800c4fa <_vfiprintf_r+0x2a>
 800c4ee:	89ab      	ldrh	r3, [r5, #12]
 800c4f0:	059a      	lsls	r2, r3, #22
 800c4f2:	d402      	bmi.n	800c4fa <_vfiprintf_r+0x2a>
 800c4f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c4f6:	f7fe fcdc 	bl	800aeb2 <__retarget_lock_acquire_recursive>
 800c4fa:	89ab      	ldrh	r3, [r5, #12]
 800c4fc:	071b      	lsls	r3, r3, #28
 800c4fe:	d501      	bpl.n	800c504 <_vfiprintf_r+0x34>
 800c500:	692b      	ldr	r3, [r5, #16]
 800c502:	b99b      	cbnz	r3, 800c52c <_vfiprintf_r+0x5c>
 800c504:	4629      	mov	r1, r5
 800c506:	4630      	mov	r0, r6
 800c508:	f7fe fc00 	bl	800ad0c <__swsetup_r>
 800c50c:	b170      	cbz	r0, 800c52c <_vfiprintf_r+0x5c>
 800c50e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c510:	07dc      	lsls	r4, r3, #31
 800c512:	d504      	bpl.n	800c51e <_vfiprintf_r+0x4e>
 800c514:	f04f 30ff 	mov.w	r0, #4294967295
 800c518:	b01d      	add	sp, #116	@ 0x74
 800c51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c51e:	89ab      	ldrh	r3, [r5, #12]
 800c520:	0598      	lsls	r0, r3, #22
 800c522:	d4f7      	bmi.n	800c514 <_vfiprintf_r+0x44>
 800c524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c526:	f7fe fcc5 	bl	800aeb4 <__retarget_lock_release_recursive>
 800c52a:	e7f3      	b.n	800c514 <_vfiprintf_r+0x44>
 800c52c:	2300      	movs	r3, #0
 800c52e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c530:	2320      	movs	r3, #32
 800c532:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c536:	f8cd 800c 	str.w	r8, [sp, #12]
 800c53a:	2330      	movs	r3, #48	@ 0x30
 800c53c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c6ec <_vfiprintf_r+0x21c>
 800c540:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c544:	f04f 0901 	mov.w	r9, #1
 800c548:	4623      	mov	r3, r4
 800c54a:	469a      	mov	sl, r3
 800c54c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c550:	b10a      	cbz	r2, 800c556 <_vfiprintf_r+0x86>
 800c552:	2a25      	cmp	r2, #37	@ 0x25
 800c554:	d1f9      	bne.n	800c54a <_vfiprintf_r+0x7a>
 800c556:	ebba 0b04 	subs.w	fp, sl, r4
 800c55a:	d00b      	beq.n	800c574 <_vfiprintf_r+0xa4>
 800c55c:	465b      	mov	r3, fp
 800c55e:	4622      	mov	r2, r4
 800c560:	4629      	mov	r1, r5
 800c562:	4630      	mov	r0, r6
 800c564:	f7ff ffa1 	bl	800c4aa <__sfputs_r>
 800c568:	3001      	adds	r0, #1
 800c56a:	f000 80a7 	beq.w	800c6bc <_vfiprintf_r+0x1ec>
 800c56e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c570:	445a      	add	r2, fp
 800c572:	9209      	str	r2, [sp, #36]	@ 0x24
 800c574:	f89a 3000 	ldrb.w	r3, [sl]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	f000 809f 	beq.w	800c6bc <_vfiprintf_r+0x1ec>
 800c57e:	2300      	movs	r3, #0
 800c580:	f04f 32ff 	mov.w	r2, #4294967295
 800c584:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c588:	f10a 0a01 	add.w	sl, sl, #1
 800c58c:	9304      	str	r3, [sp, #16]
 800c58e:	9307      	str	r3, [sp, #28]
 800c590:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c594:	931a      	str	r3, [sp, #104]	@ 0x68
 800c596:	4654      	mov	r4, sl
 800c598:	2205      	movs	r2, #5
 800c59a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c59e:	4853      	ldr	r0, [pc, #332]	@ (800c6ec <_vfiprintf_r+0x21c>)
 800c5a0:	f7f3 fe36 	bl	8000210 <memchr>
 800c5a4:	9a04      	ldr	r2, [sp, #16]
 800c5a6:	b9d8      	cbnz	r0, 800c5e0 <_vfiprintf_r+0x110>
 800c5a8:	06d1      	lsls	r1, r2, #27
 800c5aa:	bf44      	itt	mi
 800c5ac:	2320      	movmi	r3, #32
 800c5ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5b2:	0713      	lsls	r3, r2, #28
 800c5b4:	bf44      	itt	mi
 800c5b6:	232b      	movmi	r3, #43	@ 0x2b
 800c5b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c5c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5c2:	d015      	beq.n	800c5f0 <_vfiprintf_r+0x120>
 800c5c4:	9a07      	ldr	r2, [sp, #28]
 800c5c6:	4654      	mov	r4, sl
 800c5c8:	2000      	movs	r0, #0
 800c5ca:	f04f 0c0a 	mov.w	ip, #10
 800c5ce:	4621      	mov	r1, r4
 800c5d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5d4:	3b30      	subs	r3, #48	@ 0x30
 800c5d6:	2b09      	cmp	r3, #9
 800c5d8:	d94b      	bls.n	800c672 <_vfiprintf_r+0x1a2>
 800c5da:	b1b0      	cbz	r0, 800c60a <_vfiprintf_r+0x13a>
 800c5dc:	9207      	str	r2, [sp, #28]
 800c5de:	e014      	b.n	800c60a <_vfiprintf_r+0x13a>
 800c5e0:	eba0 0308 	sub.w	r3, r0, r8
 800c5e4:	fa09 f303 	lsl.w	r3, r9, r3
 800c5e8:	4313      	orrs	r3, r2
 800c5ea:	9304      	str	r3, [sp, #16]
 800c5ec:	46a2      	mov	sl, r4
 800c5ee:	e7d2      	b.n	800c596 <_vfiprintf_r+0xc6>
 800c5f0:	9b03      	ldr	r3, [sp, #12]
 800c5f2:	1d19      	adds	r1, r3, #4
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	9103      	str	r1, [sp, #12]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	bfbb      	ittet	lt
 800c5fc:	425b      	neglt	r3, r3
 800c5fe:	f042 0202 	orrlt.w	r2, r2, #2
 800c602:	9307      	strge	r3, [sp, #28]
 800c604:	9307      	strlt	r3, [sp, #28]
 800c606:	bfb8      	it	lt
 800c608:	9204      	strlt	r2, [sp, #16]
 800c60a:	7823      	ldrb	r3, [r4, #0]
 800c60c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c60e:	d10a      	bne.n	800c626 <_vfiprintf_r+0x156>
 800c610:	7863      	ldrb	r3, [r4, #1]
 800c612:	2b2a      	cmp	r3, #42	@ 0x2a
 800c614:	d132      	bne.n	800c67c <_vfiprintf_r+0x1ac>
 800c616:	9b03      	ldr	r3, [sp, #12]
 800c618:	1d1a      	adds	r2, r3, #4
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	9203      	str	r2, [sp, #12]
 800c61e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c622:	3402      	adds	r4, #2
 800c624:	9305      	str	r3, [sp, #20]
 800c626:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c6fc <_vfiprintf_r+0x22c>
 800c62a:	7821      	ldrb	r1, [r4, #0]
 800c62c:	2203      	movs	r2, #3
 800c62e:	4650      	mov	r0, sl
 800c630:	f7f3 fdee 	bl	8000210 <memchr>
 800c634:	b138      	cbz	r0, 800c646 <_vfiprintf_r+0x176>
 800c636:	9b04      	ldr	r3, [sp, #16]
 800c638:	eba0 000a 	sub.w	r0, r0, sl
 800c63c:	2240      	movs	r2, #64	@ 0x40
 800c63e:	4082      	lsls	r2, r0
 800c640:	4313      	orrs	r3, r2
 800c642:	3401      	adds	r4, #1
 800c644:	9304      	str	r3, [sp, #16]
 800c646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c64a:	4829      	ldr	r0, [pc, #164]	@ (800c6f0 <_vfiprintf_r+0x220>)
 800c64c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c650:	2206      	movs	r2, #6
 800c652:	f7f3 fddd 	bl	8000210 <memchr>
 800c656:	2800      	cmp	r0, #0
 800c658:	d03f      	beq.n	800c6da <_vfiprintf_r+0x20a>
 800c65a:	4b26      	ldr	r3, [pc, #152]	@ (800c6f4 <_vfiprintf_r+0x224>)
 800c65c:	bb1b      	cbnz	r3, 800c6a6 <_vfiprintf_r+0x1d6>
 800c65e:	9b03      	ldr	r3, [sp, #12]
 800c660:	3307      	adds	r3, #7
 800c662:	f023 0307 	bic.w	r3, r3, #7
 800c666:	3308      	adds	r3, #8
 800c668:	9303      	str	r3, [sp, #12]
 800c66a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c66c:	443b      	add	r3, r7
 800c66e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c670:	e76a      	b.n	800c548 <_vfiprintf_r+0x78>
 800c672:	fb0c 3202 	mla	r2, ip, r2, r3
 800c676:	460c      	mov	r4, r1
 800c678:	2001      	movs	r0, #1
 800c67a:	e7a8      	b.n	800c5ce <_vfiprintf_r+0xfe>
 800c67c:	2300      	movs	r3, #0
 800c67e:	3401      	adds	r4, #1
 800c680:	9305      	str	r3, [sp, #20]
 800c682:	4619      	mov	r1, r3
 800c684:	f04f 0c0a 	mov.w	ip, #10
 800c688:	4620      	mov	r0, r4
 800c68a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c68e:	3a30      	subs	r2, #48	@ 0x30
 800c690:	2a09      	cmp	r2, #9
 800c692:	d903      	bls.n	800c69c <_vfiprintf_r+0x1cc>
 800c694:	2b00      	cmp	r3, #0
 800c696:	d0c6      	beq.n	800c626 <_vfiprintf_r+0x156>
 800c698:	9105      	str	r1, [sp, #20]
 800c69a:	e7c4      	b.n	800c626 <_vfiprintf_r+0x156>
 800c69c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6a0:	4604      	mov	r4, r0
 800c6a2:	2301      	movs	r3, #1
 800c6a4:	e7f0      	b.n	800c688 <_vfiprintf_r+0x1b8>
 800c6a6:	ab03      	add	r3, sp, #12
 800c6a8:	9300      	str	r3, [sp, #0]
 800c6aa:	462a      	mov	r2, r5
 800c6ac:	4b12      	ldr	r3, [pc, #72]	@ (800c6f8 <_vfiprintf_r+0x228>)
 800c6ae:	a904      	add	r1, sp, #16
 800c6b0:	4630      	mov	r0, r6
 800c6b2:	f7fd fdc1 	bl	800a238 <_printf_float>
 800c6b6:	4607      	mov	r7, r0
 800c6b8:	1c78      	adds	r0, r7, #1
 800c6ba:	d1d6      	bne.n	800c66a <_vfiprintf_r+0x19a>
 800c6bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6be:	07d9      	lsls	r1, r3, #31
 800c6c0:	d405      	bmi.n	800c6ce <_vfiprintf_r+0x1fe>
 800c6c2:	89ab      	ldrh	r3, [r5, #12]
 800c6c4:	059a      	lsls	r2, r3, #22
 800c6c6:	d402      	bmi.n	800c6ce <_vfiprintf_r+0x1fe>
 800c6c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6ca:	f7fe fbf3 	bl	800aeb4 <__retarget_lock_release_recursive>
 800c6ce:	89ab      	ldrh	r3, [r5, #12]
 800c6d0:	065b      	lsls	r3, r3, #25
 800c6d2:	f53f af1f 	bmi.w	800c514 <_vfiprintf_r+0x44>
 800c6d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c6d8:	e71e      	b.n	800c518 <_vfiprintf_r+0x48>
 800c6da:	ab03      	add	r3, sp, #12
 800c6dc:	9300      	str	r3, [sp, #0]
 800c6de:	462a      	mov	r2, r5
 800c6e0:	4b05      	ldr	r3, [pc, #20]	@ (800c6f8 <_vfiprintf_r+0x228>)
 800c6e2:	a904      	add	r1, sp, #16
 800c6e4:	4630      	mov	r0, r6
 800c6e6:	f7fe f83f 	bl	800a768 <_printf_i>
 800c6ea:	e7e4      	b.n	800c6b6 <_vfiprintf_r+0x1e6>
 800c6ec:	0800d0da 	.word	0x0800d0da
 800c6f0:	0800d0e4 	.word	0x0800d0e4
 800c6f4:	0800a239 	.word	0x0800a239
 800c6f8:	0800c4ab 	.word	0x0800c4ab
 800c6fc:	0800d0e0 	.word	0x0800d0e0

0800c700 <__sflush_r>:
 800c700:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c708:	0716      	lsls	r6, r2, #28
 800c70a:	4605      	mov	r5, r0
 800c70c:	460c      	mov	r4, r1
 800c70e:	d454      	bmi.n	800c7ba <__sflush_r+0xba>
 800c710:	684b      	ldr	r3, [r1, #4]
 800c712:	2b00      	cmp	r3, #0
 800c714:	dc02      	bgt.n	800c71c <__sflush_r+0x1c>
 800c716:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c718:	2b00      	cmp	r3, #0
 800c71a:	dd48      	ble.n	800c7ae <__sflush_r+0xae>
 800c71c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c71e:	2e00      	cmp	r6, #0
 800c720:	d045      	beq.n	800c7ae <__sflush_r+0xae>
 800c722:	2300      	movs	r3, #0
 800c724:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c728:	682f      	ldr	r7, [r5, #0]
 800c72a:	6a21      	ldr	r1, [r4, #32]
 800c72c:	602b      	str	r3, [r5, #0]
 800c72e:	d030      	beq.n	800c792 <__sflush_r+0x92>
 800c730:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c732:	89a3      	ldrh	r3, [r4, #12]
 800c734:	0759      	lsls	r1, r3, #29
 800c736:	d505      	bpl.n	800c744 <__sflush_r+0x44>
 800c738:	6863      	ldr	r3, [r4, #4]
 800c73a:	1ad2      	subs	r2, r2, r3
 800c73c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c73e:	b10b      	cbz	r3, 800c744 <__sflush_r+0x44>
 800c740:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c742:	1ad2      	subs	r2, r2, r3
 800c744:	2300      	movs	r3, #0
 800c746:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c748:	6a21      	ldr	r1, [r4, #32]
 800c74a:	4628      	mov	r0, r5
 800c74c:	47b0      	blx	r6
 800c74e:	1c43      	adds	r3, r0, #1
 800c750:	89a3      	ldrh	r3, [r4, #12]
 800c752:	d106      	bne.n	800c762 <__sflush_r+0x62>
 800c754:	6829      	ldr	r1, [r5, #0]
 800c756:	291d      	cmp	r1, #29
 800c758:	d82b      	bhi.n	800c7b2 <__sflush_r+0xb2>
 800c75a:	4a2a      	ldr	r2, [pc, #168]	@ (800c804 <__sflush_r+0x104>)
 800c75c:	40ca      	lsrs	r2, r1
 800c75e:	07d6      	lsls	r6, r2, #31
 800c760:	d527      	bpl.n	800c7b2 <__sflush_r+0xb2>
 800c762:	2200      	movs	r2, #0
 800c764:	6062      	str	r2, [r4, #4]
 800c766:	04d9      	lsls	r1, r3, #19
 800c768:	6922      	ldr	r2, [r4, #16]
 800c76a:	6022      	str	r2, [r4, #0]
 800c76c:	d504      	bpl.n	800c778 <__sflush_r+0x78>
 800c76e:	1c42      	adds	r2, r0, #1
 800c770:	d101      	bne.n	800c776 <__sflush_r+0x76>
 800c772:	682b      	ldr	r3, [r5, #0]
 800c774:	b903      	cbnz	r3, 800c778 <__sflush_r+0x78>
 800c776:	6560      	str	r0, [r4, #84]	@ 0x54
 800c778:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c77a:	602f      	str	r7, [r5, #0]
 800c77c:	b1b9      	cbz	r1, 800c7ae <__sflush_r+0xae>
 800c77e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c782:	4299      	cmp	r1, r3
 800c784:	d002      	beq.n	800c78c <__sflush_r+0x8c>
 800c786:	4628      	mov	r0, r5
 800c788:	f7ff f9fe 	bl	800bb88 <_free_r>
 800c78c:	2300      	movs	r3, #0
 800c78e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c790:	e00d      	b.n	800c7ae <__sflush_r+0xae>
 800c792:	2301      	movs	r3, #1
 800c794:	4628      	mov	r0, r5
 800c796:	47b0      	blx	r6
 800c798:	4602      	mov	r2, r0
 800c79a:	1c50      	adds	r0, r2, #1
 800c79c:	d1c9      	bne.n	800c732 <__sflush_r+0x32>
 800c79e:	682b      	ldr	r3, [r5, #0]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d0c6      	beq.n	800c732 <__sflush_r+0x32>
 800c7a4:	2b1d      	cmp	r3, #29
 800c7a6:	d001      	beq.n	800c7ac <__sflush_r+0xac>
 800c7a8:	2b16      	cmp	r3, #22
 800c7aa:	d11e      	bne.n	800c7ea <__sflush_r+0xea>
 800c7ac:	602f      	str	r7, [r5, #0]
 800c7ae:	2000      	movs	r0, #0
 800c7b0:	e022      	b.n	800c7f8 <__sflush_r+0xf8>
 800c7b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7b6:	b21b      	sxth	r3, r3
 800c7b8:	e01b      	b.n	800c7f2 <__sflush_r+0xf2>
 800c7ba:	690f      	ldr	r7, [r1, #16]
 800c7bc:	2f00      	cmp	r7, #0
 800c7be:	d0f6      	beq.n	800c7ae <__sflush_r+0xae>
 800c7c0:	0793      	lsls	r3, r2, #30
 800c7c2:	680e      	ldr	r6, [r1, #0]
 800c7c4:	bf08      	it	eq
 800c7c6:	694b      	ldreq	r3, [r1, #20]
 800c7c8:	600f      	str	r7, [r1, #0]
 800c7ca:	bf18      	it	ne
 800c7cc:	2300      	movne	r3, #0
 800c7ce:	eba6 0807 	sub.w	r8, r6, r7
 800c7d2:	608b      	str	r3, [r1, #8]
 800c7d4:	f1b8 0f00 	cmp.w	r8, #0
 800c7d8:	dde9      	ble.n	800c7ae <__sflush_r+0xae>
 800c7da:	6a21      	ldr	r1, [r4, #32]
 800c7dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c7de:	4643      	mov	r3, r8
 800c7e0:	463a      	mov	r2, r7
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	47b0      	blx	r6
 800c7e6:	2800      	cmp	r0, #0
 800c7e8:	dc08      	bgt.n	800c7fc <__sflush_r+0xfc>
 800c7ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7f2:	81a3      	strh	r3, [r4, #12]
 800c7f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7fc:	4407      	add	r7, r0
 800c7fe:	eba8 0800 	sub.w	r8, r8, r0
 800c802:	e7e7      	b.n	800c7d4 <__sflush_r+0xd4>
 800c804:	20400001 	.word	0x20400001

0800c808 <_fflush_r>:
 800c808:	b538      	push	{r3, r4, r5, lr}
 800c80a:	690b      	ldr	r3, [r1, #16]
 800c80c:	4605      	mov	r5, r0
 800c80e:	460c      	mov	r4, r1
 800c810:	b913      	cbnz	r3, 800c818 <_fflush_r+0x10>
 800c812:	2500      	movs	r5, #0
 800c814:	4628      	mov	r0, r5
 800c816:	bd38      	pop	{r3, r4, r5, pc}
 800c818:	b118      	cbz	r0, 800c822 <_fflush_r+0x1a>
 800c81a:	6a03      	ldr	r3, [r0, #32]
 800c81c:	b90b      	cbnz	r3, 800c822 <_fflush_r+0x1a>
 800c81e:	f7fe f94d 	bl	800aabc <__sinit>
 800c822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d0f3      	beq.n	800c812 <_fflush_r+0xa>
 800c82a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c82c:	07d0      	lsls	r0, r2, #31
 800c82e:	d404      	bmi.n	800c83a <_fflush_r+0x32>
 800c830:	0599      	lsls	r1, r3, #22
 800c832:	d402      	bmi.n	800c83a <_fflush_r+0x32>
 800c834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c836:	f7fe fb3c 	bl	800aeb2 <__retarget_lock_acquire_recursive>
 800c83a:	4628      	mov	r0, r5
 800c83c:	4621      	mov	r1, r4
 800c83e:	f7ff ff5f 	bl	800c700 <__sflush_r>
 800c842:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c844:	07da      	lsls	r2, r3, #31
 800c846:	4605      	mov	r5, r0
 800c848:	d4e4      	bmi.n	800c814 <_fflush_r+0xc>
 800c84a:	89a3      	ldrh	r3, [r4, #12]
 800c84c:	059b      	lsls	r3, r3, #22
 800c84e:	d4e1      	bmi.n	800c814 <_fflush_r+0xc>
 800c850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c852:	f7fe fb2f 	bl	800aeb4 <__retarget_lock_release_recursive>
 800c856:	e7dd      	b.n	800c814 <_fflush_r+0xc>

0800c858 <__swhatbuf_r>:
 800c858:	b570      	push	{r4, r5, r6, lr}
 800c85a:	460c      	mov	r4, r1
 800c85c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c860:	2900      	cmp	r1, #0
 800c862:	b096      	sub	sp, #88	@ 0x58
 800c864:	4615      	mov	r5, r2
 800c866:	461e      	mov	r6, r3
 800c868:	da0d      	bge.n	800c886 <__swhatbuf_r+0x2e>
 800c86a:	89a3      	ldrh	r3, [r4, #12]
 800c86c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c870:	f04f 0100 	mov.w	r1, #0
 800c874:	bf14      	ite	ne
 800c876:	2340      	movne	r3, #64	@ 0x40
 800c878:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c87c:	2000      	movs	r0, #0
 800c87e:	6031      	str	r1, [r6, #0]
 800c880:	602b      	str	r3, [r5, #0]
 800c882:	b016      	add	sp, #88	@ 0x58
 800c884:	bd70      	pop	{r4, r5, r6, pc}
 800c886:	466a      	mov	r2, sp
 800c888:	f000 f848 	bl	800c91c <_fstat_r>
 800c88c:	2800      	cmp	r0, #0
 800c88e:	dbec      	blt.n	800c86a <__swhatbuf_r+0x12>
 800c890:	9901      	ldr	r1, [sp, #4]
 800c892:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c896:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c89a:	4259      	negs	r1, r3
 800c89c:	4159      	adcs	r1, r3
 800c89e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c8a2:	e7eb      	b.n	800c87c <__swhatbuf_r+0x24>

0800c8a4 <__smakebuf_r>:
 800c8a4:	898b      	ldrh	r3, [r1, #12]
 800c8a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c8a8:	079d      	lsls	r5, r3, #30
 800c8aa:	4606      	mov	r6, r0
 800c8ac:	460c      	mov	r4, r1
 800c8ae:	d507      	bpl.n	800c8c0 <__smakebuf_r+0x1c>
 800c8b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c8b4:	6023      	str	r3, [r4, #0]
 800c8b6:	6123      	str	r3, [r4, #16]
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	6163      	str	r3, [r4, #20]
 800c8bc:	b003      	add	sp, #12
 800c8be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8c0:	ab01      	add	r3, sp, #4
 800c8c2:	466a      	mov	r2, sp
 800c8c4:	f7ff ffc8 	bl	800c858 <__swhatbuf_r>
 800c8c8:	9f00      	ldr	r7, [sp, #0]
 800c8ca:	4605      	mov	r5, r0
 800c8cc:	4639      	mov	r1, r7
 800c8ce:	4630      	mov	r0, r6
 800c8d0:	f7ff f9ce 	bl	800bc70 <_malloc_r>
 800c8d4:	b948      	cbnz	r0, 800c8ea <__smakebuf_r+0x46>
 800c8d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8da:	059a      	lsls	r2, r3, #22
 800c8dc:	d4ee      	bmi.n	800c8bc <__smakebuf_r+0x18>
 800c8de:	f023 0303 	bic.w	r3, r3, #3
 800c8e2:	f043 0302 	orr.w	r3, r3, #2
 800c8e6:	81a3      	strh	r3, [r4, #12]
 800c8e8:	e7e2      	b.n	800c8b0 <__smakebuf_r+0xc>
 800c8ea:	89a3      	ldrh	r3, [r4, #12]
 800c8ec:	6020      	str	r0, [r4, #0]
 800c8ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8f2:	81a3      	strh	r3, [r4, #12]
 800c8f4:	9b01      	ldr	r3, [sp, #4]
 800c8f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c8fa:	b15b      	cbz	r3, 800c914 <__smakebuf_r+0x70>
 800c8fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c900:	4630      	mov	r0, r6
 800c902:	f000 f81d 	bl	800c940 <_isatty_r>
 800c906:	b128      	cbz	r0, 800c914 <__smakebuf_r+0x70>
 800c908:	89a3      	ldrh	r3, [r4, #12]
 800c90a:	f023 0303 	bic.w	r3, r3, #3
 800c90e:	f043 0301 	orr.w	r3, r3, #1
 800c912:	81a3      	strh	r3, [r4, #12]
 800c914:	89a3      	ldrh	r3, [r4, #12]
 800c916:	431d      	orrs	r5, r3
 800c918:	81a5      	strh	r5, [r4, #12]
 800c91a:	e7cf      	b.n	800c8bc <__smakebuf_r+0x18>

0800c91c <_fstat_r>:
 800c91c:	b538      	push	{r3, r4, r5, lr}
 800c91e:	4d07      	ldr	r5, [pc, #28]	@ (800c93c <_fstat_r+0x20>)
 800c920:	2300      	movs	r3, #0
 800c922:	4604      	mov	r4, r0
 800c924:	4608      	mov	r0, r1
 800c926:	4611      	mov	r1, r2
 800c928:	602b      	str	r3, [r5, #0]
 800c92a:	f7f5 fcef 	bl	800230c <_fstat>
 800c92e:	1c43      	adds	r3, r0, #1
 800c930:	d102      	bne.n	800c938 <_fstat_r+0x1c>
 800c932:	682b      	ldr	r3, [r5, #0]
 800c934:	b103      	cbz	r3, 800c938 <_fstat_r+0x1c>
 800c936:	6023      	str	r3, [r4, #0]
 800c938:	bd38      	pop	{r3, r4, r5, pc}
 800c93a:	bf00      	nop
 800c93c:	20004edc 	.word	0x20004edc

0800c940 <_isatty_r>:
 800c940:	b538      	push	{r3, r4, r5, lr}
 800c942:	4d06      	ldr	r5, [pc, #24]	@ (800c95c <_isatty_r+0x1c>)
 800c944:	2300      	movs	r3, #0
 800c946:	4604      	mov	r4, r0
 800c948:	4608      	mov	r0, r1
 800c94a:	602b      	str	r3, [r5, #0]
 800c94c:	f7f5 fcee 	bl	800232c <_isatty>
 800c950:	1c43      	adds	r3, r0, #1
 800c952:	d102      	bne.n	800c95a <_isatty_r+0x1a>
 800c954:	682b      	ldr	r3, [r5, #0]
 800c956:	b103      	cbz	r3, 800c95a <_isatty_r+0x1a>
 800c958:	6023      	str	r3, [r4, #0]
 800c95a:	bd38      	pop	{r3, r4, r5, pc}
 800c95c:	20004edc 	.word	0x20004edc

0800c960 <_sbrk_r>:
 800c960:	b538      	push	{r3, r4, r5, lr}
 800c962:	4d06      	ldr	r5, [pc, #24]	@ (800c97c <_sbrk_r+0x1c>)
 800c964:	2300      	movs	r3, #0
 800c966:	4604      	mov	r4, r0
 800c968:	4608      	mov	r0, r1
 800c96a:	602b      	str	r3, [r5, #0]
 800c96c:	f7f5 fcf6 	bl	800235c <_sbrk>
 800c970:	1c43      	adds	r3, r0, #1
 800c972:	d102      	bne.n	800c97a <_sbrk_r+0x1a>
 800c974:	682b      	ldr	r3, [r5, #0]
 800c976:	b103      	cbz	r3, 800c97a <_sbrk_r+0x1a>
 800c978:	6023      	str	r3, [r4, #0]
 800c97a:	bd38      	pop	{r3, r4, r5, pc}
 800c97c:	20004edc 	.word	0x20004edc

0800c980 <__assert_func>:
 800c980:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c982:	4614      	mov	r4, r2
 800c984:	461a      	mov	r2, r3
 800c986:	4b09      	ldr	r3, [pc, #36]	@ (800c9ac <__assert_func+0x2c>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	4605      	mov	r5, r0
 800c98c:	68d8      	ldr	r0, [r3, #12]
 800c98e:	b14c      	cbz	r4, 800c9a4 <__assert_func+0x24>
 800c990:	4b07      	ldr	r3, [pc, #28]	@ (800c9b0 <__assert_func+0x30>)
 800c992:	9100      	str	r1, [sp, #0]
 800c994:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c998:	4906      	ldr	r1, [pc, #24]	@ (800c9b4 <__assert_func+0x34>)
 800c99a:	462b      	mov	r3, r5
 800c99c:	f000 f842 	bl	800ca24 <fiprintf>
 800c9a0:	f000 f852 	bl	800ca48 <abort>
 800c9a4:	4b04      	ldr	r3, [pc, #16]	@ (800c9b8 <__assert_func+0x38>)
 800c9a6:	461c      	mov	r4, r3
 800c9a8:	e7f3      	b.n	800c992 <__assert_func+0x12>
 800c9aa:	bf00      	nop
 800c9ac:	2000001c 	.word	0x2000001c
 800c9b0:	0800d0f5 	.word	0x0800d0f5
 800c9b4:	0800d102 	.word	0x0800d102
 800c9b8:	0800d130 	.word	0x0800d130

0800c9bc <_calloc_r>:
 800c9bc:	b570      	push	{r4, r5, r6, lr}
 800c9be:	fba1 5402 	umull	r5, r4, r1, r2
 800c9c2:	b934      	cbnz	r4, 800c9d2 <_calloc_r+0x16>
 800c9c4:	4629      	mov	r1, r5
 800c9c6:	f7ff f953 	bl	800bc70 <_malloc_r>
 800c9ca:	4606      	mov	r6, r0
 800c9cc:	b928      	cbnz	r0, 800c9da <_calloc_r+0x1e>
 800c9ce:	4630      	mov	r0, r6
 800c9d0:	bd70      	pop	{r4, r5, r6, pc}
 800c9d2:	220c      	movs	r2, #12
 800c9d4:	6002      	str	r2, [r0, #0]
 800c9d6:	2600      	movs	r6, #0
 800c9d8:	e7f9      	b.n	800c9ce <_calloc_r+0x12>
 800c9da:	462a      	mov	r2, r5
 800c9dc:	4621      	mov	r1, r4
 800c9de:	f7fe f9eb 	bl	800adb8 <memset>
 800c9e2:	e7f4      	b.n	800c9ce <_calloc_r+0x12>

0800c9e4 <__ascii_mbtowc>:
 800c9e4:	b082      	sub	sp, #8
 800c9e6:	b901      	cbnz	r1, 800c9ea <__ascii_mbtowc+0x6>
 800c9e8:	a901      	add	r1, sp, #4
 800c9ea:	b142      	cbz	r2, 800c9fe <__ascii_mbtowc+0x1a>
 800c9ec:	b14b      	cbz	r3, 800ca02 <__ascii_mbtowc+0x1e>
 800c9ee:	7813      	ldrb	r3, [r2, #0]
 800c9f0:	600b      	str	r3, [r1, #0]
 800c9f2:	7812      	ldrb	r2, [r2, #0]
 800c9f4:	1e10      	subs	r0, r2, #0
 800c9f6:	bf18      	it	ne
 800c9f8:	2001      	movne	r0, #1
 800c9fa:	b002      	add	sp, #8
 800c9fc:	4770      	bx	lr
 800c9fe:	4610      	mov	r0, r2
 800ca00:	e7fb      	b.n	800c9fa <__ascii_mbtowc+0x16>
 800ca02:	f06f 0001 	mvn.w	r0, #1
 800ca06:	e7f8      	b.n	800c9fa <__ascii_mbtowc+0x16>

0800ca08 <__ascii_wctomb>:
 800ca08:	4603      	mov	r3, r0
 800ca0a:	4608      	mov	r0, r1
 800ca0c:	b141      	cbz	r1, 800ca20 <__ascii_wctomb+0x18>
 800ca0e:	2aff      	cmp	r2, #255	@ 0xff
 800ca10:	d904      	bls.n	800ca1c <__ascii_wctomb+0x14>
 800ca12:	228a      	movs	r2, #138	@ 0x8a
 800ca14:	601a      	str	r2, [r3, #0]
 800ca16:	f04f 30ff 	mov.w	r0, #4294967295
 800ca1a:	4770      	bx	lr
 800ca1c:	700a      	strb	r2, [r1, #0]
 800ca1e:	2001      	movs	r0, #1
 800ca20:	4770      	bx	lr
	...

0800ca24 <fiprintf>:
 800ca24:	b40e      	push	{r1, r2, r3}
 800ca26:	b503      	push	{r0, r1, lr}
 800ca28:	4601      	mov	r1, r0
 800ca2a:	ab03      	add	r3, sp, #12
 800ca2c:	4805      	ldr	r0, [pc, #20]	@ (800ca44 <fiprintf+0x20>)
 800ca2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca32:	6800      	ldr	r0, [r0, #0]
 800ca34:	9301      	str	r3, [sp, #4]
 800ca36:	f7ff fd4b 	bl	800c4d0 <_vfiprintf_r>
 800ca3a:	b002      	add	sp, #8
 800ca3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca40:	b003      	add	sp, #12
 800ca42:	4770      	bx	lr
 800ca44:	2000001c 	.word	0x2000001c

0800ca48 <abort>:
 800ca48:	b508      	push	{r3, lr}
 800ca4a:	2006      	movs	r0, #6
 800ca4c:	f000 f82c 	bl	800caa8 <raise>
 800ca50:	2001      	movs	r0, #1
 800ca52:	f7f5 fc27 	bl	80022a4 <_exit>

0800ca56 <_raise_r>:
 800ca56:	291f      	cmp	r1, #31
 800ca58:	b538      	push	{r3, r4, r5, lr}
 800ca5a:	4605      	mov	r5, r0
 800ca5c:	460c      	mov	r4, r1
 800ca5e:	d904      	bls.n	800ca6a <_raise_r+0x14>
 800ca60:	2316      	movs	r3, #22
 800ca62:	6003      	str	r3, [r0, #0]
 800ca64:	f04f 30ff 	mov.w	r0, #4294967295
 800ca68:	bd38      	pop	{r3, r4, r5, pc}
 800ca6a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ca6c:	b112      	cbz	r2, 800ca74 <_raise_r+0x1e>
 800ca6e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ca72:	b94b      	cbnz	r3, 800ca88 <_raise_r+0x32>
 800ca74:	4628      	mov	r0, r5
 800ca76:	f000 f831 	bl	800cadc <_getpid_r>
 800ca7a:	4622      	mov	r2, r4
 800ca7c:	4601      	mov	r1, r0
 800ca7e:	4628      	mov	r0, r5
 800ca80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca84:	f000 b818 	b.w	800cab8 <_kill_r>
 800ca88:	2b01      	cmp	r3, #1
 800ca8a:	d00a      	beq.n	800caa2 <_raise_r+0x4c>
 800ca8c:	1c59      	adds	r1, r3, #1
 800ca8e:	d103      	bne.n	800ca98 <_raise_r+0x42>
 800ca90:	2316      	movs	r3, #22
 800ca92:	6003      	str	r3, [r0, #0]
 800ca94:	2001      	movs	r0, #1
 800ca96:	e7e7      	b.n	800ca68 <_raise_r+0x12>
 800ca98:	2100      	movs	r1, #0
 800ca9a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ca9e:	4620      	mov	r0, r4
 800caa0:	4798      	blx	r3
 800caa2:	2000      	movs	r0, #0
 800caa4:	e7e0      	b.n	800ca68 <_raise_r+0x12>
	...

0800caa8 <raise>:
 800caa8:	4b02      	ldr	r3, [pc, #8]	@ (800cab4 <raise+0xc>)
 800caaa:	4601      	mov	r1, r0
 800caac:	6818      	ldr	r0, [r3, #0]
 800caae:	f7ff bfd2 	b.w	800ca56 <_raise_r>
 800cab2:	bf00      	nop
 800cab4:	2000001c 	.word	0x2000001c

0800cab8 <_kill_r>:
 800cab8:	b538      	push	{r3, r4, r5, lr}
 800caba:	4d07      	ldr	r5, [pc, #28]	@ (800cad8 <_kill_r+0x20>)
 800cabc:	2300      	movs	r3, #0
 800cabe:	4604      	mov	r4, r0
 800cac0:	4608      	mov	r0, r1
 800cac2:	4611      	mov	r1, r2
 800cac4:	602b      	str	r3, [r5, #0]
 800cac6:	f7f5 fbdd 	bl	8002284 <_kill>
 800caca:	1c43      	adds	r3, r0, #1
 800cacc:	d102      	bne.n	800cad4 <_kill_r+0x1c>
 800cace:	682b      	ldr	r3, [r5, #0]
 800cad0:	b103      	cbz	r3, 800cad4 <_kill_r+0x1c>
 800cad2:	6023      	str	r3, [r4, #0]
 800cad4:	bd38      	pop	{r3, r4, r5, pc}
 800cad6:	bf00      	nop
 800cad8:	20004edc 	.word	0x20004edc

0800cadc <_getpid_r>:
 800cadc:	f7f5 bbca 	b.w	8002274 <_getpid>

0800cae0 <acosf>:
 800cae0:	b508      	push	{r3, lr}
 800cae2:	ed2d 8b02 	vpush	{d8}
 800cae6:	eeb0 8a40 	vmov.f32	s16, s0
 800caea:	f000 f833 	bl	800cb54 <__ieee754_acosf>
 800caee:	eeb4 8a48 	vcmp.f32	s16, s16
 800caf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caf6:	eef0 8a40 	vmov.f32	s17, s0
 800cafa:	d615      	bvs.n	800cb28 <acosf+0x48>
 800cafc:	eeb0 0a48 	vmov.f32	s0, s16
 800cb00:	f000 f81a 	bl	800cb38 <fabsf>
 800cb04:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cb08:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800cb0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb10:	dd0a      	ble.n	800cb28 <acosf+0x48>
 800cb12:	f7fe f9a3 	bl	800ae5c <__errno>
 800cb16:	ecbd 8b02 	vpop	{d8}
 800cb1a:	2321      	movs	r3, #33	@ 0x21
 800cb1c:	6003      	str	r3, [r0, #0]
 800cb1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800cb22:	4804      	ldr	r0, [pc, #16]	@ (800cb34 <acosf+0x54>)
 800cb24:	f000 b810 	b.w	800cb48 <nanf>
 800cb28:	eeb0 0a68 	vmov.f32	s0, s17
 800cb2c:	ecbd 8b02 	vpop	{d8}
 800cb30:	bd08      	pop	{r3, pc}
 800cb32:	bf00      	nop
 800cb34:	0800d130 	.word	0x0800d130

0800cb38 <fabsf>:
 800cb38:	ee10 3a10 	vmov	r3, s0
 800cb3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cb40:	ee00 3a10 	vmov	s0, r3
 800cb44:	4770      	bx	lr
	...

0800cb48 <nanf>:
 800cb48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800cb50 <nanf+0x8>
 800cb4c:	4770      	bx	lr
 800cb4e:	bf00      	nop
 800cb50:	7fc00000 	.word	0x7fc00000

0800cb54 <__ieee754_acosf>:
 800cb54:	b508      	push	{r3, lr}
 800cb56:	ee10 3a10 	vmov	r3, s0
 800cb5a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800cb5e:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800cb62:	ed2d 8b0c 	vpush	{d8-d13}
 800cb66:	d10a      	bne.n	800cb7e <__ieee754_acosf+0x2a>
 800cb68:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 800ccfc <__ieee754_acosf+0x1a8>
 800cb6c:	eddf 7a64 	vldr	s15, [pc, #400]	@ 800cd00 <__ieee754_acosf+0x1ac>
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	bfc8      	it	gt
 800cb74:	eeb0 0a67 	vmovgt.f32	s0, s15
 800cb78:	ecbd 8b0c 	vpop	{d8-d13}
 800cb7c:	bd08      	pop	{r3, pc}
 800cb7e:	d904      	bls.n	800cb8a <__ieee754_acosf+0x36>
 800cb80:	ee30 8a40 	vsub.f32	s16, s0, s0
 800cb84:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800cb88:	e7f6      	b.n	800cb78 <__ieee754_acosf+0x24>
 800cb8a:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 800cb8e:	d23c      	bcs.n	800cc0a <__ieee754_acosf+0xb6>
 800cb90:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 800cb94:	f240 80af 	bls.w	800ccf6 <__ieee754_acosf+0x1a2>
 800cb98:	ee60 7a00 	vmul.f32	s15, s0, s0
 800cb9c:	eddf 6a59 	vldr	s13, [pc, #356]	@ 800cd04 <__ieee754_acosf+0x1b0>
 800cba0:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800cd08 <__ieee754_acosf+0x1b4>
 800cba4:	ed9f 6a59 	vldr	s12, [pc, #356]	@ 800cd0c <__ieee754_acosf+0x1b8>
 800cba8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800cbac:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800cd10 <__ieee754_acosf+0x1bc>
 800cbb0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cbb4:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800cd14 <__ieee754_acosf+0x1c0>
 800cbb8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800cbbc:	eddf 6a56 	vldr	s13, [pc, #344]	@ 800cd18 <__ieee754_acosf+0x1c4>
 800cbc0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cbc4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800cd1c <__ieee754_acosf+0x1c8>
 800cbc8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800cbcc:	eddf 6a54 	vldr	s13, [pc, #336]	@ 800cd20 <__ieee754_acosf+0x1cc>
 800cbd0:	eea7 6aa6 	vfma.f32	s12, s15, s13
 800cbd4:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800cd24 <__ieee754_acosf+0x1d0>
 800cbd8:	eee6 6a27 	vfma.f32	s13, s12, s15
 800cbdc:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 800cd28 <__ieee754_acosf+0x1d4>
 800cbe0:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800cbe4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbe8:	eee6 6a27 	vfma.f32	s13, s12, s15
 800cbec:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cbf0:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800cd2c <__ieee754_acosf+0x1d8>
 800cbf4:	ee87 6a26 	vdiv.f32	s12, s14, s13
 800cbf8:	eee0 7a46 	vfms.f32	s15, s0, s12
 800cbfc:	ee70 7a67 	vsub.f32	s15, s0, s15
 800cc00:	ed9f 0a4b 	vldr	s0, [pc, #300]	@ 800cd30 <__ieee754_acosf+0x1dc>
 800cc04:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cc08:	e7b6      	b.n	800cb78 <__ieee754_acosf+0x24>
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	eddf da3d 	vldr	s27, [pc, #244]	@ 800cd04 <__ieee754_acosf+0x1b0>
 800cc10:	eddf ca3d 	vldr	s25, [pc, #244]	@ 800cd08 <__ieee754_acosf+0x1b4>
 800cc14:	ed9f ca3e 	vldr	s24, [pc, #248]	@ 800cd10 <__ieee754_acosf+0x1bc>
 800cc18:	eddf ba3e 	vldr	s23, [pc, #248]	@ 800cd14 <__ieee754_acosf+0x1c0>
 800cc1c:	ed9f ba3e 	vldr	s22, [pc, #248]	@ 800cd18 <__ieee754_acosf+0x1c4>
 800cc20:	eddf 8a3e 	vldr	s17, [pc, #248]	@ 800cd1c <__ieee754_acosf+0x1c8>
 800cc24:	ed9f da3e 	vldr	s26, [pc, #248]	@ 800cd20 <__ieee754_acosf+0x1cc>
 800cc28:	eddf aa38 	vldr	s21, [pc, #224]	@ 800cd0c <__ieee754_acosf+0x1b8>
 800cc2c:	ed9f aa3d 	vldr	s20, [pc, #244]	@ 800cd24 <__ieee754_acosf+0x1d0>
 800cc30:	eddf 9a3d 	vldr	s19, [pc, #244]	@ 800cd28 <__ieee754_acosf+0x1d4>
 800cc34:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 800cc38:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cc3c:	da28      	bge.n	800cc90 <__ieee754_acosf+0x13c>
 800cc3e:	ee30 8a09 	vadd.f32	s16, s0, s18
 800cc42:	ee28 0a27 	vmul.f32	s0, s16, s15
 800cc46:	eee0 ca2d 	vfma.f32	s25, s0, s27
 800cc4a:	eee0 aa0d 	vfma.f32	s21, s0, s26
 800cc4e:	eeac ca80 	vfma.f32	s24, s25, s0
 800cc52:	eeaa aa80 	vfma.f32	s20, s21, s0
 800cc56:	eeec ba00 	vfma.f32	s23, s24, s0
 800cc5a:	eeea 9a00 	vfma.f32	s19, s20, s0
 800cc5e:	eeab ba80 	vfma.f32	s22, s23, s0
 800cc62:	eea9 9a80 	vfma.f32	s18, s19, s0
 800cc66:	eeeb 8a00 	vfma.f32	s17, s22, s0
 800cc6a:	ee68 8a80 	vmul.f32	s17, s17, s0
 800cc6e:	f000 f867 	bl	800cd40 <__ieee754_sqrtf>
 800cc72:	ee88 7a89 	vdiv.f32	s14, s17, s18
 800cc76:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 800cd34 <__ieee754_acosf+0x1e0>
 800cc7a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cc7e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800cc82:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cc86:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800cd38 <__ieee754_acosf+0x1e4>
 800cc8a:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800cc8e:	e773      	b.n	800cb78 <__ieee754_acosf+0x24>
 800cc90:	ee39 8a40 	vsub.f32	s16, s18, s0
 800cc94:	ee28 8a27 	vmul.f32	s16, s16, s15
 800cc98:	eeb0 0a48 	vmov.f32	s0, s16
 800cc9c:	f000 f850 	bl	800cd40 <__ieee754_sqrtf>
 800cca0:	eee8 ca2d 	vfma.f32	s25, s16, s27
 800cca4:	eee8 aa0d 	vfma.f32	s21, s16, s26
 800cca8:	eeac ca88 	vfma.f32	s24, s25, s16
 800ccac:	eeaa aa88 	vfma.f32	s20, s21, s16
 800ccb0:	eeec ba08 	vfma.f32	s23, s24, s16
 800ccb4:	ee10 3a10 	vmov	r3, s0
 800ccb8:	eeab ba88 	vfma.f32	s22, s23, s16
 800ccbc:	f36f 030b 	bfc	r3, #0, #12
 800ccc0:	eeea 9a08 	vfma.f32	s19, s20, s16
 800ccc4:	ee07 3a90 	vmov	s15, r3
 800ccc8:	eeeb 8a08 	vfma.f32	s17, s22, s16
 800cccc:	eeb0 6a48 	vmov.f32	s12, s16
 800ccd0:	eea7 6ae7 	vfms.f32	s12, s15, s15
 800ccd4:	eea9 9a88 	vfma.f32	s18, s19, s16
 800ccd8:	ee70 6a27 	vadd.f32	s13, s0, s15
 800ccdc:	ee68 8a88 	vmul.f32	s17, s17, s16
 800cce0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800cce4:	eec8 6a89 	vdiv.f32	s13, s17, s18
 800cce8:	eea0 7a26 	vfma.f32	s14, s0, s13
 800ccec:	ee37 0a87 	vadd.f32	s0, s15, s14
 800ccf0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ccf4:	e740      	b.n	800cb78 <__ieee754_acosf+0x24>
 800ccf6:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 800cd3c <__ieee754_acosf+0x1e8>
 800ccfa:	e73d      	b.n	800cb78 <__ieee754_acosf+0x24>
 800ccfc:	40490fdb 	.word	0x40490fdb
 800cd00:	00000000 	.word	0x00000000
 800cd04:	3811ef08 	.word	0x3811ef08
 800cd08:	3a4f7f04 	.word	0x3a4f7f04
 800cd0c:	bf303361 	.word	0xbf303361
 800cd10:	bd241146 	.word	0xbd241146
 800cd14:	3e4e0aa8 	.word	0x3e4e0aa8
 800cd18:	bea6b090 	.word	0xbea6b090
 800cd1c:	3e2aaaab 	.word	0x3e2aaaab
 800cd20:	3d9dc62e 	.word	0x3d9dc62e
 800cd24:	4001572d 	.word	0x4001572d
 800cd28:	c019d139 	.word	0xc019d139
 800cd2c:	33a22168 	.word	0x33a22168
 800cd30:	3fc90fda 	.word	0x3fc90fda
 800cd34:	b3a22168 	.word	0xb3a22168
 800cd38:	40490fda 	.word	0x40490fda
 800cd3c:	3fc90fdb 	.word	0x3fc90fdb

0800cd40 <__ieee754_sqrtf>:
 800cd40:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cd44:	4770      	bx	lr
	...

0800cd48 <_init>:
 800cd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd4a:	bf00      	nop
 800cd4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd4e:	bc08      	pop	{r3}
 800cd50:	469e      	mov	lr, r3
 800cd52:	4770      	bx	lr

0800cd54 <_fini>:
 800cd54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd56:	bf00      	nop
 800cd58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd5a:	bc08      	pop	{r3}
 800cd5c:	469e      	mov	lr, r3
 800cd5e:	4770      	bx	lr
