{'A': {'DefVars': ['Areg'],
       'Lines': ['443:D'],
       'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac050>]},
 'Areg': {'DefVars': ['adder_in_a', 'adder_in_a', 'shifter_inA'],
          'Lines': ['370:D', '370:D', '405:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2c90>,
                            <pyverilog.vparser.ast.Assign object at 0x7f02eaab2c90>,
                            <pyverilog.vparser.ast.Assign object at 0x7f02eaaa1750>]},
 'B': {'DefVars': ['Breg'],
       'Lines': ['444:D'],
       'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac190>]},
 'Breg': {'DefVars': ['adder_in_b', 'adder_in_b', 'shifter_inB'],
          'Lines': ['372:D', '372:D', '406:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                            <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                            <pyverilog.vparser.ast.Assign object at 0x7f02eaaa1890>]},
 'Creg': {'DefVars': ['C'],
          'Lines': ['366:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2950>]},
 'Vreg': {'DefVars': ['V'],
          'Lines': ['367:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2a90>]},
 'Yreg': {'DefVars': ['Y'],
          'Lines': ['364:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab26d0>]},
 'Zreg': {'DefVars': ['Z'],
          'Lines': ['365:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2810>]},
 'add_AB': {'DefVars': ['carry'],
            'Lines': ['396:D'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]},
 'adder_in_b': {'DefVars': ['adder_in_b'],
                'Lines': ['372:D'],
                'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>]},
 'adder_out': {'DefVars': ['alu_out'],
               'Lines': ['384:D'],
               'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>]},
 'alu_out': {'DefVars': ['Yreg', None, None],
             'Lines': ['447:D', '469:C', '469:C'],
             'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac390>,
                               ['alu_out'],
                               ['alu_out']]},
 'and_AB': {'DefVars': ['alu_out', 'carry', 'carry'],
            'Lines': ['384:D', '396:D', '396:D'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>,
                              <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>,
                              <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]},
 'carry': {'DefVars': ['carry',
                       'Creg',
                       'Creg',
                       'Creg',
                       'Creg',
                       'Creg',
                       'Creg',
                       'Creg',
                       'Creg'],
           'Lines': ['396:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '475:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>]},
 'carry_out': {'DefVars': ['alu_out', 'carry'],
               'Lines': ['384:D', '396:D'],
               'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]},
 'clr': {'DefVars': ['carry', 'carry', None],
         'Lines': ['396:D', '396:D', '451:C'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>,
                           <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>,
                           ['clr']]},
 'clr_C': {'DefVars': [None],
           'Lines': ['463:C'],
           'Sensitivities': [['clr_C']]},
 'clr_V': {'DefVars': [None],
           'Lines': ['465:C'],
           'Sensitivities': [['clr_V']]},
 'clr_Z': {'DefVars': [None],
           'Lines': ['461:C'],
           'Sensitivities': [['clr_Z']]},
 'cmp_AB': {'DefVars': ['adderXORsel'],
            'Lines': ['393:D'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab910>]},
 'cpl_A': {'DefVars': ['adder_in_a', 'adder_in_b', 'adder_in_b'],
           'Lines': ['370:D', '372:D', '372:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2c90>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>]},
 'cpl_B': {'DefVars': ['adder_in_a',
                       'adder_in_b',
                       'adder_in_b',
                       'adder_in_b',
                       'carry',
                       'carry'],
           'Lines': ['370:D', '372:D', '372:D', '372:D', '396:D', '396:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2c90>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]},
 'dec_A': {'DefVars': ['adder_in_b'],
           'Lines': ['372:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>]},
 'dec_B': {'DefVars': ['adder_in_a'],
           'Lines': ['370:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2c90>]},
 'inc_A': {'DefVars': ['adder_in_b', 'adder_in_b', 'adder_in_b', 'carry_in'],
           'Lines': ['372:D', '372:D', '372:D', '379:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9ce50>]},
 'inc_B': {'DefVars': ['adder_in_a', 'carry_in'],
           'Lines': ['370:D', '379:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2c90>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaa9ce50>]},
 'load_inputs': {'DefVars': [None],
                 'Lines': ['441:C'],
                 'Sensitivities': [['load_inputs']]},
 'load_outputs': {'DefVars': [None],
                  'Lines': ['446:C'],
                  'Sensitivities': [['load_outputs']]},
 'or_AB': {'DefVars': ['alu_out', 'adderORsel', 'carry', 'carry'],
           'Lines': ['384:D', '389:D', '396:D', '396:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaab690>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]},
 'reset': {'DefVars': [None, None, None, None, None, None, None, None, None],
           'Lines': ['429:C',
                     '429:C',
                     '429:C',
                     '429:C',
                     '429:C',
                     '429:C',
                     '429:C',
                     '429:C',
                     '429:C'],
           'Sensitivities': [['reset'],
                             ['reset'],
                             ['reset'],
                             ['reset'],
                             ['reset'],
                             ['reset'],
                             ['reset'],
                             ['reset'],
                             ['reset']]},
 'shifter_carry': {'DefVars': ['carry'],
                   'Lines': ['396:D'],
                   'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]},
 'shifter_out': {'DefVars': ['alu_out'],
                 'Lines': ['384:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>]},
 'sl_AB': {'DefVars': ['alu_out', 'alu_out', 'carry'],
           'Lines': ['384:D', '384:D', '396:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]},
 'sr_AB': {'DefVars': ['alu_out', 'alu_out', 'carry', 'shifter_direction'],
           'Lines': ['384:D', '384:D', '396:D', '403:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>,
                             <pyverilog.vparser.ast.Assign object at 0x7f02eaaa1610>]},
 'sub_AB': {'DefVars': ['adder_in_b', 'adder_in_b', 'adder_in_b', 'carry_in'],
            'Lines': ['372:D', '372:D', '372:D', '379:D'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                              <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                              <pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>,
                              <pyverilog.vparser.ast.Assign object at 0x7f02eaa9ce50>]},
 'xor_AB': {'DefVars': ['adderXORsel', 'carry', 'carry'],
            'Lines': ['393:D', '396:D', '396:D'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab910>,
                              <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>,
                              <pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]}}
