// Seed: 2582696213
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    output tri0 id_3,
    input supply0 id_4,
    output wand id_5
);
  wire id_7;
  id_8(
      .id_0(id_5), .id_1((1)), .id_2(id_2), .id_3(id_3), .id_4(1), .id_5(1)
  );
  wire id_9;
  assign id_3 = id_1;
  assign id_9 = 1;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7
);
  module_0(
      id_2, id_5, id_5, id_0, id_6, id_7
  );
endmodule
