

================================================================
== Vivado HLS Report for 'pqcrystals_fips202_ref_sha3_256'
================================================================
* Date:           Tue Mar 30 01:30:32 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       solution1
* Product family: artix7l
* Target device:  xc7a75tlftg256-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.440|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  876|  876|  876|  876|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  187|  187|        11|          -|          -|    17|    no    |
        | + Loop 1.1  |    8|    8|         1|          -|          -|     8|    no    |
        |- Loop 2     |   64|   64|         2|          -|          -|    32|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_i)
	8  / (tmp_i)
6 --> 
	7  / true
7 --> 
	7  / (!tmp_i_i)
	5  / (tmp_i_i)
8 --> 
	9  / (!tmp)
9 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%s = alloca [25 x i64], align 16" [fips202.c:562]   --->   Operation 10 'alloca' 's' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_assign = alloca [136 x i8], align 16"   --->   Operation 11 'alloca' 'out_assign' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s, [3 x i8]* %in_r) nounwind" [fips202.c:565]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s, [3 x i8]* %in_r) nounwind" [fips202.c:565]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s) nounwind" [fips202.c:416->fips202.c:566]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %h) nounwind, !map !54"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %in_r) nounwind, !map !60"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %inlen) nounwind, !map !66"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([32 x i8]* @pqcrystals_fips202_r) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s) nounwind" [fips202.c:416->fips202.c:566]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (1.35ns)   --->   "br label %store64.exit.i" [fips202.c:417->fips202.c:566]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %0 ], [ %i_4_i, %store64.exit.i.loopexit ]" [fips202.c:417->fips202.c:566]   --->   Operation 21 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (1.21ns)   --->   "%tmp_i = icmp eq i5 %i_i, -15" [fips202.c:417->fips202.c:566]   --->   Operation 22 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (1.54ns)   --->   "%i_4_i = add i5 %i_i, 1" [fips202.c:417->fips202.c:566]   --->   Operation 24 'add' 'i_4_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %keccak_squeezeblocks.exit.preheader, label %1" [fips202.c:417->fips202.c:566]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i5 %i_i to i64" [fips202.c:419->fips202.c:566]   --->   Operation 26 'zext' 'tmp_6_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_6_i" [fips202.c:419->fips202.c:566]   --->   Operation 27 'getelementptr' 's_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:419->fips202.c:566]   --->   Operation 28 'load' 's_load' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 29 [1/1] (1.35ns)   --->   "br label %keccak_squeezeblocks.exit" [fips202.c:568]   --->   Operation 29 'br' <Predicate = (tmp_i)> <Delay = 1.35>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_i, i3 0)" [fips202.c:419->fips202.c:566]   --->   Operation 30 'bitconcatenate' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:419->fips202.c:566]   --->   Operation 31 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 32 [1/1] (1.35ns)   --->   "br label %2" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 6.24>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%i_i_i = phi i4 [ 0, %1 ], [ %i_2, %3 ]"   --->   Operation 33 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (1.21ns)   --->   "%tmp_i_i = icmp eq i4 %i_i_i, -8" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 34 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 35 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (1.49ns)   --->   "%i_2 = add i4 %i_i_i, 1" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 36 'add' 'i_2' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %store64.exit.i.loopexit, label %3" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i4 %i_i_i to i3" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 38 'trunc' 'tmp_1' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 39 'bitconcatenate' 'tmp_1_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2_i_i = zext i6 %tmp_1_i_i to i64" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 40 'zext' 'tmp_2_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (3.47ns)   --->   "%tmp_3_i_i = lshr i64 %s_load, %tmp_2_i_i" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 41 'lshr' 'tmp_3_i_i' <Predicate = (!tmp_i_i)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %tmp_3_i_i to i8" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 42 'trunc' 'tmp_2' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5_i_i_cast = zext i4 %i_i_i to i8" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 43 'zext' 'tmp_5_i_i_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (1.71ns)   --->   "%sum_i_i = add i8 %tmp_4_i, %tmp_5_i_i_cast" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 44 'add' 'sum_i_i' <Predicate = (!tmp_i_i)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%sum_i_i_cast = zext i8 %sum_i_i to i64" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 45 'zext' 'sum_i_i_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%out_assign_addr_1 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_i_i_cast" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 46 'getelementptr' 'out_assign_addr_1' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (2.77ns)   --->   "store i8 %tmp_2, i8* %out_assign_addr_1, align 1" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 47 'store' <Predicate = (!tmp_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 48 'br' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "br label %store64.exit.i"   --->   Operation 49 'br' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.77>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_1, %4 ], [ 0, %keccak_squeezeblocks.exit.preheader ]"   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (1.22ns)   --->   "%tmp = icmp eq i6 %i, -32" [fips202.c:568]   --->   Operation 51 'icmp' 'tmp' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 52 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (1.60ns)   --->   "%i_1 = add i6 %i, 1" [fips202.c:568]   --->   Operation 53 'add' 'i_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %4" [fips202.c:568]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = zext i6 %i to i64" [fips202.c:569]   --->   Operation 55 'zext' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%out_assign_addr = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 %tmp_7" [fips202.c:569]   --->   Operation 56 'getelementptr' 'out_assign_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 57 [2/2] (2.77ns)   --->   "%out_assign_load = load i8* %out_assign_addr, align 1" [fips202.c:569]   --->   Operation 57 'load' 'out_assign_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [fips202.c:570]   --->   Operation 58 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.52>
ST_9 : Operation 59 [1/2] (2.77ns)   --->   "%out_assign_load = load i8* %out_assign_addr, align 1" [fips202.c:569]   --->   Operation 59 'load' 'out_assign_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%h_addr = getelementptr [32 x i8]* %h, i64 0, i64 %tmp_7" [fips202.c:569]   --->   Operation 60 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (1.75ns)   --->   "store i8 %out_assign_load, i8* %h_addr, align 1" [fips202.c:569]   --->   Operation 61 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br label %keccak_squeezeblocks.exit" [fips202.c:568]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_i', fips202.c:417->fips202.c:566) with incoming values : ('i_4_i', fips202.c:417->fips202.c:566) [15]  (1.35 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_i', fips202.c:417->fips202.c:566) with incoming values : ('i_4_i', fips202.c:417->fips202.c:566) [15]  (0 ns)
	'getelementptr' operation ('s_addr', fips202.c:419->fips202.c:566) [23]  (0 ns)
	'load' operation ('u', fips202.c:419->fips202.c:566) on array 's', fips202.c:562 [24]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('u', fips202.c:419->fips202.c:566) on array 's', fips202.c:562 [24]  (2.77 ns)

 <State 7>: 6.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:44->fips202.c:419->fips202.c:566) [27]  (0 ns)
	'lshr' operation ('tmp_3_i_i', fips202.c:45->fips202.c:419->fips202.c:566) [36]  (3.48 ns)
	'store' operation (fips202.c:45->fips202.c:419->fips202.c:566) of variable 'tmp_2', fips202.c:45->fips202.c:419->fips202.c:566 on array 'out' [42]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:568) [49]  (0 ns)
	'getelementptr' operation ('out_assign_addr', fips202.c:569) [56]  (0 ns)
	'load' operation ('out_assign_load', fips202.c:569) on array 'out' [57]  (2.77 ns)

 <State 9>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load', fips202.c:569) on array 'out' [57]  (2.77 ns)
	'store' operation (fips202.c:569) of variable 'out_assign_load', fips202.c:569 on array 'h' [59]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
