
`timescale 1ns / 10ps

module test;


wire  cout;

reg  cin;

wire [15:0]  s;

reg [15:0]  a;
reg [15:0]  b;



adder_16bit top(cout, s, a, b, cin); 
 
