[I] Log file: /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/design_navigator.log
[I]                                   Design Navigator
[I]                       Copyright (c) 2008-2015 eASIC Corporation
[I]                                 All Rights Reserved
[I] 
[I] Name:       /home/dmitriev/lastperf/etools2/src/output/bin/designNavigator
[I] Release:    Main ce
[I] Version:    1.0
[I] Built on:   Nov 21 2018 15:45:00  Build_Id: RnD_Build
[I] Start Time: Fri Mar 15 14:44:01 2019
[I] Host:       mos018
[I] User:       dmitriev
[I] OS:         Linux x86_64 GNU/Linux
[I] 
[I] ==============Design Navigator Environment==============
[I] INSTALL_ROOT = /home/dmitriev/lastperf/etools2/src/output
[I] EGUI_HOME = /home/dmitriev/lastperf/etools2/src/output/data_n3xs
[I] TCL_LIBRARY = /home/dmitriev/lastperf/etools2/src/output/lib3p/linux_x86_64/tcl-8.6.6/lib/tcl8.6
[I] EPLACER_DATA = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic
[I] DEVICELIB_OA = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa
[I] ETOOLS_DESIGN_LIBS = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs
[I] ETOOLS_HOME = /home/dmitriev/lastperf/etools2/src/output
[I] ETOOLS_PE = /home/dmitriev/lastperf/etools2/src/output/data_common/powerinfo
[I] EPHYSRESYNTHESIS_DATA = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] EPHYSRESYNTHESIS_TCL = /home/dmitriev/lastperf/etools2/src/output/scripts/ephysresynthesis/tcl
[I] SKIP_BESTCASE is not defined
[I] IGLU_PROCEED_ON_ERRORS = 1
[I] ETOOLS_COMMON_SCRIPTS is not defined
[I] ETOOLS_DC_SCRIPTS is not defined
[I] ETOOLS_STARRC_SCRIPTS is not defined
[I] ETOOLS_PT_SCRIPTS is not defined
[I] ETOOLS_STA_OPEN_NETWORK = 0
[I] ========================================================
[I] Command line: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/designNavigator/main.tcl 
[I] 
[I] Found /home/anikishin/bin/dc_shell for dc_shell
[I] Found /home/anikishin/bin/StarXtract for StarXtract
[I] Found /home/anikishin/bin/pt_shell for pt_shell
[W] Could not find lec under PATH
[W] Could not find fm_shell under PATH
[C] load_project /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar.eprj
[W] File /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/src/ar.v was modified after synthesis
[C] reset_task flowSynth
[I] Task flowSynth has been reset
[I] Project saved
[C] run -io
[I] Start Synopsys Design Compiler (single pass mode)
[I] /home/dmitriev/lastperf/nextreme-2/etools/scripts/synopsys/dc/run_dc_syn.csh {*}-exe /home/anikishin/bin/dc_shell -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/dc_single_run.log -use_ultra -single_pass
[I] [run_dc_syn.csh] DC SINGLE_PASS Mode: Running DC Elaboration, SDC, Compile and Finalize Steps in single pass
[O] [run_dc_syn.csh] Information: License queuing is enabled. (DCSH-18)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                            Design Compiler Graphical 
[O] [run_dc_syn.csh]                                  DC Ultra (TM)
[O] [run_dc_syn.csh]                                   DFTMAX (TM)
[O] [run_dc_syn.csh]                               Power Compiler (TM)
[O] [run_dc_syn.csh]                                  DesignWare (R)
[O] [run_dc_syn.csh]                                  DC Expert (TM)
[O] [run_dc_syn.csh]                                Design Vision (TM)
[O] [run_dc_syn.csh]                                HDL Compiler (TM)
[O] [run_dc_syn.csh]                                VHDL Compiler (TM)
[O] [run_dc_syn.csh]                                   DFT Compiler
[O] [run_dc_syn.csh]                                Design Compiler(R)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                Version N-2017.09-SP4 for linux64 - Mar 01, 2018 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                     Copyright (c) 1988 - 2018 Synopsys, Inc.
[O] [run_dc_syn.csh]    This software and the associated documentation are proprietary to Synopsys,
[O] [run_dc_syn.csh]  Inc. This software may only be used in accordance with the terms and conditions
[O] [run_dc_syn.csh]  of a written license agreement with Synopsys, Inc. All other use, reproduction,
[O] [run_dc_syn.csh]             or distribution of this software is strictly prohibited.
[O] [run_dc_syn.csh] Initializing...
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] User specified DC-Ultra(dc_use_ultra=1), license checkout success
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[I] [run_dc_syn.csh] Target library  : n3xs_phys_ecellc_0v807ssn40c.db n3xs_phys_efac_0v807ssn40c.db n3xs_logic_dcmisc.db n3xs_phys_edff_0v807ssn40c.db n3xs_phys_clk_0v807ssn40c.db n3xs_phys_bram_0v807ssn40c.db n3xs_phys_core_0v807ssn40c.db n3xs_phys_corner_0v807ssn40c.db n3xs_phys_nw_0v807ssn40c.db n3xs_phys_otp_0v807ssn40c.db n3xs_logic_eio_0v807ssn40c.db n3xs_phys_eio_0v807ssn40c.db n3xs_phys_sys_0v807ssn40c.db n3xs_phys_m16gp_0v807ssn40c.db n3xs_phys_m28gp_0v807ssn40c.db
[I] [run_dc_syn.csh] Link library    : * n3xs_phys_ecellc_0v807ssn40c.db n3xs_phys_efac_0v807ssn40c.db n3xs_logic_dcmisc.db n3xs_phys_edff_0v807ssn40c.db n3xs_phys_clk_0v807ssn40c.db n3xs_phys_bram_0v807ssn40c.db n3xs_phys_core_0v807ssn40c.db n3xs_phys_corner_0v807ssn40c.db n3xs_phys_nw_0v807ssn40c.db n3xs_phys_otp_0v807ssn40c.db n3xs_logic_eio_0v807ssn40c.db n3xs_phys_eio_0v807ssn40c.db n3xs_phys_sys_0v807ssn40c.db n3xs_phys_m16gp_0v807ssn40c.db n3xs_phys_m28gp_0v807ssn40c.db dw_foundation.sldb standard.sldb
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Re/Syncronizers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Configurable Clock Divider : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv
[I] [run_dc_syn.csh] Filtering IP (Common Port Configurator for All Memory Types : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common
[I] [run_dc_syn.csh] Filtering IP (bRAM Dual True Dual Port Array(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp
[I] [run_dc_syn.csh] Filtering IP (bRAM Simple Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp
[I] [run_dc_syn.csh] Filtering IP (bRAM Single Port Array (1RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp
[I] [run_dc_syn.csh] Filtering IP (bRAM Double/Quad Pumped Arrays : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump
[I] [run_dc_syn.csh] Filtering IP (bROM Dual Port Array (2R) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp
[I] [run_dc_syn.csh] Filtering IP (bROM Single Port Array (1R) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp
[I] [run_dc_syn.csh] Filtering IP (Register File True Dual Port Array (2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp
[I] [run_dc_syn.csh] Filtering IP (Register File Simple Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp
[I] [run_dc_syn.csh] Filtering IP (Register File Single Port Array (1RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Dual Port Array (2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Simpe Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array Backend RAM(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base
[I] [run_dc_syn.csh] Filtering IP (FF Based Simple DualPort Array(1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp
[I] [run_dc_syn.csh] Filtering IP (Single Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo
[I] [run_dc_syn.csh] Filtering IP (Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo
[I] [run_dc_syn.csh] Filtering IP (Set of Simplified Memory Wrappers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Memory Generator : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Shift Taps : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Single Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (MGIO Wrappers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers
[I] [run_dc_syn.csh] Filtering IP (MGIO APB Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb
[I] [run_dc_syn.csh] Filtering IP (MGIO Auxiliary Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary
[I] [run_dc_syn.csh] Filtering IP (MGIO Configware : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware
[I] [run_dc_syn.csh] Filtering IP (MGIO Initware : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware
[I] [run_dc_syn.csh] Filtering IP (MGIO Memory Array : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray
[I] [run_dc_syn.csh] Filtering IP (MGIO Calibration Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal
[I] [run_dc_syn.csh] Filtering IP (Single Ended IO Pad : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads
[I] [run_dc_syn.csh] Filtering IP (IO Pad Calibraion logic (RCAL) and APB Slave to RCAL : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal
[I] [run_dc_syn.csh] Filtering IP (Differential IO Pad : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads
[I] [run_dc_syn.csh] Filtering IP (Double Data Rate Delay Locked Loop Generator (DDR DLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr
[I] [run_dc_syn.csh] Filtering IP (Delay Locked Loop Generator (MP DLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp
[I] [run_dc_syn.csh] Filtering IP (Clock Generator (General Purpose PLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen
[I] [run_dc_syn.csh] Filtering IP (Corner Block Generic Wrapper : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock
[I] [run_dc_syn.csh] Filtering IP (Generic Serializer/Deserializer : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant DDR IO Logic : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Memory Generator : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_syncrst.v eip_n3xs_resync.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mem_oe_gen.v eip_n3xs_mem_regout_merge.v eip_n3xs_mem_inst_port_config.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_inst.v eip_n3xs_bram_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_sdp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_sp_array.v eip_n3xs_bram_sp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_dblpump_array.v eip_n3xs_bram_quadpump_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_brom_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_brom_sp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_inst.v eip_n3xs_rfile_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_sdp_array.v eip_n3xs_rfile_sdp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_sp_array.v eip_n3xs_rfile_sp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_hram_array.v eip_n3xs_hram_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_hram_sdp_inst.v eip_n3xs_hram_sdp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_scfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_simplemem_rw_rw.v eip_n3xs_simplemem_rw_r.v eip_n3xs_simplemem_w_r.v eip_n3xs_simplemem_w_a_a.v eip_n3xs_simplemem_w_a.v eip_n3xs_simplemem_w_r_r.v eip_n3xs_simplemem_rw.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_syncram.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_shift_taps.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_scfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio_clock_mux2.v eip_n3xs_mgio_phfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio_configware_sdp.v eip_n3xs_mgio_configware_tdp.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio28g_pma_memarray.v eip_n3xs_mgio16g_pma_memarray.v eip_n3xs_mgio_apb_memarray.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eio_vrefcalpad.v eip_n3xs_eio_pad_std.v eip_n3xs_eio_pad.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eio_diffpad.v eip_n3xs_eio_diffpad_std.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_edelaygenddr.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_edelaygenmp.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eclkgen_hysteresis.v eip_n3xs_eclkgen_urst_sniffer.v eip_n3xs_eclkgen_cfg_arbiter.v eip_n3xs_eclkgen_scm.v eip_n3xs_eclkgen.v eip_n3xs_eclkgen_flock.v eip_n3xs_eclkgen_counter.v eip_n3xs_eclkgen_phaseshift.v eip_n3xs_eclkgen_dynrst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_cornerblockwrapper.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_serializer.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_dcfifo_as.v eip_n3xs_xfpga_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_oddr.v eip_n3xs_xfpga_iddr.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_gen.v
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Re/Syncronizers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Configurable Clock Divider : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv
[I] [run_dc_syn.csh] Filtering IP (Common Port Configurator for All Memory Types : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common
[I] [run_dc_syn.csh] Filtering IP (bRAM Dual True Dual Port Array(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp
[I] [run_dc_syn.csh] Filtering IP (bRAM Simple Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp
[I] [run_dc_syn.csh] Filtering IP (bRAM Single Port Array (1RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp
[I] [run_dc_syn.csh] Filtering IP (bRAM Double/Quad Pumped Arrays : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump
[I] [run_dc_syn.csh] Filtering IP (bROM Dual Port Array (2R) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp
[I] [run_dc_syn.csh] Filtering IP (bROM Single Port Array (1R) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp
[I] [run_dc_syn.csh] Filtering IP (Register File True Dual Port Array (2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp
[I] [run_dc_syn.csh] Filtering IP (Register File Simple Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp
[I] [run_dc_syn.csh] Filtering IP (Register File Single Port Array (1RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Dual Port Array (2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Simpe Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array Backend RAM(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base
[I] [run_dc_syn.csh] Filtering IP (FF Based Simple DualPort Array(1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp
[I] [run_dc_syn.csh] Filtering IP (Single Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo
[I] [run_dc_syn.csh] Filtering IP (Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo
[I] [run_dc_syn.csh] Filtering IP (Set of Simplified Memory Wrappers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Memory Generator : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Shift Taps : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Single Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (MGIO Wrappers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers
[I] [run_dc_syn.csh] Filtering IP (MGIO APB Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb
[I] [run_dc_syn.csh] Filtering IP (MGIO Auxiliary Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary
[I] [run_dc_syn.csh] Filtering IP (MGIO Configware : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware
[I] [run_dc_syn.csh] Filtering IP (MGIO Initware : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware
[I] [run_dc_syn.csh] Filtering IP (MGIO Memory Array : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray
[I] [run_dc_syn.csh] Filtering IP (MGIO Calibration Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal
[I] [run_dc_syn.csh] Filtering IP (Single Ended IO Pad : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads
[I] [run_dc_syn.csh] Filtering IP (IO Pad Calibraion logic (RCAL) and APB Slave to RCAL : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal
[I] [run_dc_syn.csh] Filtering IP (Differential IO Pad : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads
[I] [run_dc_syn.csh] Filtering IP (Double Data Rate Delay Locked Loop Generator (DDR DLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr
[I] [run_dc_syn.csh] Filtering IP (Delay Locked Loop Generator (MP DLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp
[I] [run_dc_syn.csh] Filtering IP (Clock Generator (General Purpose PLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen
[I] [run_dc_syn.csh] Filtering IP (Corner Block Generic Wrapper : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock
[I] [run_dc_syn.csh] Filtering IP (Generic Serializer/Deserializer : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant DDR IO Logic : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Memory Generator : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_clkdiv.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_array_base.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_sdp_array.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_tdp_array.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio16g_pma.sv eip_n3xs_mgio28g_pma.sv eip_n3xs_mgio16g_pma_wrapper.sv eip_n3xs_mgio28g_pma_wrapper.sv
[I] [run_dc_syn.csh] Appending  IP Packages (sverilog)  => eip_n3xs_mgio_pkg.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_apb_mux.sv eip_n3xs_mgio_apb_arbiter.sv eip_n3xs_mgio_apb2reg.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_configware.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_initware_ln_cmn.sv eip_n3xs_mgio_initware_ln_rx_eq.sv eip_n3xs_mgio_initware_ln_tx.sv eip_n3xs_mgio_initware.sv eip_n3xs_mgio_initware_qd.sv eip_n3xs_mgio_initware_ln_rx.sv eip_n3xs_mgio_initware_ln_rx_pm.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_rcal_init.sv eip_n3xs_mgio_rcal.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_eio_rcal_pad_apb.sv eip_n3xs_eio_rcal_pad.sv
[I] [run_dc_syn.csh] Appending  IP Includes (sverilog)  => /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/include/sverilog
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[O] [run_dc_syn.csh] ***********************************
[O] [run_dc_syn.csh] Read, analyze, and link start time
[O] [run_dc_syn.csh] Fri Mar 15 14:44:26 MSK 2019
[O] [run_dc_syn.csh] ***********************************
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_syncrst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_resync.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_oe_gen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_regout_merge.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_inst_port_config.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp/src/rtl/verilog/eip_n3xs_bram_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_dblpump_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_quadpump_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp/src/rtl/verilog/eip_n3xs_brom_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp/src/rtl/verilog/eip_n3xs_brom_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo/src/rtl/verilog/eip_n3xs_scfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo/src/rtl/verilog/eip_n3xs_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_rw.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a_a.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram/src/rtl/verilog/eip_n3xs_afpga_syncram.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps/src/rtl/verilog/eip_n3xs_afpga_shift_taps.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo/src/rtl/verilog/eip_n3xs_afpga_scfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo/src/rtl/verilog/eip_n3xs_afpga_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_clock_mux2.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_phfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_sdp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_tdp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio28g_pma_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio16g_pma_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio_apb_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_vrefcalpad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad_std.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad_std.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr/src/rtl/verilog/eip_n3xs_edelaygenddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp/src/rtl/verilog/eip_n3xs_edelaygenmp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_hysteresis.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_urst_sniffer.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_cfg_arbiter.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_scm.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_flock.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_counter.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_phaseshift.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_dynrst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock/src/rtl/verilog/eip_n3xs_cornerblockwrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes/src/rtl/verilog/eip_n3xs_serializer.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo_as.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_oddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_iddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory/src/rtl/verilog/eip_n3xs_xfpga_gen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_logic_eio_wrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_sys_wrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_core_wrapper.v
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_syncrst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_resync.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_oe_gen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_regout_merge.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_inst_port_config.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp/src/rtl/verilog/eip_n3xs_bram_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_dblpump_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_quadpump_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp/src/rtl/verilog/eip_n3xs_brom_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp/src/rtl/verilog/eip_n3xs_brom_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo/src/rtl/verilog/eip_n3xs_scfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo/src/rtl/verilog/eip_n3xs_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_rw.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a_a.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram/src/rtl/verilog/eip_n3xs_afpga_syncram.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps/src/rtl/verilog/eip_n3xs_afpga_shift_taps.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo/src/rtl/verilog/eip_n3xs_afpga_scfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo/src/rtl/verilog/eip_n3xs_afpga_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_clock_mux2.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_phfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_sdp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_tdp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio28g_pma_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio16g_pma_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio_apb_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_vrefcalpad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad_std.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad_std.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr/src/rtl/verilog/eip_n3xs_edelaygenddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp/src/rtl/verilog/eip_n3xs_edelaygenmp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_hysteresis.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_urst_sniffer.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_cfg_arbiter.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_scm.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_flock.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_counter.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_phaseshift.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_dynrst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock/src/rtl/verilog/eip_n3xs_cornerblockwrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes/src/rtl/verilog/eip_n3xs_serializer.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo_as.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_oddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_iddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory/src/rtl/verilog/eip_n3xs_xfpga_gen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_logic_eio_wrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_sys_wrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_core_wrapper.v
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb'
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/standard.sldb'
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv/src/rtl/sverilog/eip_n3xs_clkdiv.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base/src/rtl/sverilog/eip_n3xs_dff_array_base.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp/src/rtl/sverilog/eip_n3xs_dff_sdp_array.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp/src/rtl/sverilog/eip_n3xs_dff_tdp_array.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma_wrapper.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma_wrapper.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_mux.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_arbiter.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb2reg.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/sverilog/eip_n3xs_mgio_configware.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_cmn.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_eq.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_tx.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_qd.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_pm.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal_init.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad_apb.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv:1: The package eip_n3xs_mgio_pkg has already been analyzed. It is being replaced. (VER-26)
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv/src/rtl/sverilog/eip_n3xs_clkdiv.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base/src/rtl/sverilog/eip_n3xs_dff_array_base.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp/src/rtl/sverilog/eip_n3xs_dff_sdp_array.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp/src/rtl/sverilog/eip_n3xs_dff_tdp_array.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma_wrapper.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma_wrapper.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_mux.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_arbiter.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb2reg.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/sverilog/eip_n3xs_mgio_configware.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_cmn.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_eq.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_tx.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_qd.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_pm.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal_init.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad_apb.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv:45: Using default enum base size of 32. (VER-533)
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv:130: Using default enum base size of 32. (VER-533)
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/src/ar.v
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/gtech.db'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_ecellc_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_efac_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_logic_dcmisc'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_edff_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_clk_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_bram_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_core_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_corner_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_nw_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_otp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_logic_eio_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_eio_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_sys_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_m16gp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_m28gp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'gtech'
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Elaborated 1 design.
[O] [run_dc_syn.csh] Current design is now 'ar'.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   ar                          /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library) /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[I] [run_dc_syn.csh] Marking vreftune_top_on/VREF as dont_touch
[I] [run_dc_syn.csh] Marking vreftunebsc_act/A* as dont_touch
[I] [run_dc_syn.csh] Start Preserving semi-intrinsic MTX connectivity...
[I] [run_dc_syn.csh] Done Preserving semi-intrinsic MTX connectivity.
[I] [run_dc_syn.csh] Bypass Constraining Periphery Input Buffer connections.
[I] [run_dc_syn.csh] Bypass Constraining the PLL and its related logic/network. (No PLL found within Design).
[I] [run_dc_syn.csh] Bypass Constraining the CORNER BLOCK and its related logic/network. (No CORNER BLOCK found within Design).
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_elaborate.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_elaborate.ddc'.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Id             Severity         Limit    Occurrences   Suppressed
[O] [run_dc_syn.csh] --------------------------------------------------------------------
[O] [run_dc_syn.csh] DCSH-18     Information             0              1            0
[O] [run_dc_syn.csh] UPF-213         Warning             0              0            0
[O] [run_dc_syn.csh] VER-26          Warning             0              1            0
[O] [run_dc_syn.csh] VER-533         Warning             0              2            0
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Diagnostics summary: 3 warnings, 1 informational
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[O] [run_dc_syn.csh] Information: You already have a 'DC-Ultra-Features' license. (UI-31)
[O] [run_dc_syn.csh] Information: You already have a 'DC-Ultra-Opt' license. (UI-31)
[W] [run_dc_syn.csh] DC-Ultra specified (dc_use_ultra=1) but license checkout failed
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[I] [run_dc_syn.csh] Reading SDC file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/src/ar.sdc
[O] [run_dc_syn.csh] create_clock -period 40.0 -waveform {0.0 20.0} -name clk4
[W] [run_dc_syn.csh] Creating virtual clock named 'clk4' with no sources. (UID-348)
[O] [run_dc_syn.csh] set_input_delay 0.0  -clock [get_clocks {clk4}] -add_delay [get_ports {A*}]
[O] [run_dc_syn.csh] set_input_delay 0.0  -clock [get_clocks {clk4}] -add_delay [get_ports {B*}]
[O] [run_dc_syn.csh] set_output_delay 0.0 -clock [get_clocks {clk4}] -add_delay [get_ports {Z*}]
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_constrained.ddc'.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[O] [run_dc_syn.csh] Information: Evaluating DesignWare library utilization. (UISN-27)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] | DesignWare Building Block Library  |         Version         | Available |
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] | Basic DW Building Blocks           | N-2017.09-DWBB_201709.4 |     *     |
[O] [run_dc_syn.csh] | Licensed DW Building Blocks        | N-2017.09-DWBB_201709.4 |     *     |
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] Operating condition SS_-40T_0807V set on design ar has different process,
[O] [run_dc_syn.csh] voltage and temperatures parameters than the parameters at which target library 
[O] [run_dc_syn.csh] n3xs_logic_dcmisc is characterized. Delays may be inaccurate as a result. (OPT-998)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Pass 1 Mapping
[O] [run_dc_syn.csh]   ------------------------
[O] [run_dc_syn.csh]   Processing 'ar'
[W] [run_dc_syn.csh] The trip points for the library named n3xs_phys_eio_0v807ssn40c differ from those in the library named n3xs_phys_ecellc_0v807ssn40c. (TIM-164)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Updating timing information
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Implementation Selection
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh]   Processing 'ar_DW01_sub_0'
[O] [run_dc_syn.csh]   Processing 'ar_DW01_add_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Mapping Optimizations  (Medium effort)
[O] [run_dc_syn.csh]   -------------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Delay Optimization Phase
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Area-Recovery Phase  (cleanup)
[O] [run_dc_syn.csh]   -----------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15329.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15179.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15089.0      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   15016.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14953.8      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   14891.5      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Optimization Complete
[O] [run_dc_syn.csh]   ---------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Current design is 'ar'.
[I] [run_dc_syn.csh] RAM TRIM - start trimming ram inputs...
[I] [run_dc_syn.csh] RAM TRIM - start trimming ram inputs... Overall trimmed ram ports: 0
[I] [run_dc_syn.csh] Removing unconnected edff_sync/bram/regfile instances
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Loading design 'ar'
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
	  Simplifying Design 'ar'
[I] [run_dc_syn.csh] Done removing unconnected edff_sync/bram/regfile instances
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_compile.ddc'.
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] Operating condition SS_-40T_0807V set on design ar has different process,
[O] [run_dc_syn.csh] voltage and temperatures parameters than the parameters at which target library 
[O] [run_dc_syn.csh] n3xs_logic_dcmisc is characterized. Delays may be inaccurate as a result. (OPT-998)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Pass 1 Mapping  (Incremental)
[O] [run_dc_syn.csh]   ------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Updating timing information
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Mapping Optimizations  (High effort)  (Incremental)
[O] [run_dc_syn.csh]   -------------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Incremental Implementation Selection
[O] [run_dc_syn.csh]   ----------------------------------------------
[O] [run_dc_syn.csh]   Selecting implementations
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2_0'
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Delay Optimization Phase
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:04   14891.5      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
	    0:00:07   14891.5      0.00       0.0       0.0                          
	    0:00:07   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:07   14891.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:07   14891.5      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Optimization Complete
[O] [run_dc_syn.csh]   ---------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_compile_incremental.ddc'.
[I] [run_dc_syn.csh] changing names
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc_hier.v_nodefparams'.
[W] [run_dc_syn.csh] Verilog writer has added 3 nets to module ar using EASIC_UNCONNECTED as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   * (6 designs)               /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db, etc
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library)
[O] [run_dc_syn.csh]                               /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[W] [run_dc_syn.csh] Design 'ar' inherited license information from design 'ar_DW_mult_uns_2'. (DDB-74)
[O] [run_dc_syn.csh] Information: Added key list 'DesignWare' to design 'ar'. (DDB-72)
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final_flat.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[I] [run_dc_syn.csh] DC Defparam Extraction: reading template file: /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/../ephysresynthesis/data/params_logical.txt
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Read supplementary sdc file 
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   ar                          /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library)
[O] [run_dc_syn.csh]                               /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[W] [run_dc_syn.csh] Design has no hierarchy.  No cells can be ungrouped. (UID-228)
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final_flat.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[I] [run_dc_syn.csh] DC Defparam Extraction: reading template file: /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/../ephysresynthesis/data/params_logical.txt
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Thank you...
[I] [run_dc_syn.csh] DC SINGLE_PASS Mode Finished Successfully.
[I] [run_dc_syn.csh] exit code: 0
[I] [run_dc_syn.csh] num errors detected: 0, suppressed: 0, ignored: 0
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Convert Synthesis results
[I] verilog2oa -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa -lib ar_oa -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_dc.v " -defparams -refLibs "ltechlib techlib_lut base_solid_io stechlib" -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/verilog2oa_syn.log -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -view abstract -viewType maskLayout -designPerMod
[O] [verilog2oa] *****************************************************************************
[O] [verilog2oa] Tool:		verilog2oa          22.50.047
[O] [verilog2oa] *****************************************************************************
[O] [verilog2oa] Running: verilog2oa -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/verilog2oa_syn.log -lib ar_oa -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa -refLibs "ltechlib techlib_lut base_solid_io stechlib" -refViews "abstract layout" -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_dc.v" -designPerMod -view abstract -viewType maskLayout -defparams
[O] [verilog2oa] Started: Fri Mar 15 14:45:48 2019 (Hostname: mos018.ru.easic.com)
[O] [verilog2oa] Finished:	verilog2oa
[O] [verilog2oa] Time elapsed:	0.75 seconds
[O] [verilog2oa] CPU Time:	0.152113 seconds
[O] [verilog2oa] System Time:	0.023553 seconds
[O] [verilog2oa] Peak VM:	2719744 bytes
[O] [verilog2oa] Messages:	0 errors, 0 warnings
[I] [verilog2oa] exit code: 0
[I] [verilog2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] [flatten] flatten (version #29, Mar 12 2019 11:49:18) started at Fri Mar 15 14:45:49 2019
[I] [flatten] Command line:  flatten ar_oa ar abstract flat_netlist -leafLibs ltechlib techlib_lut base_solid_io stechlib
[I] [flatten] Using BUF12CRRVTIZ cell as buffer, ports A, IZ.
[I] [flatten] Processed 1 modules
[I] [flatten] flatten finished at Fri Mar 15 14:45:50 2019
[I] [flatten] exit code: 0
[I] [flatten] num errors detected: 0, suppressed: 0, ignored: 0
[O] [def2oa] *****************************************************************************
[O] [def2oa] Tool:		def2oa              22.50.047
[O] [def2oa] *****************************************************************************
[O] [def2oa] Running: def2oa -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/def2oa.log -lib ar_oa -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -refLibs "ltechlib techlib_lut base_solid_io stechlib" -dataModel 1 -def "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/oa_ar.def" -techLib ltechlib -view flat_netlist
[O] [def2oa] Started: Fri Mar 15 14:45:50 2019 (Hostname: mos018.ru.easic.com)
[O] [def2oa] Finished:	def2oa
[O] [def2oa] Time elapsed:	0.69 seconds
[O] [def2oa] CPU Time:	0.058632 seconds
[O] [def2oa] System Time:	0.019875 seconds
[O] [def2oa] Peak VM:	2412544 bytes
[O] [def2oa] Messages:	0 errors, 0 warnings
[I] [def2oa] exit code: 0
[I] [def2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] Restoring defparams after synthesis started
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/logical/techlib: version Wed Feb 25 02:36:37 2015
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa: library ar_oa, view flat_netlist, version Fri Mar 15 14:45:50 2019
[I] [eco2oa] Tool : eco2oa  Version : 21640  Build date : Jul 16 2018 16:03:46
[I] [eco2oa] Local time : Fri Mar 15 14:45:51 2019
[I] [eco2oa] Running : eco2oa -ecoFileName /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/defparam_eco.tcl -oaLibName ar_oa -topModule ar -origViewName flat_netlist -newViewName synthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/restore_defparams_eco.log 
[I] [eco2oa] Loading eco list...
[I] [eco2oa] open OA design ...
[I] [eco2oa] apply eco on OA block...
[I] [eco2oa] commiting eco changes to OA...
[I] [eco2oa] eco applied successfully !!!
[I] [eco2oa] exit code: 0
[I] [eco2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] Defparams after synthesis were restored
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Start oa2rdb conversion on OA view synthesis
[I] Read tech parameters for corner 0v807ssn40
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 14:45:51 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2rdb.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2rdb.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] Reading OA technology libraries
[I] [ephysresynthesis]   Reading library ltechlib from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/techlib
[I] [ephysresynthesis]   Reading library techlib_lut from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/techlib_lut
[I] [ephysresynthesis]   Reading library base_solid_io from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/base_solid_io
[I] [ephysresynthesis]   Reading library stechlib from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/stechlib
[I] [ephysresynthesis]   Reading defparams from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/params_logical.txt
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis] Reading OA design /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa/ar/synthesis
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (1, 1)
[I] [ephysresynthesis]   Ports = 135
[I] [ephysresynthesis]   Instances = 1655
[I] [ephysresynthesis]   Nets = 2291
[I] [ephysresynthesis]   Intrinsic nets = 135, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 25/4867
[I] [ephysresynthesis] Reading simulation models /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xssim.v
[I] [ephysresynthesis] Reading simulation models /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xssim_semi.v
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/synthesis/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 14:45:54 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] oa2rdb conversion completed
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/lib_ar.defs
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/logical/techlib: version Wed Feb 25 02:36:37 2015
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa: library ar_oa, view synthesis, version Fri Mar 15 14:45:51 2019
[I] execApp rdbeconfig --userLibName snapshots --userDesignName ar --userViewName synthesis --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --deviceType full --userDevice N3XST150 --package FC150 --task initial_drc_only --skipSpefConfig --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --maxMessagePerId 50 --logFile initial_drc.log --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --reducedLib --technology gp --por off --padLess --ntsd=off --ntsd_east=off --jtag_power=3.3 --jtag=off --jtagSelect=JTAG_MODE_0111 --proceedOnErrors
[I] [rdbeconfig] *********************************************************************
[I] [rdbeconfig] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] [rdbeconfig] Econfig command options            :  --logFile initial_drc.log --userLibName snapshots --userDesignName ar --userViewName synthesis --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task initial_drc_only --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --jtag off --jtag_power 3.3 --por off --ntsd off --ntsd_east off --padLess --reducedLib --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] [rdbeconfig] Create user design oa              : 0
[I] [rdbeconfig] User lib name                      : snapshots
[I] [rdbeconfig] User view name                     : synthesis
[I] [rdbeconfig] User libDefsFile                   : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs
[I] [rdbeconfig] User design name                   : ar
[I] [rdbeconfig] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir
[I] [rdbeconfig] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [rdbeconfig] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [rdbeconfig] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] [rdbeconfig] Device name                        : n3xst150f
[I] [rdbeconfig] Device type                        : full
[I] [rdbeconfig] User device name                   : N3XST150
[I] [rdbeconfig] Package name                       : FC150
[I] [rdbeconfig] Task needs to be done              : initial_drc_only
[I] [rdbeconfig] Pad less design                    : true
[I] [rdbeconfig] Ntsd(west) option                  : off
[I] [rdbeconfig] Ntsd(east) option                  : off
[I] [rdbeconfig] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] [rdbeconfig] Power optimized config             : No
[I] [rdbeconfig] *********************************************************************
[I] [rdbeconfig] Found multi chip pintable
[I] [rdbeconfig] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] [rdbeconfig] Unclassified P/G class for pin VCC_TR, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VPP_TR, created new class
[I] [rdbeconfig] *******************************************************************************
[I] [rdbeconfig] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] [rdbeconfig] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] [rdbeconfig] *******************************************************************************
[I] [rdbeconfig] Loading oa design.
[I] [rdbeconfig] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [rdbeconfig] Setting device name = n3xst150f
[I] [rdbeconfig] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [rdbeconfig] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/../snapshots/ar/synthesis/layout.rdb
[I] [rdbeconfig] Reading technology libraries
[I] [rdbeconfig]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ar
[I] [rdbeconfig]   Ports = 135
[I] [rdbeconfig]   Instances = 1655
[I] [rdbeconfig]   Nets = 2291
[I] [rdbeconfig]   Intrinsic nets = 135, don't touch nets = 0
[I] [rdbeconfig]   Properties/values = 25/4867
[I] [rdbeconfig] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [rdbeconfig] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [rdbeconfig] Setting register legalization data = register_legalization.data
[I] [rdbeconfig] Loading hier device from snapshot
[I] [rdbeconfig] Reading technology libraries
[I] [rdbeconfig]   Modules = 189, sites = 189, properties/values = 3/76
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = n3xst150f
[I] [rdbeconfig]   Outline = (0, 0) - (3772260, 4413560)
[I] [rdbeconfig]   Ports = 278
[I] [rdbeconfig]   Instances = 53947
[I] [rdbeconfig]   Nets = 118001
[I] [rdbeconfig]   Intrinsic nets = 114427, don't touch nets = 0
[I] [rdbeconfig]   Properties/values = 5/78
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkcore_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (118000, 69800)
[I] [rdbeconfig]   Ports = 435
[I] [rdbeconfig]   Instances = 345
[I] [rdbeconfig]   Nets = 450
[I] [rdbeconfig]   Intrinsic nets = 448, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (13500, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap_b
[I] [rdbeconfig]   Outline = (0, 0) - (19890, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap_t
[I] [rdbeconfig]   Outline = (0, 0) - (19890, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkhs_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 18820)
[I] [rdbeconfig]   Ports = 296
[I] [rdbeconfig]   Instances = 1199
[I] [rdbeconfig]   Nets = 298
[I] [rdbeconfig]   Intrinsic nets = 296, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkio_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (91220, 69800)
[I] [rdbeconfig]   Ports = 14
[I] [rdbeconfig]   Instances = 266
[I] [rdbeconfig]   Nets = 23
[I] [rdbeconfig]   Intrinsic nets = 21, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkior_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (91220, 69800)
[I] [rdbeconfig]   Ports = 14
[I] [rdbeconfig]   Instances = 266
[I] [rdbeconfig]   Nets = 23
[I] [rdbeconfig]   Intrinsic nets = 21, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ehsgenblock_rt
[I] [rdbeconfig]   Outline = (0, 0) - (25220, 23540)
[I] [rdbeconfig]   Ports = 2
[I] [rdbeconfig]   Instances = 75
[I] [rdbeconfig]   Nets = 4
[I] [rdbeconfig]   Intrinsic nets = 2, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ehsvtile_rt
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 61430)
[I] [rdbeconfig]   Instances = 148
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eioclkmotifc10_cntrl
[I] [rdbeconfig]   Outline = (0, 0) - (40709, 321000)
[I] [rdbeconfig]   Ports = 646
[I] [rdbeconfig]   Instances = 1919
[I] [rdbeconfig]   Nets = 648
[I] [rdbeconfig]   Intrinsic nets = 646, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eiomotifc10_cntrl
[I] [rdbeconfig]   Outline = (0, 0) - (40709, 321000)
[I] [rdbeconfig]   Ports = 646
[I] [rdbeconfig]   Instances = 1919
[I] [rdbeconfig]   Nets = 648
[I] [rdbeconfig]   Intrinsic nets = 646, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = mhsbarc9
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 7260)
[I] [rdbeconfig]   Ports = 296
[I] [rdbeconfig]   Instances = 34
[I] [rdbeconfig]   Nets = 298
[I] [rdbeconfig]   Intrinsic nets = 296, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = smotifc10
[I] [rdbeconfig]   Outline = (0, 0) - (91532, 321000)
[I] [rdbeconfig]   Ports = 12
[I] [rdbeconfig]   Instances = 4237
[I] [rdbeconfig]   Nets = 14
[I] [rdbeconfig]   Intrinsic nets = 12, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = dft_invh_blk_row_240
[I] [rdbeconfig]   Outline = (0, 0) - (5000, 33600)
[I] [rdbeconfig]   Instances = 48
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = dft_invv_blk2_row_240
[I] [rdbeconfig]   Outline = (0, 0) - (30888, 3792)
[I] [rdbeconfig]   Instances = 24
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Done
[I] [rdbeconfig] Populating chip hier structure
[I] [rdbeconfig] Done
[I] [rdbeconfig] Device version 'd'
[I] [rdbeconfig] Doing simple design rule checks.
[I] [rdbeconfig] Number of checks 16, max.threads=8
[I] [rdbeconfig]   check hanging ports
[W] [rdbeconfig] (60) User design port<Z[0]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[1]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[2]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[3]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[4]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[5]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[6]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[7]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[8]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[9]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[10]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[11]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[12]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[13]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[14]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[15]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[16]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[17]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[18]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[19]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[20]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[21]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[22]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[23]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[24]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[25]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[26]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[27]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[28]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[29]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[30]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[31]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[32]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[0]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[1]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[2]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[3]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[4]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[5]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[6]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[7]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[8]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[9]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[10]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[11]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[12]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[13]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[14]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[15]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[16]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A2[0]> is not connected to any pad instance.
[W] [rdbeconfig] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I] [rdbeconfig]   check nets
[W] [rdbeconfig] (63) Hanging constant net in the design: EASIC_TIE0.
[W] [rdbeconfig] (63) Hanging constant net in the design: EASIC_TIE1.
[W] [rdbeconfig] (63) Hanging constant net in the design: tie0.
[W] [rdbeconfig] (63) Hanging constant net in the design: tie1.
[I] [rdbeconfig]   check routable input pins
[I] [rdbeconfig]   check PLL out pins
[I] [rdbeconfig]   check types pins by patterns
[I] [rdbeconfig]   check top ports names unique
[I] [rdbeconfig]   check edlygenddr4s
[I] [rdbeconfig]     checked 0/0 edlygenddr4s
[I] [rdbeconfig]   check intrinsic pins tieoff
[I] [rdbeconfig]     checked 0 pins
[I] [rdbeconfig] Check MGIO top nets
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check MGIOs IDDQ pin connection
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check MGIOs AREFENABLE pin connection
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check unconnected instances
[I] [rdbeconfig] Done for 0 instances
[I] [rdbeconfig] Check matching of edff and eclkgate polarity
[I] [rdbeconfig] Check dcdl types for used device
[I] [rdbeconfig] Check DCDL instances connection to mrx*/mtx*
[I] [rdbeconfig] Done for 0 instances
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check temperature diodes pins for bounding out
[I] [rdbeconfig] Done for 0 diodes
[I] [rdbeconfig] Check BRAM/REGFILE for clock gate path
[I] [rdbeconfig]   checked 0 instances
[I] [rdbeconfig] Done
[I] [rdbeconfig] Mixed nets check
[I] [rdbeconfig]   checked 2287/2291 nets
[I] [rdbeconfig] Done
[W] [rdbeconfig] Corner block not instantiated in design
[I] [rdbeconfig] Doing all io drcs.
[I] [rdbeconfig]   check top ports connections
[I] [rdbeconfig]   done for 135 top ports
[I] [rdbeconfig]   check IO pad connections
[I] [rdbeconfig]   done for 0 IO instances
[I] [rdbeconfig]   check WKE connections
[I] [rdbeconfig]   check odt configuration
[I] [rdbeconfig]   done
[I] [rdbeconfig]   check COMP_UPD/COMP_EN
[I] [rdbeconfig]     checked 0/0 IO pads
[I] [rdbeconfig]   check inout direction for IO
[I] [rdbeconfig] Done
[I] [rdbeconfig]   check LVDS output pads
[I] [rdbeconfig] Check design nets and instances name conflicts
[I] [rdbeconfig] Number of task 2, max.threads=2
[I] [rdbeconfig] done
[I] [rdbeconfig] Check device nets and instances name conflicts
[I] [rdbeconfig] Number of task 2, max.threads=2
[I] [rdbeconfig] done
[I] [rdbeconfig] Printing status of all drc checks
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | ID | Check Type            | Status  |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | 0  | Simple DRC check      | PASS    |
[I] [rdbeconfig] | 1  | IO check              | PASS    |
[I] [rdbeconfig] | 2  | Intrinsic conn check  | PASS    |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | 3  | All checks            | PASS    |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] Memory used : 0.5 Gb
[I] [rdbeconfig] Time Elapsed             : 2s
[O] [rdbeconfig] 
[O] [rdbeconfig] 
[O] [rdbeconfig] Thank you for using eASIC design tools.
[O] [rdbeconfig] 
[I] [rdbeconfig] exit code: 0
[I] [rdbeconfig] num errors detected: 0, suppressed: 0, ignored: 0
[I] Initial DRC finished
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Preplacement (before FP)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 14:45:56 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_prefp.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_prefp.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 8311
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] [eplacer] Wall time: Fri Mar 15 14:46:06 2019 1552650366
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/synthesis/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Ports = 135
[I] [eplacer]   Instances = 1655
[I] [eplacer]   Nets = 2291
[I] [eplacer]   Intrinsic nets = 135, don't touch nets = 0
[I] [eplacer]   Properties/values = 25/4867
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/ar.flatten.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 14:46:20 2019 1552650380
[I] [eplacer] Memory used: 0.68 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 14:46:20 2019 1552650380
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Pad inferring is off
[I] [eplacer] No custom procedures registered at stage prepacking
[I] [eplacer] Start mapping DCDLs cells according to control pin connections
[I] [eplacer] Total number of DCDLs in the netlist: 0. Number of replaced: 0
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 14:46:20 2019 1552650380
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:46:20 2019 1552650380
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Running device fitter
[I] [eplacer]   Printing fitter report /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/drc_ar_N3XST150_fit.txt
[I] [eplacer]   Design ar fits in the selected device/package N3XST150_FC150
[I] [eplacer] Wall time: Fri Mar 15 14:46:21 2019 1552650381
[I] [eplacer] Memory used: 0.79 Gb
[I] [eplacer] Worst Slack:   35.89 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       6902, reg =          0, log =       6902
[I] [eplacer]   Less  35.99: reg+log =   3.288902, reg =       -nan, log =   3.288902
[I] [eplacer]   Less  36.09: reg+log =  10.620111, reg =       -nan, log =  10.620111
[I] [eplacer]   Less  36.19: reg+log =  14.575486, reg =       -nan, log =  14.575486
[I] [eplacer]   Less  36.29: reg+log =  20.486814, reg =       -nan, log =  20.486814
[I] [eplacer]   Less  36.39: reg+log =  25.586786, reg =       -nan, log =  25.586786
[I] [eplacer]   Less  36.49: reg+log =  30.092728, reg =       -nan, log =  30.092728
[I] [eplacer]   Less  36.59: reg+log =  35.120255, reg =       -nan, log =  35.120255
[I] [eplacer]   Less  36.69: reg+log =  40.162270, reg =       -nan, log =  40.162270
[I] [eplacer]   Less  36.79: reg+log =  45.349174, reg =       -nan, log =  45.349174
[I] [eplacer]   Less  36.89: reg+log =  50.217331, reg =       -nan, log =  50.217331
[I] [eplacer]   Less  36.99: reg+log =  55.795418, reg =       -nan, log =  55.795418
[I] [eplacer]   Less  37.09: reg+log =  60.591133, reg =       -nan, log =  60.591133
[I] [eplacer]   Less  37.19: reg+log =  65.010139, reg =       -nan, log =  65.010139
[I] [eplacer]   Less  37.29: reg+log =  69.110405, reg =       -nan, log =  69.110405
[I] [eplacer]   Less  37.39: reg+log =  72.761520, reg =       -nan, log =  72.761520
[I] [eplacer]   Less  37.49: reg+log =  76.151840, reg =       -nan, log =  76.151840
[I] [eplacer]   Less  37.59: reg+log =  79.368301, reg =       -nan, log =  79.368301
[I] [eplacer]   Less  37.69: reg+log =  82.599243, reg =       -nan, log =  82.599243
[I] [eplacer]   Less  37.79: reg+log =  85.047813, reg =       -nan, log =  85.047813
[I] [eplacer]   Less  37.89: reg+log =  87.684723, reg =       -nan, log =  87.684723
[I] [eplacer]   Less  37.99: reg+log =  89.408867, reg =       -nan, log =  89.408867
[I] [eplacer]   Less  38.09: reg+log =  90.799767, reg =       -nan, log =  90.799767
[I] [eplacer]   Less  38.19: reg+log =  92.393509, reg =       -nan, log =  92.393509
[I] [eplacer]   Less  38.29: reg+log =  93.972763, reg =       -nan, log =  93.972763
[I] [eplacer]   Less  38.39: reg+log =  95.363663, reg =       -nan, log =  95.363663
[I] [eplacer]   Less  38.49: reg+log =  96.638657, reg =       -nan, log =  96.638657
[I] [eplacer]   Less  38.59: reg+log =  97.667343, reg =       -nan, log =  97.667343
[I] [eplacer]   Less  38.69: reg+log =  98.145470, reg =       -nan, log =  98.145470
[I] [eplacer]   Less  38.79: reg+log =  98.725006, reg =       -nan, log =  98.725006
[I] [eplacer]   Less  38.89: reg+log =  98.913361, reg =       -nan, log =  98.913361
[I] [eplacer]   Less  38.99: reg+log =  99.087219, reg =       -nan, log =  99.087219
[I] [eplacer]   Less  39.09: reg+log =  99.203125, reg =       -nan, log =  99.203125
[I] [eplacer]   Less  39.19: reg+log =  99.507393, reg =       -nan, log =  99.507393
[I] [eplacer]   Less  39.29: reg+log =  99.695740, reg =       -nan, log =  99.695740
[I] [eplacer]   Less  39.39: reg+log =  99.724716, reg =       -nan, log =  99.724716
[I] [eplacer]   Less  39.49: reg+log =  99.826141, reg =       -nan, log =  99.826141
[I] [eplacer]   Less  39.59: reg+log =  99.855110, reg =       -nan, log =  99.855110
[I] [eplacer]   Less  39.69: reg+log =  99.927559, reg =       -nan, log =  99.927559
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_initial_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_initial_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_initial_all_violators_verbose.rpt
[I] [eplacer] Wall time: Fri Mar 15 14:46:21 2019 1552650381
[I] [eplacer] Memory used: 0.79 Gb
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer]   0 (out of 81) buffers/inverters removed
[I] [eplacer] Temporary removed property don't touch of 0 nets
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer] Restored property don't touch of 0 nets
[I] [eplacer] Initializing logic cells functionality structures
[I] [eplacer] Merging LUT cell types: 104 into 11
[I] [eplacer] Initializing ecell map (231624 sites, 0 rsc types)
[I] [eplacer] Initializing rtbuf map (0 sites)
[I] [eplacer] Initializing mnbuf map (0 sites)
[I] [eplacer] Initializing erbuf map (576 sites)
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer]   reset region groups
[I] [eplacer]   load region groups
[I] [eplacer] Motif matrix 72 x 18
[I] [eplacer] Bram matrix 9 x 14
[I] [eplacer] Reg file matrix 9 x 14
[I] [eplacer] Initializing edff map (77040 sites, 40-60 per group, 5 rsc types (1 group occ))
[I] [eplacer] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [eplacer]   Supported logical module number = 102, with defparams = 0
[I] [eplacer] Constant nets optimization procedure is started.
[I] [eplacer] Assigning initial expressions to nets in design...
[I] [eplacer] Topological order net traversal is started.
[I] [eplacer] Detected 0 synchronizers of 0 registers
[I] [eplacer] Initializing repeaters list
[I] [eplacer]   Detected buffer efa_bufc: I_CI->O_CO
[I] [eplacer]   Detected buffer BUF12V1CRRVTIY: D->IY
[I] [eplacer]   Detected inverter INVX2CRRVTZ: A->Z
[I] [eplacer]   Detected inverter INVD2CRRVTIZ: IA->IZ
[I] [eplacer]   Detected buffer BUF24CRRVTZ: IA->Z
[I] [eplacer]   Detected inverter INVX4CRRVTZ: A->Z
[I] [eplacer]   Detected inverter efa_invc: I_CI->O_S
[I] [eplacer]   Detected inverter INVD2V1CRRVTIY: IB->IY
[I] [eplacer]   Detected buffer BUF12CRRVTIZ: A->IZ
[I] [eplacer]   Detected inverter INVX2V1CRRVTY: D->Y
[I] [eplacer]   Detected inverter efa_inv: A->Z
[I] [eplacer] Constant nets optimization is completed, 1 instances have been optimized in total.
[I] [eplacer] Replacement statistics:
	( XORX1CRRVTY ) -> ( XORX1CRRVTY ): 1
	
[I] [eplacer] Started tail removing procedure
[I] [eplacer] Tail removing finished
[I] [eplacer] Wall time: Fri Mar 15 14:46:22 2019 1552650382
[I] [eplacer] Memory used: 0.85 Gb
[I] [eplacer] Buffer inserted on top level port Z[0]
[I] [eplacer] Buffer inserted on top level port Z[1]
[I] [eplacer] Buffer inserted on top level port Z[2]
[I] [eplacer] Buffer inserted on top level port Z[3]
[I] [eplacer] Buffer inserted on top level port Z[4]
[I] [eplacer] Buffer inserted on top level port Z[5]
[I] [eplacer] Buffer inserted on top level port Z[6]
[I] [eplacer] Buffer inserted on top level port Z[7]
[I] [eplacer] Buffer inserted on top level port Z[8]
[I] [eplacer] Buffer inserted on top level port Z[9]
[I] [eplacer] Buffer inserted on top level port Z[10]
[I] [eplacer] Buffer inserted on top level port Z[11]
[I] [eplacer] Buffer inserted on top level port Z[12]
[I] [eplacer] Buffer inserted on top level port Z[13]
[I] [eplacer] Buffer inserted on top level port Z[14]
[I] [eplacer] Buffer inserted on top level port Z[15]
[I] [eplacer] Buffer inserted on top level port Z[16]
[I] [eplacer] Buffer inserted on top level port Z[17]
[I] [eplacer] Buffer inserted on top level port Z[18]
[I] [eplacer] Buffer inserted on top level port Z[19]
[I] [eplacer] Buffer inserted on top level port Z[20]
[I] [eplacer] Buffer inserted on top level port Z[21]
[I] [eplacer] Buffer inserted on top level port Z[22]
[I] [eplacer] Buffer inserted on top level port Z[23]
[I] [eplacer] Buffer inserted on top level port Z[24]
[I] [eplacer] Buffer inserted on top level port Z[25]
[I] [eplacer] Buffer inserted on top level port Z[26]
[I] [eplacer] Buffer inserted on top level port Z[27]
[I] [eplacer] Buffer inserted on top level port Z[28]
[I] [eplacer] Buffer inserted on top level port Z[29]
[I] [eplacer] Buffer inserted on top level port Z[30]
[I] [eplacer] Buffer inserted on top level port Z[31]
[I] [eplacer] Buffer inserted on top level port Z[32]
[I] [eplacer] Buffer inserted on top level port A1[0]
[I] [eplacer] Buffer inserted on top level port A1[1]
[I] [eplacer] Buffer inserted on top level port A1[2]
[I] [eplacer] Buffer inserted on top level port A1[3]
[I] [eplacer] Buffer inserted on top level port A1[4]
[I] [eplacer] Buffer inserted on top level port A1[5]
[I] [eplacer] Buffer inserted on top level port A1[6]
[I] [eplacer] Buffer inserted on top level port A1[7]
[I] [eplacer] Buffer inserted on top level port A1[8]
[I] [eplacer] Buffer inserted on top level port A1[9]
[I] [eplacer] Buffer inserted on top level port A1[10]
[I] [eplacer] Buffer inserted on top level port A1[11]
[I] [eplacer] Buffer inserted on top level port A1[12]
[I] [eplacer] Buffer inserted on top level port A1[13]
[I] [eplacer] Buffer inserted on top level port A1[14]
[I] [eplacer] Buffer inserted on top level port A1[15]
[I] [eplacer] Buffer inserted on top level port A1[16]
[I] [eplacer] Buffer inserted on top level port A2[0]
[I] [eplacer] Buffer inserted on top level port A2[1]
[I] [eplacer] Buffer inserted on top level port A2[2]
[I] [eplacer] Buffer inserted on top level port A2[3]
[I] [eplacer] Buffer inserted on top level port A2[4]
[I] [eplacer] Buffer inserted on top level port A2[5]
[I] [eplacer] Buffer inserted on top level port A2[6]
[I] [eplacer] Buffer inserted on top level port A2[7]
[I] [eplacer] Buffer inserted on top level port A2[8]
[I] [eplacer] Buffer inserted on top level port A2[9]
[I] [eplacer] Buffer inserted on top level port A2[10]
[I] [eplacer] Buffer inserted on top level port A2[11]
[I] [eplacer] Buffer inserted on top level port A2[12]
[I] [eplacer] Buffer inserted on top level port A2[13]
[I] [eplacer] Buffer inserted on top level port A2[14]
[I] [eplacer] Buffer inserted on top level port A2[15]
[I] [eplacer] Buffer inserted on top level port A2[16]
[I] [eplacer] Buffer inserted on top level port A3[0]
[I] [eplacer] Buffer inserted on top level port A3[1]
[I] [eplacer] Buffer inserted on top level port A3[2]
[I] [eplacer] Buffer inserted on top level port A3[3]
[I] [eplacer] Buffer inserted on top level port A3[4]
[I] [eplacer] Buffer inserted on top level port A3[5]
[I] [eplacer] Buffer inserted on top level port A3[6]
[I] [eplacer] Buffer inserted on top level port A3[7]
[I] [eplacer] Buffer inserted on top level port A3[8]
[I] [eplacer] Buffer inserted on top level port A3[9]
[I] [eplacer] Buffer inserted on top level port A3[10]
[I] [eplacer] Buffer inserted on top level port A3[11]
[I] [eplacer] Buffer inserted on top level port A3[12]
[I] [eplacer] Buffer inserted on top level port A3[13]
[I] [eplacer] Buffer inserted on top level port A3[14]
[I] [eplacer] Buffer inserted on top level port A3[15]
[I] [eplacer] Buffer inserted on top level port A3[16]
[I] [eplacer] Buffer inserted on top level port B1[0]
[I] [eplacer] Buffer inserted on top level port B1[1]
[I] [eplacer] Buffer inserted on top level port B1[2]
[I] [eplacer] Buffer inserted on top level port B1[3]
[I] [eplacer] Buffer inserted on top level port B1[4]
[I] [eplacer] Buffer inserted on top level port B1[5]
[I] [eplacer] Buffer inserted on top level port B1[6]
[I] [eplacer] Buffer inserted on top level port B1[7]
[I] [eplacer] Buffer inserted on top level port B1[8]
[I] [eplacer] Buffer inserted on top level port B1[9]
[I] [eplacer] Buffer inserted on top level port B1[10]
[I] [eplacer] Buffer inserted on top level port B1[11]
[I] [eplacer] Buffer inserted on top level port B1[12]
[I] [eplacer] Buffer inserted on top level port B1[13]
[I] [eplacer] Buffer inserted on top level port B1[14]
[I] [eplacer] Buffer inserted on top level port B1[15]
[I] [eplacer] Buffer inserted on top level port B1[16]
[I] [eplacer] Buffer inserted on top level port B2[0]
[I] [eplacer] Buffer inserted on top level port B2[1]
[I] [eplacer] Buffer inserted on top level port B2[2]
[I] [eplacer] Buffer inserted on top level port B2[3]
[I] [eplacer] Buffer inserted on top level port B2[4]
[I] [eplacer] Buffer inserted on top level port B2[5]
[I] [eplacer] Buffer inserted on top level port B2[6]
[I] [eplacer] Buffer inserted on top level port B2[7]
[I] [eplacer] Buffer inserted on top level port B2[8]
[I] [eplacer] Buffer inserted on top level port B2[9]
[I] [eplacer] Buffer inserted on top level port B2[10]
[I] [eplacer] Buffer inserted on top level port B2[11]
[I] [eplacer] Buffer inserted on top level port B2[12]
[I] [eplacer] Buffer inserted on top level port B2[13]
[I] [eplacer] Buffer inserted on top level port B2[14]
[I] [eplacer] Buffer inserted on top level port B2[15]
[I] [eplacer] Buffer inserted on top level port B2[16]
[I] [eplacer] Buffer inserted on top level port B3[0]
[I] [eplacer] Buffer inserted on top level port B3[1]
[I] [eplacer] Buffer inserted on top level port B3[2]
[I] [eplacer] Buffer inserted on top level port B3[3]
[I] [eplacer] Buffer inserted on top level port B3[4]
[I] [eplacer] Buffer inserted on top level port B3[5]
[I] [eplacer] Buffer inserted on top level port B3[6]
[I] [eplacer] Buffer inserted on top level port B3[7]
[I] [eplacer] Buffer inserted on top level port B3[8]
[I] [eplacer] Buffer inserted on top level port B3[9]
[I] [eplacer] Buffer inserted on top level port B3[10]
[I] [eplacer] Buffer inserted on top level port B3[11]
[I] [eplacer] Buffer inserted on top level port B3[12]
[I] [eplacer] Buffer inserted on top level port B3[13]
[I] [eplacer] Buffer inserted on top level port B3[14]
[I] [eplacer] Buffer inserted on top level port B3[15]
[I] [eplacer] Buffer inserted on top level port B3[16]
[I] [eplacer] Inserted 135 buffers on top level ports, setting dont touch on top port nets.
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] <00:00:26> Running preplacement DFT insertion (N3XS version)
[I] [eplacer] Initializing modules from library (n3xs version)...
[I] [eplacer] local clock nor : NR2X2CRRVTZ
[I] [eplacer] local clock and : AND3X2CRRVTIZ
[I] [eplacer] local clock andor : AO31X2CRRVTIZ
[I] [eplacer] clkgate mux : MUX21X2CRRVTIY
[I] [eplacer] and cell : AND2X1X2CRRVTIZ
[I] [eplacer] or cell : OR2X1X2CRRVTIZ
[I] [eplacer] nand cell : ND2X2CRRVTZ
[I] [eplacer] inv cell : INVX2CRRVTZ
[I] [eplacer] observation flop : edff
[I] [eplacer] reset disabling flop : edff
[I] [eplacer] capture enabling flop : edff
[I] [eplacer] pos clkgenloc as gate : eclkgenloc_dis1
[I] [eplacer] neg clkgenloc as gate : eclkgenloc_dis0
[I] [eplacer] occ clock inv : eclkinv_on
[I] [eplacer] occ clock inv (ver B) : eclkinv1b_on
[I] [eplacer] clk bbuf (as buf) : ebbuf_buf
[I] [eplacer] clk bbuf (as inv) : ebbuf_inv
[I] [eplacer] logical rtap : edff_rtap
[I] [eplacer] Split buffers insertion for heterogeneous DFT domains is started.
[I] [eplacer] Split buffers insertion for heterogeneous DFT domains is done.
[I] [eplacer] Intercepting MGIO TXSYSCLK clocks...
[I] [eplacer] Done MGIO TXSYSCLK clocks interception
[I] [eplacer] <00:00:00> Preplacement DFT insertion done
[I] [eplacer] Initializing modules from library (n3xs version)...
[I] [eplacer] local clock nor : NR2X2CRRVTZ
[I] [eplacer] local clock and : AND3X2CRRVTIZ
[I] [eplacer] local clock andor : AO31X2CRRVTIZ
[I] [eplacer] clkgate mux : MUX21X2CRRVTIY
[I] [eplacer] and cell : AND2X1X2CRRVTIZ
[I] [eplacer] or cell : OR2X1X2CRRVTIZ
[I] [eplacer] nand cell : ND2X2CRRVTZ
[I] [eplacer] inv cell : INVX2CRRVTZ
[I] [eplacer] observation flop : edff
[I] [eplacer] reset disabling flop : edff
[I] [eplacer] capture enabling flop : edff
[I] [eplacer] pos clkgenloc as gate : eclkgenloc_dis1
[I] [eplacer] neg clkgenloc as gate : eclkgenloc_dis0
[I] [eplacer] occ clock inv : eclkinv_on
[I] [eplacer] occ clock inv (ver B) : eclkinv1b_on
[I] [eplacer] clk bbuf (as buf) : ebbuf_buf
[I] [eplacer] clk bbuf (as inv) : ebbuf_inv
[I] [eplacer] logical rtap : edff_rtap
[I] [eplacer] Skip bram2bram paths interception for N3XS device
[I] [eplacer] Wall time: Fri Mar 15 14:46:22 2019 1552650382
[I] [eplacer] Memory used: 0.85 Gb
[I] [eplacer] Pruning clock macros
[I] [eplacer]   0 clock macros removed
[I] [eplacer] Wall time: Fri Mar 15 14:46:22 2019 1552650382
[I] [eplacer] Memory used: 0.85 Gb
[I] [eplacer] Reordering clock macros
[I] [eplacer] Temporary removed property don't touch of 135 nets
[I] [eplacer]   0 clock macros reordered
[I] [eplacer] Restored property don't touch of 135 nets
[I] [eplacer] Wall time: Fri Mar 15 14:46:22 2019 1552650382
[I] [eplacer] Memory used: 0.85 Gb
[I] [eplacer] Star clock configuration. Large set/reset net erbuf infering threshold is 5000
[I] [eplacer] Configuring clocks
[I] [eplacer] Temporary removed property don't touch of 135 nets
[I] [eplacer] Inserting erbufs on MGIO clock outputs
[I] [eplacer] Removing clock inverters
[I] [eplacer] Identifying clock sources
[I] [eplacer]   0 clock sources found
[I] [eplacer] Inserting erbuf
[I] [eplacer] Identifying large reset nets  clock sources
[I] [eplacer]   0 erbufs are assigned on set/reset nets
[I] [eplacer] Inserting erbuf
[I] [eplacer] Inserting eclkrtap 
[I] [eplacer] Restored property don't touch of 135 nets
[I] [eplacer] Wall time: Fri Mar 15 14:46:22 2019 1552650382
[I] [eplacer] Memory used: 0.85 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:46:22 2019 1552650382
[I] [eplacer] Memory used: 0.85 Gb
[I] [eplacer] Saving sdc file ar.preplacement.sdc
[I] [eplacer] Saving verilog file ar.preplacement.v
[I] [eplacer] Saving snapshot ../snapshots/ar/preplacement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/preplacement/dn_clone_guide.tcl
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 14:46:23 2019 1552650383
[I] [eplacer] Memory used: 0.85 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:15
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:15
[I] [eplacer] Elapsed time:   0:00:27
[I] [eplacer] eplacer finished at Fri Mar 15 14:46:23 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Preplacement finished successfully
[I] Fitter finished successfully
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Checking out EPLACER license ...
[I] 14:46:35 Starting ERA ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Detected changes in file list. Raising events.
[I] Detected changes in option list. Raising events.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Ports = 135
[I]   Instances = 1788
[I]   Nets = 2422
[I]   Intrinsic nets = 135, don't touch nets = 135
[I]   Properties/values = 30/5003
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.preplacement.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Setting all clocks ideal
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] 14:46:49 Loading eplanner engine ...
[I] Design architechture is 28nm_n3xs
[I] Use pintable file '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv'
[I] Start loading nets
[I] Start building full site list
[I] Created power net 'tie1'
[I] Created ground net 'tie0'
[I] Got 2422 nets (load time 0.02 sec)
[I] Got 1794 cells from design (load time 0.02 sec)
[I] Start detect clock nets
[I] Detected 0 clock nets (load time 0.28 sec)
[I] 100061 sites were skipped (NO_DISPLAY)
[I] Got 475151 sites from device (load time 0.91 sec)
[I] Start to detect cell assignments
[I] Detected 0/0 assigned cells (time 0.01 sec)
[I] There are 6 VREF banks
[I] There are 1 DQ groups
[I] There are 12 VCCIO banks
[I] There are 2 VCCPD banks
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/ioinfo.txt
[I] 278 device pins
[I] Set VCCIO bank HV00W as high voltage bank
[I] Set VCCIO bank HV00E as high voltage bank
[I] Set VCCIO bank HV01E as high voltage bank
[I] 222 pins are available in the package (including 5 jtag pins)
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n2x_sso_spec_fc_m.csv: version 'Id: sso#n2x_sso_spec_fc.csv,v 1.2 2010-04-06 09:23:09+08 yklee Exp '
[I] 14:46:50 ERA is about to start. Please wait
[C] irt_add_region -coords {1315767 451054 1411257 769223} -hardness hard -name eRegion0 -relation exclusive -type normal 
[I] Region eRegion0 aligned to {1316530 449240 1408062 770240}
[C] irt_assign_region -hier_instance {{A1[0]_TB} {A1[1]_TB} {A1[2]_TB} {A1[3]_TB} {A1[4]_TB} {A1[5]_TB} {A1[6]_TB} {A1[7]_TB} {A1[8]_TB} {A1[9]_TB} {A1[10]_TB} {A1[11]_TB} {A1[12]_TB} {A1[13]_TB} {A1[14]_TB} {A1[15]_TB} {A1[16]_TB} {A2[0]_TB} {A2[1]_TB} {A2[2]_TB} {A2[3]_TB} {A2[4]_TB} {A2[5]_TB} {A2[6]_TB} {A2[7]_TB} {A2[8]_TB} {A2[9]_TB} {A2[10]_TB} {A2[11]_TB} {A2[12]_TB} {A2[13]_TB} {A2[14]_TB} {A2[15]_TB} {A2[16]_TB} {A3[0]_TB} {A3[1]_TB} {A3[2]_TB} {A3[3]_TB} {A3[4]_TB} {A3[5]_TB} {A3[6]_TB} {A3[7]_TB} {A3[8]_TB} {A3[9]_TB} {A3[10]_TB} {A3[11]_TB} {A3[12]_TB} {A3[13]_TB} {A3[14]_TB} {A3[15]_TB} {A3[16]_TB} {B1[0]_TB} {B1[1]_TB} {B1[2]_TB} {B1[3]_TB} {B1[4]_TB} {B1[5]_TB} {B1[6]_TB} {B1[7]_TB} {B1[8]_TB} {B1[9]_TB} {B1[10]_TB} {B1[11]_TB} {B1[12]_TB} {B1[13]_TB} {B1[14]_TB} {B1[15]_TB} {B1[16]_TB} {B2[0]_TB} {B2[1]_TB} {B2[2]_TB} {B2[3]_TB} {B2[4]_TB} {B2[5]_TB} {B2[6]_TB} {B2[7]_TB} {B2[8]_TB} {B2[9]_TB} {B2[10]_TB} {B2[11]_TB} {B2[12]_TB} {B2[13]_TB} {B2[14]_TB} {B2[15]_TB} {B2[16]_TB} {B3[0]_TB} {B3[1]_TB} {B3[2]_TB} {B3[3]_TB} {B3[4]_TB} {B3[5]_TB} {B3[6]_TB} {B3[7]_TB} {B3[8]_TB} {B3[9]_TB} {B3[10]_TB} {B3[11]_TB} {B3[12]_TB} {B3[13]_TB} {B3[14]_TB} {B3[15]_TB} {B3[16]_TB} {Z[0]_TB} {Z[1]_TB} {Z[2]_TB} {Z[3]_TB} {Z[4]_TB} {Z[5]_TB} {Z[6]_TB} {Z[7]_TB} {Z[8]_TB} {Z[9]_TB} {Z[10]_TB} {Z[11]_TB} {Z[12]_TB} {Z[13]_TB} {Z[14]_TB} {Z[15]_TB} {Z[16]_TB} {Z[17]_TB} {Z[18]_TB} {Z[19]_TB} {Z[20]_TB} {Z[21]_TB} {Z[22]_TB} {Z[23]_TB} {Z[24]_TB} {Z[25]_TB} {Z[26]_TB} {Z[27]_TB} {Z[28]_TB} {Z[29]_TB} {Z[30]_TB} {Z[31]_TB} {Z[32]_TB} add_1_root_sub_0_root_sub_4/U1 add_1_root_sub_0_root_sub_4/U1_1 add_1_root_sub_0_root_sub_4/U1_2 add_1_root_sub_0_root_sub_4/U1_3 add_1_root_sub_0_root_sub_4/U1_4 add_1_root_sub_0_root_sub_4/U1_5 add_1_root_sub_0_root_sub_4/U1_6 add_1_root_sub_0_root_sub_4/U1_7 add_1_root_sub_0_root_sub_4/U1_8 add_1_root_sub_0_root_sub_4/U1_9 add_1_root_sub_0_root_sub_4/U1_10 add_1_root_sub_0_root_sub_4/U1_11 add_1_root_sub_0_root_sub_4/U1_12 add_1_root_sub_0_root_sub_4/U1_13 add_1_root_sub_0_root_sub_4/U1_14 add_1_root_sub_0_root_sub_4/U1_15 add_1_root_sub_0_root_sub_4/U1_16 add_1_root_sub_0_root_sub_4/U1_17 add_1_root_sub_0_root_sub_4/U1_18 add_1_root_sub_0_root_sub_4/U1_19 add_1_root_sub_0_root_sub_4/U1_20 add_1_root_sub_0_root_sub_4/U1_21 add_1_root_sub_0_root_sub_4/U1_22 add_1_root_sub_0_root_sub_4/U1_23 add_1_root_sub_0_root_sub_4/U1_24 add_1_root_sub_0_root_sub_4/U1_25 add_1_root_sub_0_root_sub_4/U1_26 add_1_root_sub_0_root_sub_4/U1_27 add_1_root_sub_0_root_sub_4/U1_28 add_1_root_sub_0_root_sub_4/U1_29 add_1_root_sub_0_root_sub_4/U1_30 add_1_root_sub_0_root_sub_4/U1_31 add_1_root_sub_0_root_sub_4/U1_32 add_1_root_sub_0_root_sub_4/U2 add_1_root_sub_0_root_sub_4/U3 add_1_root_sub_0_root_sub_4/U4 mult_4/U57 mult_4/U58 mult_4/U59 mult_4/U60 mult_4/U61 mult_4/U62 mult_4/U63 mult_4/U64 mult_4/U65 mult_4/U66 mult_4/U67 mult_4/U68 mult_4/U69 mult_4/U70 mult_4/U71 mult_4/U72 mult_4/U73 mult_4/U74 mult_4/U75 mult_4/U76 mult_4/U77 mult_4/U78 mult_4/U79 mult_4/U80 mult_4/U81 mult_4/U82 mult_4/U83 mult_4/U84 mult_4/U85 mult_4/U86 mult_4/U87 mult_4/U89 mult_4/U91 mult_4/U92 mult_4/U93 mult_4/U94 mult_4/U96 mult_4/U97 mult_4/U98 mult_4/U99 mult_4/U100 mult_4/U101 mult_4/U103 mult_4/U104 mult_4/U105 mult_4/U106 mult_4/U107 mult_4/U108 mult_4/U109 mult_4/U110 mult_4/U112 mult_4/U113 mult_4/U114 mult_4/U115 mult_4/U116 mult_4/U117 mult_4/U118 mult_4/U119 mult_4/U120 mult_4/U121 mult_4/U123 mult_4/U124 mult_4/U125 mult_4/U126 mult_4/U127 mult_4/U128 mult_4/U129 mult_4/U130 mult_4/U131 mult_4/U132 mult_4/U133 mult_4/U134 mult_4/U136 mult_4/U137 mult_4/U138 mult_4/U139 mult_4/U140 mult_4/U141 mult_4/U142 mult_4/U143 mult_4/U144 mult_4/U145 mult_4/U146 mult_4/U147 mult_4/U148 mult_4/U149 mult_4/U151 mult_4/U152 mult_4/U153 mult_4/U154 mult_4/U155 mult_4/U156 mult_4/U157 mult_4/U159 mult_4/U160 mult_4/U161 mult_4/U162 mult_4/U163 mult_4/U164 mult_4/U165 mult_4/U166 mult_4/U167 mult_4/U168 mult_4/U169 mult_4/U170 mult_4/U171 mult_4/U172 mult_4/U173 mult_4/U174 mult_4/U175 mult_4/U176 mult_4/U177 mult_4/U178 mult_4/U179 mult_4/U180 mult_4/U181 mult_4/U182 mult_4/U183 mult_4/U184 mult_4/U185 mult_4/U186 mult_4/U187 mult_4/U188 mult_4/U189 mult_4/U190 mult_4/U191 mult_4/U192 mult_4/U193 mult_4/U194 mult_4/U195 mult_4/U196 mult_4/U197 mult_4/U198 mult_4/U199 mult_4/U200 mult_4/U201 mult_4/U202 mult_4/U203 mult_4/U204 mult_4/U205 mult_4/U206 mult_4/U207 mult_4/U208 mult_4/U209 mult_4/U210 mult_4/U211 mult_4/U212 mult_4/U213 mult_4/U214 mult_4/U215 mult_4/U216 mult_4/U217 mult_4/U218 mult_4/U219 mult_4/U220 mult_4/U221 mult_4/U612 mult_4/U613 mult_4/U614 mult_4/U615 mult_4/U616 mult_4/U617 mult_4/U618 mult_4/U619 mult_4/U620 mult_4/U621 mult_4/U622 mult_4/U623 mult_4/U624 mult_4/U625 mult_4/U626 mult_4/U627 mult_4/U628 mult_4/U629 mult_4/U630 mult_4/U631 mult_4/U632 mult_4/U633 mult_4/U634 mult_4/U635 mult_4/U636 mult_4/U637 mult_4/U638 mult_4/U639 mult_4/U640 mult_4/U641 mult_4/U642 mult_4/U643 mult_4/U644 mult_4/U645 mult_4/U646 mult_4/U647 mult_4/U648 mult_4/U649 mult_4/U650 mult_4/U651 mult_4/U652 mult_4/U653 mult_4/U654 mult_4/U655 mult_4/U656 mult_4/U657 mult_4/U658 mult_4/U659 mult_4/U660 mult_4/U661 mult_4/U662 mult_4/U663 mult_4/U664 mult_4/U665 mult_4/U666 mult_4/U667 mult_4/U668 mult_4/U669 mult_4/U670 mult_4/U671 mult_4/U672 mult_4/U673 mult_4/U674 mult_4/U675 mult_4/U676 mult_4/U677 mult_4/U678 mult_4/U679 mult_4/U680 mult_4/U681 mult_4/U682 mult_4/U683 mult_4/U684 mult_4/U685 mult_4/U686 mult_4/U687 mult_4/U688 mult_4/U689 mult_4/U690 mult_4/U691 mult_4/U692 mult_4/U693 mult_4/U694 mult_4/U695 mult_4/U696 mult_4/U697 mult_4/U698 mult_4/U699 mult_4/U700 mult_4/U701 mult_4/U702 mult_4/U703 mult_4/U704 mult_4/U705 mult_4/U706 mult_4/U707 mult_4/U708 mult_4/U709 mult_4/U710 mult_4/U711 mult_4/U712 mult_4/U713 mult_4/U714 mult_4/U715 mult_4/U716 mult_4/U717 mult_4/U718 mult_4/U719 mult_4/U720 mult_4/U721 mult_4/U722 mult_4/U723 mult_4/U724 mult_4/U725 mult_4/U726 mult_4/U727 mult_4/U728 mult_4/U729 mult_4/U730 mult_4/U731 mult_4/U732 mult_4/U733 mult_4/U734 mult_4/U735 mult_4/U736 mult_4/U737 mult_4/U738 mult_4/U739 mult_4/U740 mult_4/U741 mult_4/U742 mult_4/U743 mult_4/U744 mult_4/U745 mult_4/U746 mult_4/U747 mult_4/U748 mult_4/U749 mult_4/U750 mult_4/U751 mult_4/U752 mult_4/U753 mult_4/U754 mult_4/U755 mult_4/U756 mult_4/U757 mult_4/U758 mult_4/U759 mult_4/U760 mult_4/U761 mult_4/U762 mult_4/U763 mult_4/U764 mult_4/U765 mult_4/U766 mult_4/U767 mult_4/U768 mult_4/U769 mult_4/U770 mult_4/U771 mult_4/U772 mult_4/U773 mult_4/U774 mult_4/U775 mult_4/U776 mult_4/U777 mult_4/U778 mult_4/U779 mult_4/U780 mult_4/U781 mult_4/U782 mult_4/U783 mult_4/U784 mult_4/U785 mult_4/U786 mult_4/U787 mult_4/U788 mult_4/U789 mult_4/U790 mult_4/U791 mult_4/U792 mult_4/U793 mult_4/U794 mult_4/U795 mult_4/U796 mult_4/U797 mult_4/U798 mult_4/U799 mult_4/U800 mult_4/U801 mult_4/U802 mult_4/U803 mult_4/U804 mult_4/U805 mult_4/U806 mult_4/U807 mult_4/U808 mult_4/U809 mult_4/U810 mult_4/U811 mult_4/U812 mult_4/U813 mult_4/U814 mult_4/U815 mult_4/U816 mult_4/U817 mult_4/U818 mult_4/U819 mult_4/U820 mult_4/U821 mult_4/U822 mult_4/U823 mult_4/U824 mult_4/U825 mult_4/U826 mult_4/U827 mult_4/U828 mult_4/U829 mult_4/U830 mult_4/U831 mult_4/U832 mult_4/U833 mult_4/U834 mult_4/U835 mult_4/U836 mult_4/U837 mult_4/U838 mult_4/U839 mult_4/U840 mult_4/U841 mult_4/U842 mult_4/U843 mult_4/U844 mult_4/U845 mult_4/U846 mult_4/U847 mult_4/U848 mult_4/U849 mult_4/U850 mult_4/U851 mult_4/U852 mult_4/U853 mult_4/U854 mult_4/U855 mult_4/U856 mult_4/U857 mult_4/U858 mult_4/U859 mult_4/U860 mult_4/U861 mult_4/U862 mult_4/U863 mult_4/U864 mult_4/U865 mult_4/U866 mult_4/U867 mult_4/U868 mult_4/U869 mult_4/U870 mult_4/U871 mult_4/U872 mult_4/U873 mult_4/U874 mult_4/U875 mult_4/U876 mult_4/U877 mult_4/U878 mult_4/U879 mult_4/U880 mult_4/U881 mult_4/U882 mult_4/U883 mult_4/U884 mult_4/U885 mult_4/U886 mult_4/U887 mult_4/U888 mult_4/U889 mult_4/U890 mult_4/U891 mult_4/U892 mult_4/U893 mult_4/U894 mult_4/U895 mult_4/U896 mult_4/U897 mult_4/U898 mult_4/U899 mult_4/U900 mult_4/U901 mult_4/U902 mult_4/U903 mult_4/U904 mult_4/U905 mult_4/U906 mult_4/U907 mult_4/U908 mult_4/U909 mult_4/U910 mult_4/U911 mult_4/U912 mult_4/U913 mult_4/U914 mult_4/U915 mult_4/U916 mult_4/U917 mult_4/U918 mult_4/U919 mult_4/U920 mult_4/U921 mult_4/U922 mult_4/U923 mult_4/U924 mult_4/U925 mult_4/U926 mult_4/U927 mult_4/U928 mult_4/U929 mult_4/U930 mult_4/U931 mult_4/U932 mult_4/U933 mult_4/U934 mult_4/U935 mult_4/U936 mult_4/U937 mult_4/U938 mult_4/U939 mult_4/U940 mult_4/U941 mult_4/U942 mult_4/U943 mult_4/U944 mult_4/U945 mult_4/U946 mult_4/U947 mult_4/U948 mult_4/U949 mult_4/U950 mult_4/U951 mult_4/U952 mult_4/U953 mult_4/U954 mult_4/U955 mult_4/U956 mult_4/U957 mult_4/U958 mult_4/U959 mult_4/U960 mult_4/U961 mult_4/U962 mult_4/U963 mult_4/U964 mult_4/U965 mult_4/U966 mult_4/U967 mult_4/U968 mult_4/U969 mult_4/U970 mult_4/U971 mult_4/U972 mult_4_2/U57 mult_4_2/U58 mult_4_2/U59 mult_4_2/U60 mult_4_2/U61 mult_4_2/U62 mult_4_2/U63 mult_4_2/U64 mult_4_2/U65 mult_4_2/U66 mult_4_2/U67 mult_4_2/U68 mult_4_2/U69 mult_4_2/U70 mult_4_2/U71 mult_4_2/U72 mult_4_2/U73 mult_4_2/U74 mult_4_2/U75 mult_4_2/U76 mult_4_2/U77 mult_4_2/U78 mult_4_2/U79 mult_4_2/U80 mult_4_2/U81 mult_4_2/U82 mult_4_2/U83 mult_4_2/U84 mult_4_2/U85 mult_4_2/U86 mult_4_2/U87 mult_4_2/U89 mult_4_2/U91 mult_4_2/U92 mult_4_2/U93 mult_4_2/U94 mult_4_2/U96 mult_4_2/U97 mult_4_2/U98 mult_4_2/U99 mult_4_2/U100 mult_4_2/U101 mult_4_2/U103 mult_4_2/U104 mult_4_2/U105 mult_4_2/U106 mult_4_2/U107 mult_4_2/U108 mult_4_2/U109 mult_4_2/U110 mult_4_2/U112 mult_4_2/U113 mult_4_2/U114 mult_4_2/U115 mult_4_2/U116 mult_4_2/U117 mult_4_2/U118 mult_4_2/U119 mult_4_2/U120 mult_4_2/U121 mult_4_2/U123 mult_4_2/U124 mult_4_2/U125 mult_4_2/U126 mult_4_2/U127 mult_4_2/U128 mult_4_2/U129 mult_4_2/U130 mult_4_2/U131 mult_4_2/U132 mult_4_2/U133 mult_4_2/U134 mult_4_2/U136 mult_4_2/U137 mult_4_2/U138 mult_4_2/U139 mult_4_2/U140 mult_4_2/U141 mult_4_2/U142 mult_4_2/U143 mult_4_2/U144 mult_4_2/U145 mult_4_2/U146 mult_4_2/U147 mult_4_2/U148 mult_4_2/U149 mult_4_2/U151 mult_4_2/U152 mult_4_2/U153 mult_4_2/U154 mult_4_2/U155 mult_4_2/U156 mult_4_2/U157 mult_4_2/U159 mult_4_2/U160 mult_4_2/U161 mult_4_2/U162 mult_4_2/U163 mult_4_2/U164 mult_4_2/U165 mult_4_2/U166 mult_4_2/U167 mult_4_2/U168 mult_4_2/U169 mult_4_2/U170 mult_4_2/U171 mult_4_2/U172 mult_4_2/U173 mult_4_2/U174 mult_4_2/U175 mult_4_2/U176 mult_4_2/U177 mult_4_2/U178 mult_4_2/U179 mult_4_2/U180 mult_4_2/U181 mult_4_2/U182 mult_4_2/U183 mult_4_2/U184 mult_4_2/U185 mult_4_2/U186 mult_4_2/U187 mult_4_2/U188 mult_4_2/U189 mult_4_2/U190 mult_4_2/U191 mult_4_2/U192 mult_4_2/U193 mult_4_2/U194 mult_4_2/U195 mult_4_2/U196 mult_4_2/U197 mult_4_2/U198 mult_4_2/U199 mult_4_2/U200 mult_4_2/U201 mult_4_2/U202 mult_4_2/U203 mult_4_2/U204 mult_4_2/U205 mult_4_2/U206 mult_4_2/U207 mult_4_2/U208 mult_4_2/U209 mult_4_2/U210 mult_4_2/U211 mult_4_2/U212 mult_4_2/U213 mult_4_2/U214 mult_4_2/U215 mult_4_2/U216 mult_4_2/U217 mult_4_2/U218 mult_4_2/U219 mult_4_2/U220 mult_4_2/U221 mult_4_2/U612 mult_4_2/U613 mult_4_2/U614 mult_4_2/U615 mult_4_2/U616 mult_4_2/U617 mult_4_2/U618 mult_4_2/U619 mult_4_2/U620 mult_4_2/U621 mult_4_2/U622 mult_4_2/U623 mult_4_2/U624 mult_4_2/U625 mult_4_2/U626 mult_4_2/U627 mult_4_2/U628 mult_4_2/U629 mult_4_2/U630 mult_4_2/U631 mult_4_2/U632 mult_4_2/U633 mult_4_2/U634 mult_4_2/U635 mult_4_2/U636 mult_4_2/U637 mult_4_2/U638 mult_4_2/U639 mult_4_2/U640 mult_4_2/U641 mult_4_2/U642 mult_4_2/U643 mult_4_2/U644 mult_4_2/U645 mult_4_2/U646 mult_4_2/U647 mult_4_2/U648 mult_4_2/U649 mult_4_2/U650 mult_4_2/U651 mult_4_2/U652 mult_4_2/U653 mult_4_2/U654 mult_4_2/U655 mult_4_2/U656 mult_4_2/U657 mult_4_2/U658 mult_4_2/U659 mult_4_2/U660 mult_4_2/U661 mult_4_2/U662 mult_4_2/U663 mult_4_2/U664 mult_4_2/U665 mult_4_2/U666 mult_4_2/U667 mult_4_2/U668 mult_4_2/U669 mult_4_2/U670 mult_4_2/U671 mult_4_2/U672 mult_4_2/U673 mult_4_2/U674 mult_4_2/U675 mult_4_2/U676 mult_4_2/U677 mult_4_2/U678 mult_4_2/U679 mult_4_2/U680 mult_4_2/U681 mult_4_2/U682 mult_4_2/U683 mult_4_2/U684 mult_4_2/U685 mult_4_2/U686 mult_4_2/U687 mult_4_2/U688 mult_4_2/U689 mult_4_2/U690 mult_4_2/U691 mult_4_2/U692 mult_4_2/U693 mult_4_2/U694 mult_4_2/U695 mult_4_2/U696 mult_4_2/U697 mult_4_2/U698 mult_4_2/U699 mult_4_2/U700 mult_4_2/U701 mult_4_2/U702 mult_4_2/U703 mult_4_2/U704 mult_4_2/U705 mult_4_2/U706 mult_4_2/U707 mult_4_2/U708 mult_4_2/U709 mult_4_2/U710 mult_4_2/U711 mult_4_2/U712 mult_4_2/U713 mult_4_2/U714 mult_4_2/U715 mult_4_2/U716 mult_4_2/U717 mult_4_2/U718 mult_4_2/U719 mult_4_2/U720 mult_4_2/U721 mult_4_2/U722 mult_4_2/U723 mult_4_2/U724 mult_4_2/U725 mult_4_2/U726 mult_4_2/U727 mult_4_2/U728 mult_4_2/U729 mult_4_2/U730 mult_4_2/U731 mult_4_2/U732 mult_4_2/U733 mult_4_2/U734 mult_4_2/U735 mult_4_2/U736 mult_4_2/U737 mult_4_2/U738 mult_4_2/U739 mult_4_2/U740 mult_4_2/U741 mult_4_2/U742 mult_4_2/U743 mult_4_2/U744 mult_4_2/U745 mult_4_2/U746 mult_4_2/U747 mult_4_2/U748 mult_4_2/U749 mult_4_2/U750 mult_4_2/U751 mult_4_2/U752 mult_4_2/U753 mult_4_2/U754 mult_4_2/U755 mult_4_2/U756 mult_4_2/U757 mult_4_2/U758 mult_4_2/U759 mult_4_2/U760 mult_4_2/U761 mult_4_2/U762 mult_4_2/U763 mult_4_2/U764 mult_4_2/U765 mult_4_2/U766 mult_4_2/U767 mult_4_2/U768 mult_4_2/U769 mult_4_2/U770 mult_4_2/U771 mult_4_2/U772 mult_4_2/U773 mult_4_2/U774 mult_4_2/U775 mult_4_2/U776 mult_4_2/U777 mult_4_2/U778 mult_4_2/U779 mult_4_2/U780 mult_4_2/U781 mult_4_2/U782 mult_4_2/U783 mult_4_2/U784 mult_4_2/U785 mult_4_2/U786 mult_4_2/U787 mult_4_2/U788 mult_4_2/U789 mult_4_2/U790 mult_4_2/U791 mult_4_2/U792 mult_4_2/U793 mult_4_2/U794 mult_4_2/U795 mult_4_2/U796 mult_4_2/U797 mult_4_2/U798 mult_4_2/U799 mult_4_2/U800 mult_4_2/U801 mult_4_2/U802 mult_4_2/U803 mult_4_2/U804 mult_4_2/U805 mult_4_2/U806 mult_4_2/U807 mult_4_2/U808 mult_4_2/U809 mult_4_2/U810 mult_4_2/U811 mult_4_2/U812 mult_4_2/U813 mult_4_2/U814 mult_4_2/U815 mult_4_2/U816 mult_4_2/U817 mult_4_2/U818 mult_4_2/U819 mult_4_2/U820 mult_4_2/U821 mult_4_2/U822 mult_4_2/U823 mult_4_2/U824 mult_4_2/U825 mult_4_2/U826 mult_4_2/U827 mult_4_2/U828 mult_4_2/U829 mult_4_2/U830 mult_4_2/U831 mult_4_2/U832 mult_4_2/U833 mult_4_2/U834 mult_4_2/U835 mult_4_2/U836 mult_4_2/U837 mult_4_2/U838 mult_4_2/U839 mult_4_2/U840 mult_4_2/U841 mult_4_2/U842 mult_4_2/U843 mult_4_2/U844 mult_4_2/U845 mult_4_2/U846 mult_4_2/U847 mult_4_2/U848 mult_4_2/U849 mult_4_2/U850 mult_4_2/U851 mult_4_2/U852 mult_4_2/U853 mult_4_2/U854 mult_4_2/U855 mult_4_2/U856 mult_4_2/U857 mult_4_2/U858 mult_4_2/U859 mult_4_2/U860 mult_4_2/U861 mult_4_2/U862 mult_4_2/U863 mult_4_2/U864 mult_4_2/U865 mult_4_2/U866 mult_4_2/U867 mult_4_2/U868 mult_4_2/U869 mult_4_2/U870 mult_4_2/U871 mult_4_2/U872 mult_4_2/U873 mult_4_2/U874 mult_4_2/U875 mult_4_2/U876 mult_4_2/U877 mult_4_2/U878 mult_4_2/U879 mult_4_2/U880 mult_4_2/U881 mult_4_2/U882 mult_4_2/U883 mult_4_2/U884 mult_4_2/U885 mult_4_2/U886 mult_4_2/U887 mult_4_2/U888 mult_4_2/U889 mult_4_2/U890 mult_4_2/U891 mult_4_2/U892 mult_4_2/U893 mult_4_2/U894 mult_4_2/U895 mult_4_2/U896 mult_4_2/U897 mult_4_2/U898 mult_4_2/U899 mult_4_2/U900 mult_4_2/U901 mult_4_2/U902 mult_4_2/U903 mult_4_2/U904 mult_4_2/U905 mult_4_2/U906 mult_4_2/U907 mult_4_2/U908 mult_4_2/U909 mult_4_2/U910 mult_4_2/U911 mult_4_2/U912 mult_4_2/U913 mult_4_2/U914 mult_4_2/U915 mult_4_2/U916 mult_4_2/U917 mult_4_2/U918 mult_4_2/U919 mult_4_2/U920 mult_4_2/U921 mult_4_2/U922 mult_4_2/U923 mult_4_2/U924 mult_4_2/U925 mult_4_2/U926 mult_4_2/U927 mult_4_2/U928 mult_4_2/U929 mult_4_2/U930 mult_4_2/U931 mult_4_2/U932 mult_4_2/U933 mult_4_2/U934 mult_4_2/U935 mult_4_2/U936 mult_4_2/U937 mult_4_2/U938 mult_4_2/U939 mult_4_2/U940 mult_4_2/U941 mult_4_2/U942 mult_4_2/U943 mult_4_2/U944 mult_4_2/U945 mult_4_2/U946 mult_4_2/U947 mult_4_2/U948 mult_4_2/U949 mult_4_2/U950 mult_4_2/U951 mult_4_2/U952 mult_4_2/U953 mult_4_2/U954 mult_4_2/U955 mult_4_2/U956 mult_4_2/U957 mult_4_2/U958 mult_4_2/U959 mult_4_2/U960 mult_4_2/U961 mult_4_2/U962 mult_4_2/U963 mult_4_2/U964 mult_4_2/U965 mult_4_2/U966 mult_4_2/U967 mult_4_2/U968 mult_4_2/U969 mult_4_2/U970 mult_4_2/U971 mult_4_2/U972 mult_4_3/U57 mult_4_3/U58 mult_4_3/U59 mult_4_3/U60 mult_4_3/U61 mult_4_3/U62 mult_4_3/U63 mult_4_3/U64 mult_4_3/U65 mult_4_3/U66 mult_4_3/U67 mult_4_3/U68 mult_4_3/U69 mult_4_3/U70 mult_4_3/U71 mult_4_3/U72 mult_4_3/U73 mult_4_3/U74 mult_4_3/U75 mult_4_3/U76 mult_4_3/U77 mult_4_3/U78 mult_4_3/U79 mult_4_3/U80 mult_4_3/U81 mult_4_3/U82 mult_4_3/U83 mult_4_3/U84 mult_4_3/U85 mult_4_3/U86 mult_4_3/U87 mult_4_3/U89 mult_4_3/U91 mult_4_3/U92 mult_4_3/U93 mult_4_3/U94 mult_4_3/U96 mult_4_3/U97 mult_4_3/U98 mult_4_3/U99 mult_4_3/U100 mult_4_3/U101 mult_4_3/U103 mult_4_3/U104 mult_4_3/U105 mult_4_3/U106 mult_4_3/U107 mult_4_3/U108 mult_4_3/U109 mult_4_3/U110 mult_4_3/U112 mult_4_3/U113 mult_4_3/U114 mult_4_3/U115 mult_4_3/U116 mult_4_3/U117 mult_4_3/U118 mult_4_3/U119 mult_4_3/U120 mult_4_3/U121 mult_4_3/U123 mult_4_3/U124 mult_4_3/U125 mult_4_3/U126 mult_4_3/U127 mult_4_3/U128 mult_4_3/U129 mult_4_3/U130 mult_4_3/U131 mult_4_3/U132 mult_4_3/U133 mult_4_3/U134 mult_4_3/U136 mult_4_3/U137 mult_4_3/U138 mult_4_3/U139 mult_4_3/U140 mult_4_3/U141 mult_4_3/U142 mult_4_3/U143 mult_4_3/U144 mult_4_3/U145 mult_4_3/U146 mult_4_3/U147 mult_4_3/U148 mult_4_3/U149 mult_4_3/U151 mult_4_3/U152 mult_4_3/U153 mult_4_3/U154 mult_4_3/U155 mult_4_3/U156 mult_4_3/U157 mult_4_3/U159 mult_4_3/U160 mult_4_3/U161 mult_4_3/U162 mult_4_3/U163 mult_4_3/U164 mult_4_3/U165 mult_4_3/U166 mult_4_3/U167 mult_4_3/U168 mult_4_3/U169 mult_4_3/U170 mult_4_3/U171 mult_4_3/U172 mult_4_3/U173 mult_4_3/U174 mult_4_3/U175 mult_4_3/U176 mult_4_3/U177 mult_4_3/U178 mult_4_3/U179 mult_4_3/U180 mult_4_3/U181 mult_4_3/U182 mult_4_3/U183 mult_4_3/U184 mult_4_3/U185 mult_4_3/U186 mult_4_3/U187 mult_4_3/U188 mult_4_3/U189 mult_4_3/U190 mult_4_3/U191 mult_4_3/U192 mult_4_3/U193 mult_4_3/U194 mult_4_3/U195 mult_4_3/U196 mult_4_3/U197 mult_4_3/U198 mult_4_3/U199 mult_4_3/U200 mult_4_3/U201 mult_4_3/U202 mult_4_3/U203 mult_4_3/U204 mult_4_3/U205 mult_4_3/U206 mult_4_3/U207 mult_4_3/U208 mult_4_3/U209 mult_4_3/U210 mult_4_3/U211 mult_4_3/U212 mult_4_3/U213 mult_4_3/U214 mult_4_3/U215 mult_4_3/U216 mult_4_3/U217 mult_4_3/U218 mult_4_3/U219 mult_4_3/U220 mult_4_3/U221 mult_4_3/U612 mult_4_3/U613 mult_4_3/U614 mult_4_3/U615 mult_4_3/U616 mult_4_3/U617 mult_4_3/U618 mult_4_3/U619 mult_4_3/U620 mult_4_3/U621 mult_4_3/U622 mult_4_3/U623 mult_4_3/U624 mult_4_3/U625 mult_4_3/U626 mult_4_3/U627 mult_4_3/U628 mult_4_3/U629 mult_4_3/U630 mult_4_3/U631 mult_4_3/U632 mult_4_3/U633 mult_4_3/U634 mult_4_3/U635 mult_4_3/U636 mult_4_3/U637 mult_4_3/U638 mult_4_3/U639 mult_4_3/U640 mult_4_3/U641 mult_4_3/U642 mult_4_3/U643 mult_4_3/U644 mult_4_3/U645 mult_4_3/U646 mult_4_3/U647 mult_4_3/U648 mult_4_3/U649 mult_4_3/U650 mult_4_3/U651 mult_4_3/U652 mult_4_3/U653 mult_4_3/U654 mult_4_3/U655 mult_4_3/U656 mult_4_3/U657 mult_4_3/U658 mult_4_3/U659 mult_4_3/U660 mult_4_3/U661 mult_4_3/U662 mult_4_3/U663 mult_4_3/U664 mult_4_3/U665 mult_4_3/U666 mult_4_3/U667 mult_4_3/U668 mult_4_3/U669 mult_4_3/U670 mult_4_3/U671 mult_4_3/U672 mult_4_3/U673 mult_4_3/U674 mult_4_3/U675 mult_4_3/U676 mult_4_3/U677 mult_4_3/U678 mult_4_3/U679 mult_4_3/U680 mult_4_3/U681 mult_4_3/U682 mult_4_3/U683 mult_4_3/U684 mult_4_3/U685 mult_4_3/U686 mult_4_3/U687 mult_4_3/U688 mult_4_3/U689 mult_4_3/U690 mult_4_3/U691 mult_4_3/U692 mult_4_3/U693 mult_4_3/U694 mult_4_3/U695 mult_4_3/U696 mult_4_3/U697 mult_4_3/U698 mult_4_3/U699 mult_4_3/U700 mult_4_3/U701 mult_4_3/U702 mult_4_3/U703 mult_4_3/U704 mult_4_3/U705 mult_4_3/U706 mult_4_3/U707 mult_4_3/U708 mult_4_3/U709 mult_4_3/U710 mult_4_3/U711 mult_4_3/U712 mult_4_3/U713 mult_4_3/U714 mult_4_3/U715 mult_4_3/U716 mult_4_3/U717 mult_4_3/U718 mult_4_3/U719 mult_4_3/U720 mult_4_3/U721 mult_4_3/U722 mult_4_3/U723 mult_4_3/U724 mult_4_3/U725 mult_4_3/U726 mult_4_3/U727 mult_4_3/U728 mult_4_3/U729 mult_4_3/U730 mult_4_3/U731 mult_4_3/U732 mult_4_3/U733 mult_4_3/U734 mult_4_3/U735 mult_4_3/U736 mult_4_3/U737 mult_4_3/U738 mult_4_3/U739 mult_4_3/U740 mult_4_3/U741 mult_4_3/U742 mult_4_3/U743 mult_4_3/U744 mult_4_3/U745 mult_4_3/U746 mult_4_3/U747 mult_4_3/U748 mult_4_3/U749 mult_4_3/U750 mult_4_3/U751 mult_4_3/U752 mult_4_3/U753 mult_4_3/U754 mult_4_3/U755 mult_4_3/U756 mult_4_3/U757 mult_4_3/U758 mult_4_3/U759 mult_4_3/U760 mult_4_3/U761 mult_4_3/U762 mult_4_3/U763 mult_4_3/U764 mult_4_3/U765 mult_4_3/U766 mult_4_3/U767 mult_4_3/U768 mult_4_3/U769 mult_4_3/U770 mult_4_3/U771 mult_4_3/U772 mult_4_3/U773 mult_4_3/U774 mult_4_3/U775 mult_4_3/U776 mult_4_3/U777 mult_4_3/U778 mult_4_3/U779 mult_4_3/U780 mult_4_3/U781 mult_4_3/U782 mult_4_3/U783 mult_4_3/U784 mult_4_3/U785 mult_4_3/U786 mult_4_3/U787 mult_4_3/U788 mult_4_3/U789 mult_4_3/U790 mult_4_3/U791 mult_4_3/U792 mult_4_3/U793 mult_4_3/U794 mult_4_3/U795 mult_4_3/U796 mult_4_3/U797 mult_4_3/U798 mult_4_3/U799 mult_4_3/U800 mult_4_3/U801 mult_4_3/U802 mult_4_3/U803 mult_4_3/U804 mult_4_3/U805 mult_4_3/U806 mult_4_3/U807 mult_4_3/U808 mult_4_3/U809 mult_4_3/U810 mult_4_3/U811 mult_4_3/U812 mult_4_3/U813 mult_4_3/U814 mult_4_3/U815 mult_4_3/U816 mult_4_3/U817 mult_4_3/U818 mult_4_3/U819 mult_4_3/U820 mult_4_3/U821 mult_4_3/U822 mult_4_3/U823 mult_4_3/U824 mult_4_3/U825 mult_4_3/U826 mult_4_3/U827 mult_4_3/U828 mult_4_3/U829 mult_4_3/U830 mult_4_3/U831 mult_4_3/U832 mult_4_3/U833 mult_4_3/U834 mult_4_3/U835 mult_4_3/U836 mult_4_3/U837 mult_4_3/U838 mult_4_3/U839 mult_4_3/U840 mult_4_3/U841 mult_4_3/U842 mult_4_3/U843 mult_4_3/U844 mult_4_3/U845 mult_4_3/U846 mult_4_3/U847 mult_4_3/U848 mult_4_3/U849 mult_4_3/U850 mult_4_3/U851 mult_4_3/U852 mult_4_3/U853 mult_4_3/U854 mult_4_3/U855 mult_4_3/U856 mult_4_3/U857 mult_4_3/U858 mult_4_3/U859 mult_4_3/U860 mult_4_3/U861 mult_4_3/U862 mult_4_3/U863 mult_4_3/U864 mult_4_3/U865 mult_4_3/U866 mult_4_3/U867 mult_4_3/U868 mult_4_3/U869 mult_4_3/U870 mult_4_3/U871 mult_4_3/U872 mult_4_3/U873 mult_4_3/U874 mult_4_3/U875 mult_4_3/U876 mult_4_3/U877 mult_4_3/U878 mult_4_3/U879 mult_4_3/U880 mult_4_3/U881 mult_4_3/U882 mult_4_3/U883 mult_4_3/U884 mult_4_3/U885 mult_4_3/U886 mult_4_3/U887 mult_4_3/U888 mult_4_3/U889 mult_4_3/U890 mult_4_3/U891 mult_4_3/U892 mult_4_3/U893 mult_4_3/U894 mult_4_3/U895 mult_4_3/U896 mult_4_3/U897 mult_4_3/U898 mult_4_3/U899 mult_4_3/U900 mult_4_3/U901 mult_4_3/U902 mult_4_3/U903 mult_4_3/U904 mult_4_3/U905 mult_4_3/U906 mult_4_3/U907 mult_4_3/U908 mult_4_3/U909 mult_4_3/U910 mult_4_3/U911 mult_4_3/U912 mult_4_3/U913 mult_4_3/U914 mult_4_3/U915 mult_4_3/U916 mult_4_3/U917 mult_4_3/U918 mult_4_3/U919 mult_4_3/U920 mult_4_3/U921 mult_4_3/U922 mult_4_3/U923 mult_4_3/U924 mult_4_3/U925 mult_4_3/U926 mult_4_3/U927 mult_4_3/U928 mult_4_3/U929 mult_4_3/U930 mult_4_3/U931 mult_4_3/U932 mult_4_3/U933 mult_4_3/U934 mult_4_3/U935 mult_4_3/U936 mult_4_3/U937 mult_4_3/U938 mult_4_3/U939 mult_4_3/U940 mult_4_3/U941 mult_4_3/U942 mult_4_3/U943 mult_4_3/U944 mult_4_3/U945 mult_4_3/U946 mult_4_3/U947 mult_4_3/U948 mult_4_3/U949 mult_4_3/U950 mult_4_3/U951 mult_4_3/U952 mult_4_3/U953 mult_4_3/U954 mult_4_3/U955 mult_4_3/U956 mult_4_3/U957 mult_4_3/U958 mult_4_3/U959 mult_4_3/U960 mult_4_3/U961 mult_4_3/U962 mult_4_3/U963 mult_4_3/U964 mult_4_3/U965 mult_4_3/U966 mult_4_3/U967 mult_4_3/U968 mult_4_3/U969 mult_4_3/U970 mult_4_3/U971 mult_4_3/U972 sub_0_root_sub_0_root_sub_4/U1 sub_0_root_sub_0_root_sub_4/U2_1 sub_0_root_sub_0_root_sub_4/U2_2 sub_0_root_sub_0_root_sub_4/U2_3 sub_0_root_sub_0_root_sub_4/U2_4 sub_0_root_sub_0_root_sub_4/U2_5 sub_0_root_sub_0_root_sub_4/U2_6 sub_0_root_sub_0_root_sub_4/U2_7 sub_0_root_sub_0_root_sub_4/U2_8 sub_0_root_sub_0_root_sub_4/U2_9 sub_0_root_sub_0_root_sub_4/U2_10 sub_0_root_sub_0_root_sub_4/U2_11 sub_0_root_sub_0_root_sub_4/U2_12 sub_0_root_sub_0_root_sub_4/U2_13 sub_0_root_sub_0_root_sub_4/U2_14 sub_0_root_sub_0_root_sub_4/U2_15 sub_0_root_sub_0_root_sub_4/U2_16 sub_0_root_sub_0_root_sub_4/U2_17 sub_0_root_sub_0_root_sub_4/U2_18 sub_0_root_sub_0_root_sub_4/U2_19 sub_0_root_sub_0_root_sub_4/U2_20 sub_0_root_sub_0_root_sub_4/U2_21 sub_0_root_sub_0_root_sub_4/U2_22 sub_0_root_sub_0_root_sub_4/U2_23 sub_0_root_sub_0_root_sub_4/U2_24 sub_0_root_sub_0_root_sub_4/U2_25 sub_0_root_sub_0_root_sub_4/U2_26 sub_0_root_sub_0_root_sub_4/U2_27 sub_0_root_sub_0_root_sub_4/U2_28 sub_0_root_sub_0_root_sub_4/U2_29 sub_0_root_sub_0_root_sub_4/U2_30 sub_0_root_sub_0_root_sub_4/U2_31 sub_0_root_sub_0_root_sub_4/U2_32 sub_0_root_sub_0_root_sub_4/U2__replaced_1 sub_0_root_sub_0_root_sub_4/U4 sub_0_root_sub_0_root_sub_4/U5 sub_0_root_sub_0_root_sub_4/U6 sub_0_root_sub_0_root_sub_4/U7 sub_0_root_sub_0_root_sub_4/U8 sub_0_root_sub_0_root_sub_4/U9 sub_0_root_sub_0_root_sub_4/U10 sub_0_root_sub_0_root_sub_4/U11 sub_0_root_sub_0_root_sub_4/U12 sub_0_root_sub_0_root_sub_4/U13 sub_0_root_sub_0_root_sub_4/U14 sub_0_root_sub_0_root_sub_4/U15 sub_0_root_sub_0_root_sub_4/U16 sub_0_root_sub_0_root_sub_4/U17 sub_0_root_sub_0_root_sub_4/U18 sub_0_root_sub_0_root_sub_4/U19 sub_0_root_sub_0_root_sub_4/U20 sub_0_root_sub_0_root_sub_4/U21 sub_0_root_sub_0_root_sub_4/U22 sub_0_root_sub_0_root_sub_4/U23 sub_0_root_sub_0_root_sub_4/U24 sub_0_root_sub_0_root_sub_4/U25 sub_0_root_sub_0_root_sub_4/U26 sub_0_root_sub_0_root_sub_4/U27 sub_0_root_sub_0_root_sub_4/U28 sub_0_root_sub_0_root_sub_4/U29 sub_0_root_sub_0_root_sub_4/U30 sub_0_root_sub_0_root_sub_4/U31 sub_0_root_sub_0_root_sub_4/U32 sub_0_root_sub_0_root_sub_4/U33 sub_0_root_sub_0_root_sub_4/U34 sub_0_root_sub_0_root_sub_4/U35} -region eRegion0 
[I] Created cluster '__easic_cluster_0' to assign cells
[C] irt_save
[I] Project saved
[C] irt_save
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/regions.txt
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Read macro list file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../device_libs/oa/physical/lib/commondata/gf28a0_macro_list.csv
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Design is not modified
[I] Detected changes in option list. Raising events.
[C] irt_exit
[I] Release EPLACER license ...
[C] run -prebuf_resyn
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Checking out EPLACER license ...
[I] 14:47:59 Starting ERA ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Detected changes in file list. Raising events.
[I] Detected changes in option list. Raising events.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Ports = 135
[I]   Instances = 1788
[I]   Nets = 2424
[I]   Intrinsic nets = 135, don't touch nets = 135
[I]   Properties/values = 30/5003
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.preplacement.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Setting all clocks ideal
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] 14:48:13 Loading eplanner engine ...
[I] Design architechture is 28nm_n3xs
[I] Use pintable file '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv'
[I] Start loading nets
[I] Start building full site list
[I] Got 2424 nets (load time 0 sec)
[I] Start detect clock nets
[I] Got 1794 cells from design (load time 0.02 sec)
[I] Detected 0 clock nets (load time 0.26 sec)
[I] 100061 sites were skipped (NO_DISPLAY)
[I] Got 475151 sites from device (load time 0.95 sec)
[I] Start to detect cell assignments
[I] Detected 0/0 assigned cells (time 0.01 sec)
[I] There are 6 VREF banks
[I] There are 1 DQ groups
[I] There are 12 VCCIO banks
[I] There are 2 VCCPD banks
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/ioinfo.txt
[I] 278 device pins
[I] Set VCCIO bank HV00W as high voltage bank
[I] Set VCCIO bank HV00E as high voltage bank
[I] Set VCCIO bank HV01E as high voltage bank
[I] 222 pins are available in the package (including 5 jtag pins)
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n2x_sso_spec_fc_m.csv: version 'Id: sso#n2x_sso_spec_fc.csv,v 1.2 2010-04-06 09:23:09+08 yklee Exp '
[I] 14:48:15 ERA is about to start. Please wait
[I] Started floorplan check, logic utilization 0.90, edff utilization 0.90.
[I] Soft regions are considered as soft.
[I] Loaded 2 regions, 1 region groups, 1 hard region groups
[I]   Init emotif cell grid 18 x 72
[I]   Init emotif target grid 18 x 72
[I]   Initialized 3888 target regions
[I]   Init rf grid 14 x 9
[I]   Init bram grid 14 x 9
[I]   Initialized 3 cell regions
[I]   Started global assignment
[I]     Initialized 3 objects, 3888 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 504 targets 224 objects
[I]   Initial assignment penalty 10097945, objects 3 targets 6
[I]   Started global assignment
[I]     Initialized 0 objects, 124 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 124 targets 0 objects
[I]   Initial assignment penalty 0, objects 0 targets 0
[I]   Started global assignment
[I]     Initialized 0 objects, 126 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 126 targets 0 objects
[I]   Initial assignment penalty 0, objects 0 targets 0
[I] Floorplan check completed succesfully
[I] Project saved
[C] irt_save
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/regions.txt
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Read macro list file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../device_libs/oa/physical/lib/commondata/gf28a0_macro_list.csv
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Read pininfo file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../pininfo/M16GP_GF28HPP_04_GF.pininfo
[I] (638)  0 I/O cells are found
[I] (639)  0 I/O cells are mapped
[I] (640)  0 I/O cells are not mapped
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/ibis/config/ibis_map.csv: version 'Id: design_libs#star#ibis#config#ibis_map.csv,v 1.15 2018-07-06 17:25:55+08 ttau Exp '
[I] Applying eco changes
[I] apply eco on RDB Design...
[I] commiting eco changes to RDB Design...
[I] ECO of 1065 elements was applied in 0 seconds
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/floorplan/layout.rdb
[I] Saving verilog file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.v
[I] Saving sdc file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/floorplan/regions.txt
[I] Run PostFP DRC
[I] Detected changes in option list. Raising events.
[I] *********************************************************************
[I] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] Econfig command options            :  --logFile postfp_drc.log --userLibName snapshots --userDesignName ar --userViewName floorplan --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task fp_drc_only --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --jtag off --jtag_power 3.3 --por off --ntsd off --ntsd_east off --padLess --pnc 10000 --reducedLib --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] Create user design oa              : 0
[I] User lib name                      : snapshots
[I] User view name                     : floorplan
[I] User libDefsFile                   : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs
[I] User design name                   : ar
[I] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir
[I] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] Device name                        : n3xst150f
[I] Device type                        : full
[I] User device name                   : N3XST150
[I] Package name                       : FC150
[I] Task needs to be done              : fp_drc_only
[I] Pad less design                    : true
[I] Ntsd(west) option                  : off
[I] Ntsd(east) option                  : off
[I] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] Power optimized config             : No
[I] *********************************************************************
[I] Found multi chip pintable
[I] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] Unclassified P/G class for pin VCC_TR, created new class
[I] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] Unclassified P/G class for pin VPP_TR, created new class
[I] *******************************************************************************
[I] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] *******************************************************************************
[I] Loading oa design.
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/../snapshots/ar/floorplan/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] Reading design
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 135
[I]   Instances = 1790
[I]   Nets = 2950
[I]   Intrinsic nets = 135, don't touch nets = 136
[I]   Properties/values = 32/5005
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] Done
[I] Populating chip hier structure
[I] Done
[I] Doing placement check.
[I] Done
[I] Device version 'd'
[I] Doing simple design rule checks.
[I] Number of checks 16, max.threads=8
[I]   check hanging ports
[W] (60) User design port<Z[0]> is not connected to any pad instance.
[W] (60) User design port<Z[1]> is not connected to any pad instance.
[W] (60) User design port<Z[2]> is not connected to any pad instance.
[W] (60) User design port<Z[3]> is not connected to any pad instance.
[W] (60) User design port<Z[4]> is not connected to any pad instance.
[W] (60) User design port<Z[5]> is not connected to any pad instance.
[W] (60) User design port<Z[6]> is not connected to any pad instance.
[W] (60) User design port<Z[7]> is not connected to any pad instance.
[W] (60) User design port<Z[8]> is not connected to any pad instance.
[W] (60) User design port<Z[9]> is not connected to any pad instance.
[W] (60) User design port<Z[10]> is not connected to any pad instance.
[W] (60) User design port<Z[11]> is not connected to any pad instance.
[W] (60) User design port<Z[12]> is not connected to any pad instance.
[W] (60) User design port<Z[13]> is not connected to any pad instance.
[W] (60) User design port<Z[14]> is not connected to any pad instance.
[W] (60) User design port<Z[15]> is not connected to any pad instance.
[W] (60) User design port<Z[16]> is not connected to any pad instance.
[W] (60) User design port<Z[17]> is not connected to any pad instance.
[W] (60) User design port<Z[18]> is not connected to any pad instance.
[W] (60) User design port<Z[19]> is not connected to any pad instance.
[W] (60) User design port<Z[20]> is not connected to any pad instance.
[W] (60) User design port<Z[21]> is not connected to any pad instance.
[W] (60) User design port<Z[22]> is not connected to any pad instance.
[W] (60) User design port<Z[23]> is not connected to any pad instance.
[W] (60) User design port<Z[24]> is not connected to any pad instance.
[W] (60) User design port<Z[25]> is not connected to any pad instance.
[W] (60) User design port<Z[26]> is not connected to any pad instance.
[W] (60) User design port<Z[27]> is not connected to any pad instance.
[W] (60) User design port<Z[28]> is not connected to any pad instance.
[W] (60) User design port<Z[29]> is not connected to any pad instance.
[W] (60) User design port<Z[30]> is not connected to any pad instance.
[W] (60) User design port<Z[31]> is not connected to any pad instance.
[W] (60) User design port<Z[32]> is not connected to any pad instance.
[W] (60) User design port<A1[0]> is not connected to any pad instance.
[W] (60) User design port<A1[1]> is not connected to any pad instance.
[W] (60) User design port<A1[2]> is not connected to any pad instance.
[W] (60) User design port<A1[3]> is not connected to any pad instance.
[W] (60) User design port<A1[4]> is not connected to any pad instance.
[W] (60) User design port<A1[5]> is not connected to any pad instance.
[W] (60) User design port<A1[6]> is not connected to any pad instance.
[W] (60) User design port<A1[7]> is not connected to any pad instance.
[W] (60) User design port<A1[8]> is not connected to any pad instance.
[W] (60) User design port<A1[9]> is not connected to any pad instance.
[W] (60) User design port<A1[10]> is not connected to any pad instance.
[W] (60) User design port<A1[11]> is not connected to any pad instance.
[W] (60) User design port<A1[12]> is not connected to any pad instance.
[W] (60) User design port<A1[13]> is not connected to any pad instance.
[W] (60) User design port<A1[14]> is not connected to any pad instance.
[W] (60) User design port<A1[15]> is not connected to any pad instance.
[W] (60) User design port<A1[16]> is not connected to any pad instance.
[W] (60) User design port<A2[0]> is not connected to any pad instance.
[W] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I]   check nets
[W] (63) Hanging constant net in the design: __dft_tie_net0.
[W] (63) Hanging constant net in the design: __dft_tie_net1.
[W] (63) Hanging constant net in the design: tie1.
[W] (63) Hanging constant net in the design: tie0.
[W] (63) Hanging constant net in the design: __easic_supply1_16.
[W] (63) Hanging constant net in the design: __easic_supply0_139.
[W] (63) Hanging constant net in the design: __easic_supply0_140.
[W] (63) Hanging constant net in the design: __easic_supply0_141.
[W] (63) Hanging constant net in the design: __easic_supply0_142.
[W] (63) Hanging constant net in the design: __easic_supply0_143.
[W] (63) Hanging constant net in the design: __easic_supply0_144.
[W] (63) Hanging constant net in the design: __easic_supply0_145.
[W] (63) Hanging constant net in the design: __easic_supply0_146.
[W] (63) Hanging constant net in the design: __easic_supply0_158.
[W] (63) Hanging constant net in the design: __easic_supply0_159.
[I]   check routable input pins
[I]   check PLL out pins
[I]   check types pins by patterns
[I]   check top ports names unique
[I]   check edlygenddr4s
[I]     checked 0/0 edlygenddr4s
[I]   check intrinsic pins tieoff
[I]     checked 13 pins
[I] Check MGIO top nets
[I] Done
[I] Check MGIOs IDDQ pin connection
[I] Done
[I] Check MGIOs AREFENABLE pin connection
[I] Done
[I] Check unconnected instances
[I] Done for 0 instances
[I] Check matching of edff and eclkgate polarity
[I] Check dcdl types for used device
[I] Check DCDL instances connection to mrx*/mtx*
[I] Done for 0 instances
[I] Done
[I] Device version 'd'
[I] Check combined pins
[I] Done for 0 instances
[I] Check VDDA/VSSA pins are bound out
[I] Done for 0 instances
[I] Check test pin for bounding out
[I] Done for 96 top pins
[I] Check temperature diodes pins for bounding out
[I] Done for 0 diodes
[I] Doing memory check.
[I]   checked 0 instances
[I] Done
[I] Check BRAM/REGFILE for clock gate path
[I]   checked 0 instances
[I] Done
[I] Doing all io drcs.
[I]   check VCCIO in IO banks
[I]   check VREF in banks
[I]   check vreftune in banks
[I]     checked 0/0 vref tune groups
[I]   check top ports connections
[I]   done for 135 top ports
[I]   check IO pad connections
[I]   done for 0 IO instances
[I]   check WKE connections
[I]   check odt configuration
[I]   done
[I]   check uided/tided for test pins directions
[I]   done
[I]   check COMP_UPD/COMP_EN
[I]     checked 0/0 IO pads
[I]   check LVDS output pads
[I]   check inout direction for IO
[I] Done
[I] Doing user intrinsic net connectivity check.
[I]   checked 119/2950 nets
[I] Done
[I] Mixed nets check
[I]   checked 2430/2950 nets
[I] Done
[W] Corner block not instantiated in design
[I] Check design nets and instances name conflicts
[I] Number of task 2, max.threads=2
[I] done
[I] Check device nets and instances name conflicts
[I] Number of task 2, max.threads=2
[I] done
[I] Printing status of all drc checks
[I] ----------------------------------------
[I] | ID | Check Type            | Status  |
[I] ----------------------------------------
[I] | 0  | Placement check       | PASS    |
[I] | 1  | Simple drc check      | PASS    |
[I] | 2  | IO check              | PASS    |
[I] | 3  | Memory check          | PASS    |
[I] | 4  | Intrinsic conn check  | PASS    |
[I] ----------------------------------------
[I] | 5  | All checks            | PASS    |
[I] ----------------------------------------
[I] Memory used : 0.6 Gb
[I] Time Elapsed             : 6s
[I] exit code: 0
[I] PostFP DRC finished
[I] Floorplan finalization was done in 3.41 seconds
[I] Release EPLACER license ...
[I] Skip Power Estimator for 28nm
[I] Start constant propagation on floorplan view
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 14:48:24 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/const_propagation.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/const_propagation.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/floorplan/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 135
[I] [ephysresynthesis]   Instances = 1790
[I] [ephysresynthesis]   Nets = 2950
[I] [ephysresynthesis]   Intrinsic nets = 135, don't touch nets = 136
[I] [ephysresynthesis]   Properties/values = 32/5005
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 11
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 0 rsc types)
[I] [ephysresynthesis] Initializing rtbuf map (0 sites)
[I] [ephysresynthesis] Initializing mnbuf map (0 sites)
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Bram matrix 9 x 14
[I] [ephysresynthesis] Reg file matrix 9 x 14
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 8 rsc types (2 group occ))
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Constant nets optimization procedure is started.
[I] [ephysresynthesis] Assigning initial expressions to nets in design...
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Topological order net traversal is started.
[I] [ephysresynthesis] Detected 0 synchronizers of 0 registers
[I] [ephysresynthesis] Initializing repeaters list
[I] [ephysresynthesis]   Detected buffer efa_bufc: I_CI->O_CO
[I] [ephysresynthesis]   Detected buffer BUF12V1CRRVTIY: D->IY
[I] [ephysresynthesis]   Detected inverter INVX2CRRVTZ: A->Z
[I] [ephysresynthesis]   Detected inverter INVD2CRRVTIZ: IA->IZ
[I] [ephysresynthesis]   Detected buffer BUF24CRRVTZ: IA->Z
[I] [ephysresynthesis]   Detected inverter INVX4CRRVTZ: A->Z
[I] [ephysresynthesis]   Detected inverter efa_invc: I_CI->O_S
[I] [ephysresynthesis]   Detected inverter INVD2V1CRRVTIY: IB->IY
[I] [ephysresynthesis]   Detected buffer BUF12CRRVTIZ: A->IZ
[I] [ephysresynthesis]   Detected inverter INVX2V1CRRVTY: D->Y
[I] [ephysresynthesis]   Detected inverter efa_inv: A->Z
[I] [ephysresynthesis] Constant nets optimization is completed, 0 instances have been optimized in total.
[I] [ephysresynthesis] Replacement statistics:
	
[I] [ephysresynthesis] Started tail removing procedure
[I] [ephysresynthesis] Tail removing finished
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/const_propagation/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 14:48:39 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Constant Propagation completed
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Global Placement
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 14:48:40 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_global.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_global.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 9110
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] [eplacer] Wall time: Fri Mar 15 14:48:50 2019 1552650530
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/const_propagation/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 135
[I] [eplacer]   Instances = 1790
[I] [eplacer]   Nets = 2946
[I] [eplacer]   Intrinsic nets = 135, don't touch nets = 136
[I] [eplacer]   Properties/values = 32/5005
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 14:49:04 2019 1552650544
[I] [eplacer] Memory used: 0.68 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 14:49:04 2019 1552650544
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:49:04 2019 1552650544
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] No custom procedures registered at stage global_placement
[I] [eplacer] Checking preplacement
[I] [eplacer] Wall time: Fri Mar 15 14:49:04 2019 1552650544
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:49:04 2019 1552650544
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Testing fixed instances
[I] [eplacer]   Fixed instances are Ok
[I] [eplacer] Calculating clock domains
[I] [eplacer] High speed clock balancing session "special_pin_splitting" is started
[I] [eplacer]   Preparing the high speed fabric regions
[I] [eplacer]     Left high speed fabric region
[I] [eplacer]     Right high speed fabric region
[I] [eplacer]   Spliting special pin groups
[I] [eplacer]     Nothing to split
[I] [eplacer] High speed clock balancing session "special_pin_splitting" is finished
[I] [eplacer] Assigning weight 10.00 on clock nets
[I] [eplacer] Assigned weight to 0 clock nets
[I] [eplacer] Wall time: Fri Mar 15 14:49:07 2019 1552650547
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] 
[I] [eplacer] Placing macros
[I] [eplacer]   placed 0 mclkgates
[I] [eplacer]   placed 0 mrtaps
[I] [eplacer]   placed 0 erbufs
[I] [eplacer]   placed 0 eclkgenloc macros
[I] [eplacer]   placed 0 eclkmux macros
[I] [eplacer] Average Wire Length 381
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] === Average wire length: 87.657304 um === (h: 76.484804, v: 11.172501) 
[I] [eplacer] Optimizing placement
[I] [eplacer] Utilization:  0.9 / 0.9
[I] [eplacer] Start Initial Design Graph analytical placement
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Reading plibrary file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/polynomial_libs/gp/0v807ssn40c.plib
[I] [eplacer] 	Sensitivity on 1,  type of engine 1 
[I] [eplacer] 	Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.15/20 alphaHistory 1
[I] [eplacer]  Init timing engine 
[I] [eplacer] Initialize standalone timing engine from netlist, reduce graph = 1
[I] [eplacer] Initializing DelayEngine in fast annotation mode
[I] [eplacer] Timing graph statistics: nodes - 7622, edges - 11454
[I] [eplacer] Total 264 vertices marked as starting, 33 vertices marked as ending
[I] [eplacer] Number of starting/ending with edges: 159/0
[I] [eplacer] Total 1 initially fixed edges.
[I] [eplacer] Initial slack (with zero net delays) is 3.8225e-08
[I] [eplacer] Initial number of edges: 4881, target slack is 0
[I] [eplacer] Total number of edges: 4881, number of violated edges: 0, new slack: 3.8225e-08
[I] [eplacer] Initial netlist slack: 3.8225e-08
[I] [eplacer] Iteration #1
[I] [eplacer] Annotating admissible delays level by level.
[I] [eplacer] Total number of levels in the netlist - 42
[I] [eplacer] Total num of edges: 0, num of violated edges: 4881, admissible worst slack: 1e+30
[I] [eplacer] Total 0 edges returned back to the pool
[I] [eplacer] Making final admissible delays correction (version 2).
[I] [eplacer] Admissible delay calculation completed in 1 seconds.
[I] [eplacer] Final netlist slack: 0
[I] [eplacer] Started delay approximation for edges.
[I] [eplacer] Delay approximation for edges is done.
[I] [eplacer] Start dumping DelayEngine timing graph into generic representation
[I] [eplacer] Dumping timing graph in reduced form according to the flag specified
[I] [eplacer] Done DelayEngine timing graph dump
[I] [eplacer] Number of top-levels: 135, max top-level index: 134
[I] [eplacer] Graph has 43 levels
[I] [eplacer] Standalone timing graph initialization done, it has 2774 vertices, 6606 edges and 1790 instances
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] Loaded 1790 instances, average area per instance 1.05177, max area 1.2, max relative size 1 average relsz 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] after load dg_load_netlist  proc mem 1094.74 Gb
	 Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.07 Gb
[I] [eplacer] Timing update 0 (standalone) reports: (wns -0.675237 ns, tns -3.251 ns)
[I] [eplacer] 		 optimizable: (wns -0.675237 ns)
[I] [eplacer]  max timing weight 0.405345, average timing weight 0.00406168 
[I] [eplacer] Reload equation in 1 direction 
[I] [eplacer] Reload equation in 0 direction 
[I] [eplacer] 		AWL 0.000679212 (0.000332604, 0.000346608),  anchor weight 0.001, mean diagonal (2.57749, 2.57749),  mean anchor to mean diag ratio (7.85948e-05, 7.85948e-05) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.07 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 101.50, dx 46.86, dy 83.37, max 179.11 x 79.00 y 154.00
[I] [eplacer]     logic average 101.50, max 179.11 x 79.00 y 154.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 0: lower bound 0.0006792122538293217 upper bound 129.72067877461706 weight 0.0010000000000000002
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 1 (standalone) reports: (wns -3.12557 ns, tns -49.2381 ns)
[I] [eplacer] 		 optimizable: (wns -3.12557 ns)
[I] [eplacer]  max timing weight 1.0714, average timing weight 0.00804188 
[I] [eplacer] 		AWL 0.0529247 (0.014856, 0.0380687),  anchor weight 0.00114569, mean diagonal (2.59862, 2.59862),  mean anchor to mean diag ratio (8.91769e-05, 8.91769e-05) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 80.94, dx 46.60, dy 58.02, max 158.38 x 81.00 y 140.00
[I] [eplacer]     logic average 80.94, max 158.38 x 81.00 y 140.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 1: lower bound 0.05292472647702408 upper bound 64.75159256017506 weight 0.0011456917894167894
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 2 (standalone) reports: (wns -1.61248 ns, tns -16.8807 ns)
[I] [eplacer] 		 optimizable: (wns -1.61248 ns)
[I] [eplacer]  max timing weight 1.73167, average timing weight 0.0143623 
[I] [eplacer] 		AWL 0.0956538 (0.0344853, 0.0611685),  anchor weight 0.00131261, mean diagonal (2.63217, 2.63217),  mean anchor to mean diag ratio (0.000100736, 0.000100736) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.46, dx 46.46, dy 55.94, max 158.67 x 79.00 y 156.00
[I] [eplacer]     logic average 79.46, max 158.67 x 79.00 y 156.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 2: lower bound 0.09565382932166303 upper bound 64.7031409190372 weight 0.0013126096763370436
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 3 (standalone) reports: (wns -1.41884 ns, tns -14.5223 ns)
[I] [eplacer] 		 optimizable: (wns -1.41884 ns)
[I] [eplacer]  max timing weight 2.4062, average timing weight 0.0178671 
[I] [eplacer] 		AWL 0.112367 (0.0403497, 0.0720171),  anchor weight 0.00150385, mean diagonal (2.65078, 2.65078),  mean anchor to mean diag ratio (0.000114464, 0.000114464) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.33, dx 46.44, dy 55.85, max 157.69 x 79.00 y 155.00
[I] [eplacer]     logic average 79.33, max 157.69 x 79.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 3: lower bound 0.11236673960612692 upper bound 63.792143544857765 weight 0.0015038461288883799
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 4 (standalone) reports: (wns -1.60108 ns, tns -15.5083 ns)
[I] [eplacer] 		 optimizable: (wns -1.60108 ns)
[I] [eplacer]  max timing weight 3.05408, average timing weight 0.0231448 
[I] [eplacer] 		AWL 0.125293 (0.044077, 0.0812158),  anchor weight 0.00172294, mean diagonal (2.6788, 2.6788),  mean anchor to mean diag ratio (0.000129636, 0.000129636) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.35, dx 46.48, dy 55.83, max 159.45 x 79.00 y 156.00
[I] [eplacer]     logic average 79.35, max 159.45 x 79.00 y 156.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 4: lower bound 0.12529277899343544 upper bound 61.996554485776805 weight 0.0017229441624136378
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 5 (standalone) reports: (wns -1.53241 ns, tns -16.2214 ns)
[I] [eplacer] 		 optimizable: (wns -1.53241 ns)
[I] [eplacer]  max timing weight 3.73314, average timing weight 0.031734 
[I] [eplacer] 		AWL 0.141795 (0.050102, 0.0916932),  anchor weight 0.00197396, mean diagonal (2.7244, 2.7244),  mean anchor to mean diag ratio (0.00014591, 0.00014591) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.39, dx 46.44, dy 55.84, max 207.62 x 79.00 y 192.00
[I] [eplacer]     logic average 79.39, max 207.62 x 79.00 y 192.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 5: lower bound 0.14179518599562363 upper bound 61.165791684901535 weight 0.0019739629805008915
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 6 (standalone) reports: (wns -1.55783 ns, tns -15.3953 ns)
[I] [eplacer] 		 optimizable: (wns -1.55783 ns)
[I] [eplacer]  max timing weight 4.39771, average timing weight 0.0319747 
[I] [eplacer] 		AWL 0.16197 (0.0572753, 0.104695),  anchor weight 0.00226155, mean diagonal (2.72567, 2.72567),  mean anchor to mean diag ratio (0.000166945, 0.000166945) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.66, dx 46.87, dy 55.85, max 159.88 x 79.00 y 156.00
[I] [eplacer]     logic average 79.66, max 159.88 x 79.00 y 156.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 6: lower bound 0.16196980306345732 upper bound 59.26330503282276 weight 0.002261553179372563
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 7 (standalone) reports: (wns -1.52691 ns, tns -15.3288 ns)
[I] [eplacer] 		 optimizable: (wns -1.52691 ns)
[I] [eplacer]  max timing weight 5.04716, average timing weight 0.0428763 
[I] [eplacer] 		AWL 0.185965 (0.0669711, 0.118993),  anchor weight 0.00259104, mean diagonal (2.78355, 2.78355),  mean anchor to mean diag ratio (0.000187168, 0.000187168) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.64, dx 46.97, dy 55.81, max 158.07 x 79.00 y 155.00
[I] [eplacer]     logic average 79.64, max 158.07 x 79.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 7: lower bound 0.1859645514223195 upper bound 59.37079256017506 weight 0.0025910429089365805
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 8 (standalone) reports: (wns -1.6046 ns, tns -17.5872 ns)
[I] [eplacer] 		 optimizable: (wns -1.6046 ns)
[I] [eplacer]  max timing weight 5.73458, average timing weight 0.0486429 
[I] [eplacer] 		AWL 0.209635 (0.0751681, 0.134467),  anchor weight 0.00296854, mean diagonal (2.81416, 2.81416),  mean anchor to mean diag ratio (0.000211971, 0.000211971) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.26, dx 46.62, dy 55.56, max 158.07 x 79.00 y 155.00
[I] [eplacer]     logic average 79.26, max 158.07 x 79.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 8: lower bound 0.20963457330415752 upper bound 58.01334266958425 weight 0.002968536586795234
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 9 (standalone) reports: (wns -1.55273 ns, tns -15.493 ns)
[I] [eplacer] 		 optimizable: (wns -1.55273 ns)
[I] [eplacer]  max timing weight 6.39679, average timing weight 0.0520358 
[I] [eplacer] 		AWL 0.239111 (0.0852341, 0.153877),  anchor weight 0.00340103, mean diagonal (2.83217, 2.83217),  mean anchor to mean diag ratio (0.000241171, 0.000241171) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.01, dx 46.54, dy 55.32, max 158.27 x 79.00 y 155.00
[I] [eplacer]     logic average 79.01, max 158.27 x 79.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 9: lower bound 0.23911072210065648 upper bound 57.89040043763676 weight 0.003401027994074639
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 10 (standalone) reports: (wns -1.61342 ns, tns -15.7547 ns)
[I] [eplacer] 		 optimizable: (wns -1.61342 ns)
[I] [eplacer]  max timing weight 7.0348, average timing weight 0.067405 
[I] [eplacer] 		AWL 0.271854 (0.0956858, 0.176168),  anchor weight 0.00389653, mean diagonal (2.91376, 2.91376),  mean anchor to mean diag ratio (0.000268457, 0.000268457) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.10, dx 46.76, dy 55.26, max 158.27 x 79.00 y 155.00
[I] [eplacer]     logic average 79.10, max 158.27 x 79.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 10: lower bound 0.2718542669584245 upper bound 56.73387877461707 weight 0.0038965298483879625
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 11 (standalone) reports: (wns -1.48412 ns, tns -15.1467 ns)
[I] [eplacer] 		 optimizable: (wns -1.48412 ns)
[I] [eplacer]  max timing weight 7.72862, average timing weight 0.0673068 
[I] [eplacer] 		AWL 0.306079 (0.107684, 0.198395),  anchor weight 0.00446422, mean diagonal (2.91324, 2.91324),  mean anchor to mean diag ratio (0.000307478, 0.000307478) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.84, dx 46.56, dy 55.07, max 158.27 x 79.00 y 155.00
[I] [eplacer]     logic average 78.84, max 158.27 x 79.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 11: lower bound 0.3060792122538293 upper bound 56.723805689277896 weight 0.004464222254515535
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 12 (standalone) reports: (wns -1.47336 ns, tns -14.9174 ns)
[I] [eplacer] 		 optimizable: (wns -1.47336 ns)
[I] [eplacer]  max timing weight 8.38863, average timing weight 0.0840782 
[I] [eplacer] 		AWL 0.350792 (0.124094, 0.226698),  anchor weight 0.00511462, mean diagonal (3.00228, 3.00228),  mean anchor to mean diag ratio (0.000341716, 0.000341716) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.63, dx 46.40, dy 54.90, max 158.27 x 79.00 y 155.00
[I] [eplacer]     logic average 78.63, max 158.27 x 79.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 12: lower bound 0.3507921225382932 upper bound 56.59015054704595 weight 0.005114622783130152
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 13 (standalone) reports: (wns -1.50146 ns, tns -15.1718 ns)
[I] [eplacer] 		 optimizable: (wns -1.50146 ns)
[I] [eplacer]  max timing weight 9.04633, average timing weight 0.0839629 
[I] [eplacer] 		AWL 0.400467 (0.141698, 0.258769),  anchor weight 0.00585978, mean diagonal (3.00166, 3.00166),  mean anchor to mean diag ratio (0.000391435, 0.000391435) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.44, dx 46.36, dy 54.71, max 157.29 x 79.00 y 154.00
[I] [eplacer]     logic average 78.44, max 157.29 x 79.00 y 154.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 13: lower bound 0.4004673960612692 upper bound 56.00896892778994 weight 0.005859781328596262
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 14 (standalone) reports: (wns -1.50141 ns, tns -14.7622 ns)
[I] [eplacer] 		 optimizable: (wns -1.50141 ns)
[I] [eplacer]  max timing weight 9.69674, average timing weight 0.0916353 
[I] [eplacer] 		AWL 0.456879 (0.161356, 0.295523),  anchor weight 0.0067135, mean diagonal (3.04239, 3.04239),  mean anchor to mean diag ratio (0.00044233, 0.00044233) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.24, dx 46.36, dy 54.46, max 157.29 x 79.00 y 154.00
[I] [eplacer]     logic average 78.24, max 157.29 x 79.00 y 154.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 14: lower bound 0.4568787746170679 upper bound 55.75350021881838 weight 0.006713503355950542
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 15 (standalone) reports: (wns -1.48822 ns, tns -15.0418 ns)
[I] [eplacer] 		 optimizable: (wns -1.48822 ns)
[I] [eplacer]  max timing weight 10.3737, average timing weight 0.102004 
[I] [eplacer] 		AWL 0.515287 (0.181343, 0.333944),  anchor weight 0.00769161, mean diagonal (3.09744, 3.09744),  mean anchor to mean diag ratio (0.000497643, 0.000497643) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.07, dx 46.38, dy 54.22, max 156.31 x 79.00 y 153.00
[I] [eplacer]     logic average 78.07, max 156.31 x 79.00 y 153.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 15: lower bound 0.5152870897155362 upper bound 55.509905470459515 weight 0.007691605673134589
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 16 (standalone) reports: (wns -1.51196 ns, tns -14.7032 ns)
[I] [eplacer] 		 optimizable: (wns -1.51196 ns)
[I] [eplacer]  max timing weight 11.0216, average timing weight 0.1083 
[I] [eplacer] 		AWL 0.588932 (0.20706, 0.381871),  anchor weight 0.00881221, mean diagonal (3.13086, 3.13086),  mean anchor to mean diag ratio (0.000563925, 0.000563925) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 77.95, dx 46.45, dy 53.95, max 155.33 x 79.00 y 152.00
[I] [eplacer]     logic average 77.95, max 155.33 x 79.00 y 152.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 16: lower bound 0.5889317286652078 upper bound 55.65107877461707 weight 0.008812209467141886
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 17 (standalone) reports: (wns -1.5082 ns, tns -14.2253 ns)
[I] [eplacer] 		 optimizable: (wns -1.5082 ns)
[I] [eplacer]  max timing weight 11.6816, average timing weight 0.119089 
[I] [eplacer] 		AWL 0.667157 (0.23499, 0.432166),  anchor weight 0.0100961, mean diagonal (3.18814, 3.18814),  mean anchor to mean diag ratio (0.000634352, 0.000634352) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 77.59, dx 46.35, dy 53.58, max 155.33 x 79.00 y 152.00
[I] [eplacer]     logic average 77.59, max 155.33 x 79.00 y 152.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 17: lower bound 0.6671566739606126 upper bound 55.09942888402625 weight 0.010096076033125357
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 18 (standalone) reports: (wns -1.53865 ns, tns -14.4685 ns)
[I] [eplacer] 		 optimizable: (wns -1.53865 ns)
[I] [eplacer]  max timing weight 12.4441, average timing weight 0.0858635 
[I] [eplacer] 		AWL 0.765922 (0.271756, 0.494165),  anchor weight 0.011567, mean diagonal (3.01175, 3.01175),  mean anchor to mean diag ratio (0.000769123, 0.000769123) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 77.34, dx 46.29, dy 53.26, max 154.15 x 79.00 y 151.00
[I] [eplacer]     logic average 77.34, max 154.15 x 79.00 y 151.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 18: lower bound 0.7659216630196937 upper bound 55.16564288840263 weight 0.01156699141647935
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 19 (standalone) reports: (wns -1.51963 ns, tns -13.6224 ns)
[I] [eplacer] 		 optimizable: (wns -1.51963 ns)
[I] [eplacer]  max timing weight 12.9869, average timing weight 0.139686 
[I] [eplacer] 		AWL 0.859888 (0.302844, 0.557043),  anchor weight 0.0132522, mean diagonal (3.29748, 3.29748),  mean anchor to mean diag ratio (0.000804777, 0.000804777) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 76.91, dx 46.15, dy 52.86, max 153.17 x 79.00 y 150.00
[I] [eplacer]     logic average 76.91, max 153.17 x 79.00 y 150.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 19: lower bound 0.8598875273522977 upper bound 55.26564945295405 weight 0.013252207094114855
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 20 (standalone) reports: (wns -1.52158 ns, tns -14.8549 ns)
[I] [eplacer] 		 optimizable: (wns -1.52158 ns)
[I] [eplacer]  max timing weight 13.6706, average timing weight 0.136981 
[I] [eplacer] 		AWL 0.976199 (0.346951, 0.629248),  anchor weight 0.0151829, mean diagonal (3.28313, 3.28313),  mean anchor to mean diag ratio (0.000925908, 0.000925908) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 76.53, dx 46.03, dy 52.45, max 153.38 x 79.00 y 150.00
[I] [eplacer]     logic average 76.53, max 153.38 x 79.00 y 150.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 20: lower bound 0.9761986870897156 upper bound 56.02216192560175 weight 0.015182944859378301
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 21 (standalone) reports: (wns -1.48431 ns, tns -15.2217 ns)
[I] [eplacer] 		 optimizable: (wns -1.48431 ns)
[I] [eplacer]  max timing weight 14.3794, average timing weight 0.14152 
[I] [eplacer] 		AWL 1.09456 (0.389753, 0.70481),  anchor weight 0.017395, mean diagonal (3.30722, 3.30722),  mean anchor to mean diag ratio (0.00105294, 0.00105294) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 75.99, dx 45.76, dy 51.94, max 152.40 x 79.00 y 149.00
[I] [eplacer]     logic average 75.99, max 152.40 x 79.00 y 149.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 21: lower bound 1.094563238512035 upper bound 55.46134004376367 weight 0.017394975264557567
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 22 (standalone) reports: (wns -1.50227 ns, tns -14.9408 ns)
[I] [eplacer] 		 optimizable: (wns -1.50227 ns)
[I] [eplacer]  max timing weight 15.0169, average timing weight 0.141891 
[I] [eplacer] 		AWL 1.24831 (0.446447, 0.801866),  anchor weight 0.0199293, mean diagonal (3.30919, 3.30919),  mean anchor to mean diag ratio (0.00120548, 0.00120548) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 75.49, dx 45.63, dy 51.41, max 150.44 x 80.00 y 147.00
[I] [eplacer]     logic average 75.49, max 150.44 x 80.00 y 147.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 22: lower bound 1.248312910284464 upper bound 55.57752297592998 weight 0.019929280337711755
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 23 (standalone) reports: (wns -1.48531 ns, tns -15.7183 ns)
[I] [eplacer] 		 optimizable: (wns -1.48531 ns)
[I] [eplacer]  max timing weight 15.716, average timing weight 0.143391 
[I] [eplacer] 		AWL 1.39721 (0.504574, 0.892636),  anchor weight 0.0228328, mean diagonal (3.31715, 3.31715),  mean anchor to mean diag ratio (0.00137765, 0.00137765) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 74.91, dx 45.38, dy 50.84, max 149.47 x 80.00 y 146.00
[I] [eplacer]     logic average 74.91, max 149.47 x 80.00 y 146.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 23: lower bound 1.3972105032822757 upper bound 55.217143107221005 weight 0.02283281285190179
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 24 (standalone) reports: (wns -1.54802 ns, tns -15.3807 ns)
[I] [eplacer] 		 optimizable: (wns -1.54802 ns)
[I] [eplacer]  max timing weight 16.2968, average timing weight 0.144193 
[I] [eplacer] 		AWL 1.59796 (0.579156, 1.0188),  anchor weight 0.0261594, mean diagonal (3.32141, 3.32141),  mean anchor to mean diag ratio (0.0015762, 0.0015762) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 74.32, dx 45.37, dy 50.06, max 148.71 x 80.00 y 145.00
[I] [eplacer]     logic average 74.32, max 148.71 x 80.00 y 145.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 24: lower bound 1.59795886214442 upper bound 55.58969190371991 weight 0.026159366213714022
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 25 (standalone) reports: (wns -1.55265 ns, tns -14.5177 ns)
[I] [eplacer] 		 optimizable: (wns -1.55265 ns)
[I] [eplacer]  max timing weight 16.9373, average timing weight 0.140058 
[I] [eplacer] 		AWL 1.7915 (0.654208, 1.13729),  anchor weight 0.0299706, mean diagonal (3.29946, 3.29946),  mean anchor to mean diag ratio (0.0018177, 0.0018177) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 73.65, dx 45.19, dy 49.35, max 146.54 x 80.00 y 143.00
[I] [eplacer]     logic average 73.65, max 146.54 x 80.00 y 143.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 25: lower bound 1.7915010940919038 upper bound 55.58162231947484 weight 0.02997057108739913
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 26 (standalone) reports: (wns -1.4923 ns, tns -15.1602 ns)
[I] [eplacer] 		 optimizable: (wns -1.4923 ns)
[I] [eplacer]  max timing weight 17.7358, average timing weight 0.163883 
[I] [eplacer] 		AWL 1.96803 (0.723267, 1.24476),  anchor weight 0.034337, mean diagonal (3.42594, 3.42594),  mean anchor to mean diag ratio (0.00200553, 0.00200553) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 72.85, dx 44.73, dy 48.72, max 145.56 x 80.00 y 142.00
[I] [eplacer]     logic average 72.85, max 145.56 x 80.00 y 142.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 26: lower bound 1.9680258205689278 upper bound 54.72481881838075 weight 0.03433703721896536
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 27 (standalone) reports: (wns -1.4882 ns, tns -14.8963 ns)
[I] [eplacer] 		 optimizable: (wns -1.4882 ns)
[I] [eplacer]  max timing weight 18.3893, average timing weight 0.163895 
[I] [eplacer] 		AWL 2.25199 (0.838924, 1.41307),  anchor weight 0.0393397, mean diagonal (3.426, 3.426),  mean anchor to mean diag ratio (0.00229754, 0.00229754) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 71.99, dx 44.48, dy 47.88, max 142.64 x 80.00 y 139.00
[I] [eplacer]     logic average 71.99, max 142.64 x 80.00 y 139.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 27: lower bound 2.2519929978118163 upper bound 54.10739912472648 weight 0.03933966161466728
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 28 (standalone) reports: (wns -1.49392 ns, tns -14.6264 ns)
[I] [eplacer] 		 optimizable: (wns -1.49392 ns)
[I] [eplacer]  max timing weight 18.976, average timing weight 0.187498 
[I] [eplacer] 		AWL 2.54206 (0.949049, 1.59301),  anchor weight 0.0450711, mean diagonal (3.5513, 3.5513),  mean anchor to mean diag ratio (0.00253929, 0.00253929) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 70.98, dx 44.12, dy 46.88, max 140.69 x 80.00 y 137.00
[I] [eplacer]     logic average 70.98, max 140.69 x 80.00 y 137.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 28: lower bound 2.542056455142232 upper bound 54.172820131291026 weight 0.04507112731035913
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 29 (standalone) reports: (wns -1.46376 ns, tns -14.5412 ns)
[I] [eplacer] 		 optimizable: (wns -1.46376 ns)
[I] [eplacer]  max timing weight 19.7113, average timing weight 0.198065 
[I] [eplacer] 		AWL 2.8024 (1.07142, 1.73097),  anchor weight 0.0516376, mean diagonal (3.6074, 3.6074),  mean anchor to mean diag ratio (0.00286387, 0.00286387) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 70.13, dx 43.70, dy 46.14, max 135.82 x 81.00 y 135.00
[I] [eplacer]     logic average 70.13, max 135.82 x 81.00 y 135.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 29: lower bound 2.802396498905908 upper bound 53.66979037199125 weight 0.05163762049923727
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 30 (standalone) reports: (wns -1.44476 ns, tns -14.5715 ns)
[I] [eplacer] 		 optimizable: (wns -1.44476 ns)
[I] [eplacer]  max timing weight 20.3913, average timing weight 0.197533 
[I] [eplacer] 		AWL 3.13086 (1.20674, 1.92412),  anchor weight 0.0591608, mean diagonal (3.60458, 3.60458),  mean anchor to mean diag ratio (0.00328354, 0.00328354) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 69.08, dx 43.15, dy 45.29, max 133.88 x 81.00 y 133.00
[I] [eplacer]     logic average 69.08, max 133.88 x 81.00 y 133.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 30: lower bound 3.1308595185995625 upper bound 53.774186870897154 weight 0.05916079783099617
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 31 (standalone) reports: (wns -1.40179 ns, tns -14.6327 ns)
[I] [eplacer] 		 optimizable: (wns -1.40179 ns)
[I] [eplacer]  max timing weight 21.0849, average timing weight 0.204182 
[I] [eplacer] 		AWL 3.48222 (1.36031, 2.12191),  anchor weight 0.06778, mean diagonal (3.63987, 3.63987),  mean anchor to mean diag ratio (0.00372531, 0.00372531) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 68.12, dx 42.86, dy 44.32, max 132.83 x 82.00 y 131.00
[I] [eplacer]     logic average 68.12, max 132.83 x 82.00 y 131.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 31: lower bound 3.482218818380744 upper bound 54.99345820568928 weight 0.0677800403303189
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 32 (standalone) reports: (wns -1.50708 ns, tns -17.449 ns)
[I] [eplacer] 		 optimizable: (wns -1.50708 ns)
[I] [eplacer]  max timing weight 21.8075, average timing weight 0.202524 
[I] [eplacer] 		AWL 3.80541 (1.51175, 2.29366),  anchor weight 0.077655, mean diagonal (3.63108, 3.63108),  mean anchor to mean diag ratio (0.00427825, 0.00427825) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 67.21, dx 42.03, dy 43.91, max 130.70 x 82.00 y 129.00
[I] [eplacer]     logic average 67.21, max 130.70 x 82.00 y 129.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 32: lower bound 3.8054140043763676 upper bound 53.44202188183807 weight 0.07765503569278513
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 33 (standalone) reports: (wns -1.41391 ns, tns -15.2575 ns)
[I] [eplacer] 		 optimizable: (wns -1.41391 ns)
[I] [eplacer]  max timing weight 22.4764, average timing weight 0.170136 
[I] [eplacer] 		AWL 4.28556 (1.7536, 2.53197),  anchor weight 0.0889687, mean diagonal (3.45914, 3.45914),  mean anchor to mean diag ratio (0.00514499, 0.00514499) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 65.53, dx 41.31, dy 42.41, max 127.91 x 84.00 y 126.00
[I] [eplacer]     logic average 65.53, max 127.91 x 84.00 y 126.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:09 2019 1552650549
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 33: lower bound 4.28556192560175 upper bound 55.15312253829322 weight 0.08896873680009162
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 34 (standalone) reports: (wns -1.37639 ns, tns -14.6593 ns)
[I] [eplacer] 		 optimizable: (wns -1.37639 ns)
[I] [eplacer]  max timing weight 23.1452, average timing weight 0.180308 
[I] [eplacer] 		AWL 4.74152 (1.91981, 2.82171),  anchor weight 0.101931, mean diagonal (3.51314, 3.51314),  mean anchor to mean diag ratio (0.00580384, 0.00580384) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 64.49, dx 40.88, dy 41.55, max 126.30 x 83.00 y 124.00
[I] [eplacer]     logic average 64.49, max 126.30 x 83.00 y 124.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 34: lower bound 4.7415168490153174 upper bound 53.70027921225383 weight 0.10193075126664823
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 35 (standalone) reports: (wns -1.34743 ns, tns -13.0767 ns)
[I] [eplacer] 		 optimizable: (wns -1.34743 ns)
[I] [eplacer]  max timing weight 23.7457, average timing weight 0.225494 
[I] [eplacer] 		AWL 5.22726 (2.14394, 3.08331),  anchor weight 0.116781, mean diagonal (3.75301, 3.75301),  mean anchor to mean diag ratio (0.00622433, 0.00622433) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 63.03, dx 40.19, dy 40.31, max 122.38 x 83.00 y 120.00
[I] [eplacer]     logic average 63.03, max 122.38 x 83.00 y 120.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 35: lower bound 5.227259518599562 upper bound 55.15590240700219 weight 0.11678122481528391
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 36 (standalone) reports: (wns -1.47366 ns, tns -16.3317 ns)
[I] [eplacer] 		 optimizable: (wns -1.47366 ns)
[I] [eplacer]  max timing weight 24.4828, average timing weight 0.180168 
[I] [eplacer] 		AWL 5.69977 (2.37636, 3.3234),  anchor weight 0.133795, mean diagonal (3.51239, 3.51239),  mean anchor to mean diag ratio (0.00761948, 0.00761948) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 62.22, dx 39.47, dy 40.05, max 120.22 x 82.00 y 118.00
[I] [eplacer]     logic average 62.22, max 120.22 x 82.00 y 118.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 36: lower bound 5.699765426695842 upper bound 53.758471772428884 weight 0.13379529042890684
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 37 (standalone) reports: (wns -1.4085 ns, tns -14.6907 ns)
[I] [eplacer] 		 optimizable: (wns -1.4085 ns)
[I] [eplacer]  max timing weight 25.0818, average timing weight 0.211053 
[I] [eplacer] 		AWL 6.34535 (2.65458, 3.69077),  anchor weight 0.153288, mean diagonal (3.67635, 3.67635),  mean anchor to mean diag ratio (0.00834014, 0.00834014) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 60.50, dx 38.63, dy 38.71, max 118.68 x 82.00 y 114.00
[I] [eplacer]     logic average 60.50, max 118.68 x 82.00 y 114.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 37: lower bound 6.3453514223194745 upper bound 53.28077111597374 weight 0.1532881657070333
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 38 (standalone) reports: (wns -1.40521 ns, tns -15.1962 ns)
[I] [eplacer] 		 optimizable: (wns -1.40521 ns)
[I] [eplacer]  max timing weight 25.8205, average timing weight 0.22581 
[I] [eplacer] 		AWL 6.90384 (2.9546, 3.94924),  anchor weight 0.175621, mean diagonal (3.75469, 3.75469),  mean anchor to mean diag ratio (0.00935575, 0.00935575) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 58.77, dx 38.10, dy 37.17, max 115.77 x 82.00 y 112.00
[I] [eplacer]     logic average 58.77, max 115.77 x 82.00 y 112.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 38: lower bound 6.90384113785558 upper bound 52.45957461706783 weight 0.1756209928653081
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 39 (standalone) reports: (wns -1.36513 ns, tns -12.4713 ns)
[I] [eplacer] 		 optimizable: (wns -1.36513 ns)
[I] [eplacer]  max timing weight 26.4893, average timing weight 0.247739 
[I] [eplacer] 		AWL 7.45334 (3.15774, 4.29561),  anchor weight 0.201208, mean diagonal (3.8711, 3.8711),  mean anchor to mean diag ratio (0.0103964, 0.0103964) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 56.15, dx 38.82, dy 33.35, max 112.36 x 80.00 y 108.00
[I] [eplacer]     logic average 56.15, max 112.36 x 80.00 y 108.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 39: lower bound 7.453341794310722 upper bound 49.52779693654267 weight 0.201207529575008
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 40 (standalone) reports: (wns -1.26627 ns, tns -11.9365 ns)
[I] [eplacer] 		 optimizable: (wns -1.26627 ns)
[I] [eplacer]  max timing weight 27.1581, average timing weight 0.198747 
[I] [eplacer] 		AWL 8.39469 (3.58703, 4.80766),  anchor weight 0.230522, mean diagonal (3.61102, 3.61102),  mean anchor to mean diag ratio (0.0127687, 0.0127687) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 51.67, dx 37.52, dy 29.09, max 102.79 x 81.00 y 98.00
[I] [eplacer]     logic average 51.67, max 102.79 x 81.00 y 98.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 40: lower bound 8.39469146608315 upper bound 46.45936236323851 weight 0.23052181460292226
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 41 (standalone) reports: (wns -1.24348 ns, tns -10.143 ns)
[I] [eplacer] 		 optimizable: (wns -1.24348 ns)
[I] [eplacer]  max timing weight 27.8269, average timing weight 0.195192 
[I] [eplacer] 		AWL 8.92341 (3.93849, 4.98492),  anchor weight 0.264107, mean diagonal (3.59215, 3.59215),  mean anchor to mean diag ratio (0.0147057, 0.0147057) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 47.00, dx 36.00, dy 24.05, max 89.49 x 75.00 y 86.00
[I] [eplacer]     logic average 47.00, max 89.49 x 75.00 y 86.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 41: lower bound 8.923411378555798 upper bound 40.94873041575492 weight 0.26410695027202735
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 42 (standalone) reports: (wns -1.15314 ns, tns -9.91959 ns)
[I] [eplacer] 		 optimizable: (wns -1.15314 ns)
[I] [eplacer]  max timing weight 28.4957, average timing weight 0.249587 
[I] [eplacer] 		AWL 9.20894 (4.22266, 4.98627),  anchor weight 0.302585, mean diagonal (3.88092, 3.88092),  mean anchor to mean diag ratio (0.0155945, 0.0155945) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 45.51, dx 33.91, dy 24.28, max 92.13 x 73.00 y 85.00
[I] [eplacer]     logic average 45.51, max 92.13 x 73.00 y 85.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 42: lower bound 9.20893566739606 upper bound 39.80618118161926 weight 0.30258516445456973
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 43 (standalone) reports: (wns -1.18 ns, tns -10.1088 ns)
[I] [eplacer] 		 optimizable: (wns -1.18 ns)
[I] [eplacer]  max timing weight 29.1646, average timing weight 0.277894 
[I] [eplacer] 		AWL 9.7785 (4.61504, 5.16346),  anchor weight 0.346669, mean diagonal (4.03119, 4.03119),  mean anchor to mean diag ratio (0.0172004, 0.0172004) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 43.25, dx 32.31, dy 22.78, max 85.44 x 74.00 y 81.00
[I] [eplacer]     logic average 43.25, max 85.44 x 74.00 y 81.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 43: lower bound 9.778503282275711 upper bound 38.87365207877462 weight 0.3466693385149295
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 44 (standalone) reports: (wns -1.1231 ns, tns -9.19402 ns)
[I] [eplacer] 		 optimizable: (wns -1.1231 ns)
[I] [eplacer]  max timing weight 29.8334, average timing weight 0.249978 
[I] [eplacer] 		AWL 10.6703 (5.07347, 5.59683),  anchor weight 0.397176, mean diagonal (3.88299, 3.88299),  mean anchor to mean diag ratio (0.0204582, 0.0204582) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 41.28, dx 31.15, dy 21.51, max 81.15 x 67.00 y 79.00
[I] [eplacer]     logic average 41.28, max 81.15 x 67.00 y 79.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 44: lower bound 10.670292341356674 upper bound 38.02566214442014 weight 0.3971762147791038
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 45 (standalone) reports: (wns -1.09343 ns, tns -9.20393 ns)
[I] [eplacer] 		 optimizable: (wns -1.09343 ns)
[I] [eplacer]  max timing weight 30.3892, average timing weight 0.286341 
[I] [eplacer] 		AWL 11.6077 (5.56007, 6.04765),  anchor weight 0.455042, mean diagonal (4.07603, 4.07603),  mean anchor to mean diag ratio (0.0223287, 0.0223287) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 38.99, dx 29.22, dy 20.23, max 77.83 x 66.00 y 76.00
[I] [eplacer]     logic average 38.99, max 77.83 x 66.00 y 76.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 45: lower bound 11.607719037199125 upper bound 37.718297592997814 weight 0.45504152822405847
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 46 (standalone) reports: (wns -1.13717 ns, tns -9.00967 ns)
[I] [eplacer] 		 optimizable: (wns -1.13717 ns)
[I] [eplacer]  max timing weight 31.0249, average timing weight 0.293703 
[I] [eplacer] 		AWL 12.1535 (6.01356, 6.13991),  anchor weight 0.521337, mean diagonal (4.11512, 4.11512),  mean anchor to mean diag ratio (0.0253387, 0.0253387) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 36.33, dx 28.16, dy 17.82, max 76.22 x 70.00 y 72.00
[I] [eplacer]     logic average 36.33, max 76.22 x 70.00 y 72.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 46: lower bound 12.153472647702408 upper bound 37.77484595185996 weight 0.521337342729972
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 47 (standalone) reports: (wns -1.15904 ns, tns -9.61694 ns)
[I] [eplacer] 		 optimizable: (wns -1.15904 ns)
[I] [eplacer]  max timing weight 31.8398, average timing weight 0.228261 
[I] [eplacer] 		AWL 13.358 (6.60905, 6.74893),  anchor weight 0.597292, mean diagonal (3.7677, 3.7677),  mean anchor to mean diag ratio (0.0317069, 0.0317069) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 34.50, dx 26.26, dy 17.24, max 84.72 x 83.00 y 72.00
[I] [eplacer]     logic average 34.50, max 84.72 x 83.00 y 72.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 47: lower bound 13.35798249452954 upper bound 38.72005995623633 weight 0.597291913082095
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 48 (standalone) reports: (wns -1.22989 ns, tns -11.0559 ns)
[I] [eplacer] 		 optimizable: (wns -1.22989 ns)
[I] [eplacer]  max timing weight 32.5087, average timing weight 0.290498 
[I] [eplacer] 		AWL 13.9532 (7.1101, 6.84313),  anchor weight 0.684312, mean diagonal (4.0981, 4.0981),  mean anchor to mean diag ratio (0.0333976, 0.0333976) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 33.24, dx 25.07, dy 17.11, max 78.82 x 62.00 y 67.00
[I] [eplacer]     logic average 33.24, max 78.82 x 62.00 y 67.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 48: lower bound 13.953232385120351 upper bound 39.33575667396061 weight 0.6843124407032027
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 49 (standalone) reports: (wns -1.14924 ns, tns -9.84657 ns)
[I] [eplacer] 		 optimizable: (wns -1.14924 ns)
[I] [eplacer]  max timing weight 33.1775, average timing weight 0.234306 
[I] [eplacer] 		AWL 14.8193 (7.56474, 7.25452),  anchor weight 0.784011, mean diagonal (3.7998, 3.7998),  mean anchor to mean diag ratio (0.041267, 0.041267) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 29.78, dx 23.26, dy 14.01, max 82.20 x 81.00 y 64.00
[I] [eplacer]     logic average 29.78, max 82.20 x 81.00 y 64.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 49: lower bound 14.819259956236323 upper bound 38.333859956236324 weight 0.7840111447094221
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 50 (standalone) reports: (wns -1.13074 ns, tns -9.7485 ns)
[I] [eplacer] 		 optimizable: (wns -1.13074 ns)
[I] [eplacer]  max timing weight 33.8463, average timing weight 0.227356 
[I] [eplacer] 		AWL 15.3621 (8.09276, 7.26931),  anchor weight 0.898235, mean diagonal (3.7629, 3.7629),  mean anchor to mean diag ratio (0.0477427, 0.0477427) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 28.21, dx 21.60, dy 13.85, max 80.89 x 80.00 y 61.00
[I] [eplacer]     logic average 28.21, max 80.89 x 80.00 y 61.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 50: lower bound 15.36207089715536 upper bound 37.461480525164106 weight 0.8982351313048432
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 51 (standalone) reports: (wns -1.17176 ns, tns -9.69472 ns)
[I] [eplacer] 		 optimizable: (wns -1.17176 ns)
[I] [eplacer]  max timing weight 34.5151, average timing weight 0.275783 
[I] [eplacer] 		AWL 16.2157 (8.51698, 7.69876),  anchor weight 1.0291, mean diagonal (4.01998, 4.01998),  mean anchor to mean diag ratio (0.0512002, 0.0512002) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 25.99, dx 20.77, dy 11.47, max 82.39 x 82.00 y 59.00
[I] [eplacer]     logic average 25.99, max 82.39 x 82.00 y 59.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 51: lower bound 16.215737417943107 upper bound 37.572419256017504 weight 1.0291006149016693
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 52 (standalone) reports: (wns -1.10468 ns, tns -10.0492 ns)
[I] [eplacer] 		 optimizable: (wns -1.10468 ns)
[I] [eplacer]  max timing weight 35.1839, average timing weight 0.325831 
[I] [eplacer] 		AWL 17.1132 (9.09504, 8.01815),  anchor weight 1.17903, mean diagonal (4.28568, 4.28568),  mean anchor to mean diag ratio (0.055023, 0.055023) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 25.06, dx 19.35, dy 12.21, max 83.01 x 55.00 y 57.00
[I] [eplacer]     logic average 25.06, max 83.01 x 55.00 y 57.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 52: lower bound 17.113183369803064 upper bound 37.687357549234136 weight 1.1790321249766118
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 53 (standalone) reports: (wns -1.16714 ns, tns -10.896 ns)
[I] [eplacer] 		 optimizable: (wns -1.16714 ns)
[I] [eplacer]  max timing weight 35.8527, average timing weight 0.350347 
[I] [eplacer] 		AWL 17.9596 (9.53832, 8.42132),  anchor weight 1.35081, mean diagonal (4.41583, 4.41583),  mean anchor to mean diag ratio (0.0611813, 0.0611813) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 23.30, dx 18.30, dy 10.87, max 93.54 x 93.00 y 54.00
[I] [eplacer]     logic average 23.30, max 93.54 x 93.00 y 54.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 53: lower bound 17.95963807439825 upper bound 38.338180306345734 weight 1.3508074250443325
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 54 (standalone) reports: (wns -1.15565 ns, tns -10.5784 ns)
[I] [eplacer] 		 optimizable: (wns -1.15565 ns)
[I] [eplacer]  max timing weight 36.5216, average timing weight 0.354502 
[I] [eplacer] 		AWL 18.8396 (10.0922, 8.7474),  anchor weight 1.54761, mean diagonal (4.43788, 4.43788),  mean anchor to mean diag ratio (0.0697464, 0.0697464) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 21.88, dx 17.32, dy 9.78, max 83.24 x 48.00 y 52.00
[I] [eplacer]     logic average 21.88, max 83.24 x 48.00 y 52.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 54: lower bound 18.83957111597374 upper bound 38.101265645514225 weight 1.547608975956527
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 55 (standalone) reports: (wns -1.14928 ns, tns -10.4463 ns)
[I] [eplacer] 		 optimizable: (wns -1.14928 ns)
[I] [eplacer]  max timing weight 37.1904, average timing weight 0.337448 
[I] [eplacer] 		AWL 19.4505 (10.6336, 8.81688),  anchor weight 1.77308, mean diagonal (4.34734, 4.34734),  mean anchor to mean diag ratio (0.0815718, 0.0815718) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.66, dx 16.31, dy 9.46, max 69.07 x 51.00 y 49.00
[I] [eplacer]     logic average 20.66, max 69.07 x 51.00 y 49.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 55: lower bound 19.450488402625822 upper bound 38.54937943107221 weight 1.773082896981116
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 56 (standalone) reports: (wns -1.09083 ns, tns -9.25179 ns)
[I] [eplacer] 		 optimizable: (wns -1.09083 ns)
[I] [eplacer]  max timing weight 37.8592, average timing weight 0.257591 
[I] [eplacer] 		AWL 20.5086 (11.2486, 9.25997),  anchor weight 2.03141, mean diagonal (3.92341, 3.92341),  mean anchor to mean diag ratio (0.103554, 0.103554) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 18.64, dx 15.04, dy 7.81, max 92.14 x 92.00 y 47.00
[I] [eplacer]     logic average 18.64, max 92.14 x 92.00 y 47.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 56: lower bound 20.508600875273522 upper bound 37.107927352297594 weight 2.0314065170266
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 57 (standalone) reports: (wns -1.16756 ns, tns -10.8773 ns)
[I] [eplacer] 		 optimizable: (wns -1.16756 ns)
[I] [eplacer]  max timing weight 38.528, average timing weight 0.347903 
[I] [eplacer] 		AWL 20.9215 (11.6532, 9.26827),  anchor weight 2.32737, mean diagonal (4.40285, 4.40285),  mean anchor to mean diag ratio (0.105722, 0.105722) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 17.94, dx 14.14, dy 8.20, max 83.22 x 83.00 y 44.00
[I] [eplacer]     logic average 17.94, max 83.22 x 83.00 y 44.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 57: lower bound 20.921492341356675 upper bound 37.29313172866521 weight 2.3273657675251305
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 58 (standalone) reports: (wns -1.10839 ns, tns -9.64453 ns)
[I] [eplacer] 		 optimizable: (wns -1.10839 ns)
[I] [eplacer]  max timing weight 39.1968, average timing weight 0.328166 
[I] [eplacer] 		AWL 22.0465 (12.2401, 9.80641),  anchor weight 2.66644, mean diagonal (4.29807, 4.29807),  mean anchor to mean diag ratio (0.124077, 0.124077) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 15.43, dx 12.49, dy 6.34, max 68.01 x 49.00 y 43.00
[I] [eplacer]     logic average 15.43, max 68.01 x 49.00 y 43.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 58: lower bound 22.04653785557987 upper bound 36.08618205689278 weight 2.666443850823246
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 59 (standalone) reports: (wns -1.09827 ns, tns -9.7002 ns)
[I] [eplacer] 		 optimizable: (wns -1.09827 ns)
[I] [eplacer]  max timing weight 39.8657, average timing weight 0.375873 
[I] [eplacer] 		AWL 22.0622 (12.5322, 9.52995),  anchor weight 3.05492, mean diagonal (4.55133, 4.55133),  mean anchor to mean diag ratio (0.134244, 0.134244) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 15.02, dx 12.65, dy 5.71, max 97.05 x 97.00 y 39.00
[I] [eplacer]     logic average 15.02, max 97.05 x 97.00 y 39.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 59: lower bound 22.06218468271335 upper bound 36.27151072210066 weight 3.0549228268290753
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 60 (standalone) reports: (wns -1.1426 ns, tns -10.8517 ns)
[I] [eplacer] 		 optimizable: (wns -1.1426 ns)
[I] [eplacer]  max timing weight 40.5345, average timing weight 0.367608 
[I] [eplacer] 		AWL 23.0073 (13.0742, 9.93306),  anchor weight 3.5, mean diagonal (4.50746, 4.50746),  mean anchor to mean diag ratio (0.155299, 0.155299) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 13.32, dx 10.78, dy 5.59, max 52.00 x 42.00 y 37.00
[I] [eplacer]     logic average 13.32, max 52.00 x 42.00 y 37.00
[I] [eplacer] Wall time: Fri Mar 15 14:49:10 2019 1552650550
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 60: lower bound 23.007260393873086 upper bound 35.63155317286652 weight 3.5
[I] [eplacer] ************************************************************************
[I] [eplacer] Moved 0 rfs to dds sites
[I] [eplacer] Moved 0 brams to dds sites
[I] [eplacer] Set timing to accurate mode 
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------------------------
	               algo name                 |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------------------------
	 Total Live Time                         |  20.3      |  100         |  22.2       |  1.1     
	DG analytical                            |  0.7       |  3.5         |  1.4        |  0       
	DG fix density                           |  0.5       |  2.7         |  0.8        |  0.2     
	DG load netlist                          |  1.4       |  7.2         |  2.1        |  0       
	DG updateTiming                          |  0.1       |  0.6         |  0.4        |  0       
	Placement reinit                         |  0.5       |  2.5         |  0.5        |  0       
	RDB load                                 |  13.9      |  68.4        |  13.5       |  0.5     
	Standalone Timing engine initialization  |  0.6       |  3.4         |  1.3        |  0       
	Start hsi session                        |  2.1       |  10.4        |  2          |  0       
	Timing fast mode                         |  0.4       |  2.1         |  0.4        |  0       
	global part 1                            |  20.3      |  99.9        |  22.2       |  1.1     
	hsi session                              |  2.1       |  10.5        |  2.1        |  0       
	load design                              |  14.6      |  71.6        |  14.1       |  0.6     
	plc_run_dg_opt_initial                   |  3.5       |  17.2        |  5.7        |  0.5     
	----------------------------------------------------------------------------------------------
	
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Calculating clock domains
[I] [eplacer] Testing fixed instances
[I] [eplacer]   Fixed instances are Ok
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Reset timing engine_params: sensitivity on -1,  type of engine -1  
[I] [eplacer] dg_set_timing_engine_params: Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.3/20 alphaHistory 0.35
[I] [eplacer] Design Graph Analytical Placement Optimization
[I] [eplacer] 	Sensitivity on 1,  type of engine 1 
[I] [eplacer] 	Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.3/20 alphaHistory 0.35
[I] [eplacer] Loaded 1790 instances, average area per instance 1.05177, max area 1.2, max relative size 1 average relsz 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] after load dg_load_netlist  proc mem 1126.88 Gb
	 Timing update 61 (standalone) reports: (wns -1.05419 ns, tns -9.14294 ns)
[I] [eplacer] 		 optimizable: (wns -1.05419 ns)
[I] [eplacer]  max timing weight 0.137833, average timing weight 0.00190655 
[I] [eplacer] Reload equation in 1 direction 
[I] [eplacer] Reload equation in 0 direction 
[I] [eplacer] 		AWL 0.744258 (0.33057, 0.413688),  anchor weight 0.001, mean diagonal (0.424528, 0.481445),  mean anchor to mean diag ratio (0.000472111, 0.000416416) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.24, dx 46.03, dy 54.99, max 148.12 x 85.00 y 137.00
[I] [eplacer]     logic average 78.24, max 148.12 x 85.00 y 137.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 0: lower bound 0.7442577680525164 upper bound 53.17483719912473 weight 0.0010000000000000002
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 62 (standalone) reports: (wns -1.53354 ns, tns -14.3688 ns)
[I] [eplacer] 		 optimizable: (wns -1.53354 ns)
[I] [eplacer]  max timing weight 0.216246, average timing weight 0.00408251 
[I] [eplacer] 		AWL 0.939646 (0.37371, 0.565936),  anchor weight 0.00110739, mean diagonal (0.393247, 0.411851),  mean anchor to mean diag ratio (0.000564204, 0.000538762) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 76.45, dx 45.93, dy 52.44, max 149.91 x 84.00 y 147.00
[I] [eplacer]     logic average 76.45, max 149.91 x 84.00 y 147.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 1: lower bound 0.9396455142231948 upper bound 51.85227658643326 weight 0.0011073906454848047
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 63 (standalone) reports: (wns -1.51383 ns, tns -14.6275 ns)
[I] [eplacer] 		 optimizable: (wns -1.51383 ns)
[I] [eplacer]  max timing weight 0.44467, average timing weight 0.00632597 
[I] [eplacer] 		AWL 1.03471 (0.40812, 0.62659),  anchor weight 0.00122631, mean diagonal (0.397718, 0.418701),  mean anchor to mean diag ratio (0.000617675, 0.000586771) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 76.06, dx 45.97, dy 51.90, max 152.83 x 84.00 y 149.00
[I] [eplacer]     logic average 76.06, max 152.83 x 84.00 y 149.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 2: lower bound 1.0347107221006564 upper bound 51.44569059080963 weight 0.0012263140417072542
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 64 (standalone) reports: (wns -1.49652 ns, tns -14.937 ns)
[I] [eplacer] 		 optimizable: (wns -1.49652 ns)
[I] [eplacer]  max timing weight 0.516894, average timing weight 0.00887114 
[I] [eplacer] 		AWL 1.14661 (0.45887, 0.687744),  anchor weight 0.00135801, mean diagonal (0.406333, 0.42097),  mean anchor to mean diag ratio (0.000669421, 0.000646181) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 75.60, dx 45.71, dy 51.56, max 149.16 x 85.00 y 148.00
[I] [eplacer]     logic average 75.60, max 149.16 x 85.00 y 148.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 3: lower bound 1.1466148796498905 upper bound 52.13310153172867 weight 0.0013580086982132758
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 65 (standalone) reports: (wns -1.47505 ns, tns -15.1813 ns)
[I] [eplacer] 		 optimizable: (wns -1.47505 ns)
[I] [eplacer]  max timing weight 0.755662, average timing weight 0.0109686 
[I] [eplacer] 		AWL 1.26312 (0.512583, 0.750539),  anchor weight 0.00150385, mean diagonal (0.402961, 0.421383),  mean anchor to mean diag ratio (0.000747398, 0.000714767) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 75.20, dx 45.53, dy 51.12, max 149.16 x 85.00 y 147.00
[I] [eplacer]     logic average 75.20, max 149.16 x 85.00 y 147.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 4: lower bound 1.2631225382932167 upper bound 52.74945470459518 weight 0.0015038461288883799
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 66 (standalone) reports: (wns -1.48855 ns, tns -15.2577 ns)
[I] [eplacer] 		 optimizable: (wns -1.48855 ns)
[I] [eplacer]  max timing weight 1.10412, average timing weight 0.0132889 
[I] [eplacer] 		AWL 1.40672 (0.568512, 0.838206),  anchor weight 0.00166535, mean diagonal (0.400164, 0.421537),  mean anchor to mean diag ratio (0.000833331, 0.00079113) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 74.62, dx 45.30, dy 50.63, max 147.96 x 85.00 y 146.00
[I] [eplacer]     logic average 74.62, max 147.96 x 85.00 y 146.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 5: lower bound 1.4067181619256017 upper bound 53.25405032822758 weight 0.001665345135379529
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 67 (standalone) reports: (wns -1.48377 ns, tns -15.6201 ns)
[I] [eplacer] 		 optimizable: (wns -1.48377 ns)
[I] [eplacer]  max timing weight 1.44054, average timing weight 0.0154746 
[I] [eplacer] 		AWL 1.56458 (0.65748, 0.907102),  anchor weight 0.00184419, mean diagonal (0.401979, 0.421458),  mean anchor to mean diag ratio (0.000918553, 0.000876147) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 73.81, dx 44.79, dy 50.07, max 146.54 x 85.00 y 145.00
[I] [eplacer]     logic average 73.81, max 146.54 x 85.00 y 145.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 6: lower bound 1.5645816192560176 upper bound 52.807542669584244 weight 0.0018441876244229157
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 68 (standalone) reports: (wns -1.56931 ns, tns -15.5881 ns)
[I] [eplacer] 		 optimizable: (wns -1.56931 ns)
[I] [eplacer]  max timing weight 1.75865, average timing weight 0.0174376 
[I] [eplacer] 		AWL 1.70542 (0.704228, 1.00119),  anchor weight 0.00204224, mean diagonal (0.406864, 0.423368),  mean anchor to mean diag ratio (0.00100489, 0.000965757) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 73.44, dx 44.84, dy 49.48, max 147.73 x 85.00 y 144.00
[I] [eplacer]     logic average 73.44, max 147.73 x 85.00 y 144.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 7: lower bound 1.7054170678336982 upper bound 53.19192122538293 weight 0.0020422361238047826
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 69 (standalone) reports: (wns -1.56207 ns, tns -15.8317 ns)
[I] [eplacer] 		 optimizable: (wns -1.56207 ns)
[I] [eplacer]  max timing weight 1.86036, average timing weight 0.0197764 
[I] [eplacer] 		AWL 1.87069 (0.790053, 1.08064),  anchor weight 0.00226155, mean diagonal (0.403673, 0.42374),  mean anchor to mean diag ratio (0.00112149, 0.00106843) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 72.64, dx 44.30, dy 48.86, max 145.34 x 85.00 y 143.00
[I] [eplacer]     logic average 72.64, max 145.34 x 85.00 y 143.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 8: lower bound 1.8706936542669585 upper bound 52.645668708971556 weight 0.002261553179372563
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 70 (standalone) reports: (wns -1.65108 ns, tns -16.0014 ns)
[I] [eplacer] 		 optimizable: (wns -1.65108 ns)
[I] [eplacer]  max timing weight 1.40946, average timing weight 0.0215116 
[I] [eplacer] 		AWL 2.03561 (0.851234, 1.18438),  anchor weight 0.00250442, mean diagonal (0.406885, 0.426091),  mean anchor to mean diag ratio (0.00123202, 0.00117653) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 72.17, dx 44.30, dy 48.30, max 144.59 x 85.00 y 141.00
[I] [eplacer]     logic average 72.17, max 144.59 x 85.00 y 141.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 9: lower bound 2.03560875273523 upper bound 53.5907466083151 weight 0.0025044228351035988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 71 (standalone) reports: (wns -1.64183 ns, tns -16.893 ns)
[I] [eplacer] 		 optimizable: (wns -1.64183 ns)
[I] [eplacer]  max timing weight 1.67542, average timing weight 0.0230783 
[I] [eplacer] 		AWL 2.24396 (0.948751, 1.29521),  anchor weight 0.00277337, mean diagonal (0.401222, 0.424945),  mean anchor to mean diag ratio (0.00138346, 0.00130629) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 71.15, dx 43.64, dy 47.52, max 143.18 x 85.00 y 140.00
[I] [eplacer]     logic average 71.15, max 143.18 x 85.00 y 140.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 10: lower bound 2.2439636761487964 upper bound 52.53611159737419 weight 0.002773374419932258
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 72 (standalone) reports: (wns -1.6482 ns, tns -15.9978 ns)
[I] [eplacer] 		 optimizable: (wns -1.6482 ns)
[I] [eplacer]  max timing weight 2.23305, average timing weight 0.0250317 
[I] [eplacer] 		AWL 2.41667 (1.01047, 1.4062),  anchor weight 0.00307121, mean diagonal (0.413507, 0.426659),  mean anchor to mean diag ratio (0.00148645, 0.00144065) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 70.61, dx 43.66, dy 46.83, max 141.66 x 85.00 y 138.00
[I] [eplacer]     logic average 70.61, max 141.66 x 85.00 y 138.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 11: lower bound 2.4166748358862145 upper bound 52.60045908096281 weight 0.0030712088890598285
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 73 (standalone) reports: (wns -1.59053 ns, tns -16.1479 ns)
[I] [eplacer] 		 optimizable: (wns -1.59053 ns)
[I] [eplacer]  max timing weight 1.67366, average timing weight 0.0275391 
[I] [eplacer] 		AWL 2.62745 (1.11408, 1.51337),  anchor weight 0.00340103, mean diagonal (0.40807, 0.426145),  mean anchor to mean diag ratio (0.00166788, 0.00159718) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:11 2019 1552650551
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 69.70, dx 43.13, dy 46.14, max 140.04 x 84.00 y 137.00
[I] [eplacer]     logic average 69.70, max 140.04 x 84.00 y 137.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 12: lower bound 2.627454704595186 upper bound 51.924168927789935 weight 0.003401027994074639
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 74 (standalone) reports: (wns -1.60867 ns, tns -15.726 ns)
[I] [eplacer] 		 optimizable: (wns -1.60867 ns)
[I] [eplacer]  max timing weight 1.64943, average timing weight 0.0295612 
[I] [eplacer] 		AWL 2.83682 (1.19001, 1.64681),  anchor weight 0.00376627, mean diagonal (0.413572, 0.429462),  mean anchor to mean diag ratio (0.00182233, 0.00175495) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 69.05, dx 42.90, dy 45.57, max 138.51 x 84.00 y 135.00
[I] [eplacer]     logic average 69.05, max 138.51 x 84.00 y 135.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 13: lower bound 2.8368245076586436 upper bound 52.876048140043764 weight 0.003766266585670204
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 75 (standalone) reports: (wns -1.66645 ns, tns -17.5078 ns)
[I] [eplacer] 		 optimizable: (wns -1.66645 ns)
[I] [eplacer]  max timing weight 2.20043, average timing weight 0.0316662 
[I] [eplacer] 		AWL 3.11053 (1.32508, 1.78545),  anchor weight 0.00417073, mean diagonal (0.406804, 0.42889),  mean anchor to mean diag ratio (0.00205149, 0.0019459) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 67.98, dx 42.36, dy 44.66, max 136.89 x 84.00 y 134.00
[I] [eplacer]     logic average 67.98, max 136.89 x 84.00 y 134.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 14: lower bound 3.1105286652078776 upper bound 52.05375623632385 weight 0.0041707283853731816
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 76 (standalone) reports: (wns -1.66901 ns, tns -16.2995 ns)
[I] [eplacer] 		 optimizable: (wns -1.66901 ns)
[I] [eplacer]  max timing weight 2.24857, average timing weight 0.0353864 
[I] [eplacer] 		AWL 3.34421 (1.4233, 1.92091),  anchor weight 0.00461863, mean diagonal (0.414299, 0.431526),  mean anchor to mean diag ratio (0.00223061, 0.0021416) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 67.22, dx 42.02, dy 44.02, max 135.15 x 84.00 y 132.00
[I] [eplacer]     logic average 67.22, max 135.15 x 84.00 y 132.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 15: lower bound 3.3442083150984683 upper bound 51.88756717724289 weight 0.004618625598820204
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 77 (standalone) reports: (wns -1.64269 ns, tns -16.6482 ns)
[I] [eplacer] 		 optimizable: (wns -1.64269 ns)
[I] [eplacer]  max timing weight 2.634, average timing weight 0.0367629 
[I] [eplacer] 		AWL 3.61118 (1.55069, 2.06049),  anchor weight 0.00511462, mean diagonal (0.413798, 0.431932),  mean anchor to mean diag ratio (0.00247304, 0.00236925) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 66.22, dx 41.64, dy 43.15, max 132.77 x 84.00 y 130.00
[I] [eplacer]     logic average 66.22, max 132.77 x 84.00 y 130.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 16: lower bound 3.611178118161926 upper bound 51.927778118161925 weight 0.005114622783130152
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 78 (standalone) reports: (wns -1.60079 ns, tns -15.1548 ns)
[I] [eplacer] 		 optimizable: (wns -1.60079 ns)
[I] [eplacer]  max timing weight 2.5458, average timing weight 0.0389305 
[I] [eplacer] 		AWL 3.90065 (1.68135, 2.2193),  anchor weight 0.00566389, mean diagonal (0.417612, 0.434149),  mean anchor to mean diag ratio (0.00271351, 0.00261019) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 65.36, dx 41.19, dy 42.52, max 131.03 x 83.00 y 128.00
[I] [eplacer]     logic average 65.36, max 131.03 x 83.00 y 128.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 17: lower bound 3.9006533916849015 upper bound 52.061028008752736 weight 0.0056638854252217905
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 79 (standalone) reports: (wns -1.54314 ns, tns -15.2451 ns)
[I] [eplacer] 		 optimizable: (wns -1.54314 ns)
[I] [eplacer]  max timing weight 3.39104, average timing weight 0.0415585 
[I] [eplacer] 		AWL 4.21774 (1.82918, 2.38857),  anchor weight 0.00627213, mean diagonal (0.414559, 0.43472),  mean anchor to mean diag ratio (0.00302693, 0.0028866) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 64.21, dx 40.64, dy 41.57, max 127.88 x 82.00 y 126.00
[I] [eplacer]     logic average 64.21, max 127.88 x 82.00 y 126.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 18: lower bound 4.217740919037199 upper bound 51.6972533916849 weight 0.006272133736988335
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 80 (standalone) reports: (wns -1.59858 ns, tns -16.9423 ns)
[I] [eplacer] 		 optimizable: (wns -1.59858 ns)
[I] [eplacer]  max timing weight 4.0612, average timing weight 0.0444634 
[I] [eplacer] 		AWL 4.52353 (1.9767, 2.54683),  anchor weight 0.0069457, mean diagonal (0.416117, 0.43702),  mean anchor to mean diag ratio (0.00333934, 0.00317966) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 63.36, dx 40.24, dy 40.96, max 127.12 x 83.00 y 124.00
[I] [eplacer]     logic average 63.36, max 127.12 x 83.00 y 124.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 19: lower bound 4.523532166301969 upper bound 51.1847387308534 weight 0.006945702227570544
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 81 (standalone) reports: (wns -1.56767 ns, tns -15.2223 ns)
[I] [eplacer] 		 optimizable: (wns -1.56767 ns)
[I] [eplacer]  max timing weight 4.39835, average timing weight 0.0463967 
[I] [eplacer] 		AWL 4.853 (2.13503, 2.71797),  anchor weight 0.00769161, mean diagonal (0.42091, 0.437287),  mean anchor to mean diag ratio (0.00365575, 0.00351887) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 62.34, dx 39.73, dy 40.19, max 124.54 x 81.00 y 122.00
[I] [eplacer]     logic average 62.34, max 124.54 x 81.00 y 122.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 20: lower bound 4.853 upper bound 51.200699343544855 weight 0.007691605673134589
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 82 (standalone) reports: (wns -1.58381 ns, tns -15.0271 ns)
[I] [eplacer] 		 optimizable: (wns -1.58381 ns)
[I] [eplacer]  max timing weight 4.89055, average timing weight 0.0491224 
[I] [eplacer] 		AWL 5.24428 (2.31415, 2.93012),  anchor weight 0.00851761, mean diagonal (0.421938, 0.438776),  mean anchor to mean diag ratio (0.00403838, 0.00388344) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 61.22, dx 39.20, dy 39.34, max 143.45 x 83.00 y 119.00
[I] [eplacer]     logic average 61.22, max 143.45 x 83.00 y 119.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 21: lower bound 5.244276148796499 upper bound 51.05346433260394 weight 0.008517612171187095
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 83 (standalone) reports: (wns -1.53257 ns, tns -14.2583 ns)
[I] [eplacer] 		 optimizable: (wns -1.53257 ns)
[I] [eplacer]  max timing weight 5.31214, average timing weight 0.0524712 
[I] [eplacer] 		AWL 5.61003 (2.50798, 3.10206),  anchor weight 0.00943232, mean diagonal (0.424884, 0.440149),  mean anchor to mean diag ratio (0.00444095, 0.00428697) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 60.16, dx 38.55, dy 38.68, max 118.66 x 80.00 y 116.00
[I] [eplacer]     logic average 60.16, max 118.66 x 80.00 y 116.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 22: lower bound 5.610033698030635 upper bound 51.169424945295404 weight 0.009432324040240121
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 84 (standalone) reports: (wns -1.57455 ns, tns -15.2663 ns)
[I] [eplacer] 		 optimizable: (wns -1.57455 ns)
[I] [eplacer]  max timing weight 5.68653, average timing weight 0.0547943 
[I] [eplacer] 		AWL 6.01582 (2.68984, 3.32598),  anchor weight 0.0104453, mean diagonal (0.425248, 0.441647),  mean anchor to mean diag ratio (0.00491355, 0.00473114) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 59.04, dx 38.08, dy 37.90, max 116.71 x 80.00 y 114.00
[I] [eplacer]     logic average 59.04, max 116.71 x 80.00 y 114.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 23: lower bound 6.015818818380744 upper bound 51.31339212253829 weight 0.010445267407343346
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 85 (standalone) reports: (wns -1.56278 ns, tns -15.9526 ns)
[I] [eplacer] 		 optimizable: (wns -1.56278 ns)
[I] [eplacer]  max timing weight 5.12003, average timing weight 0.0567368 
[I] [eplacer] 		AWL 6.46455 (2.94318, 3.52137),  anchor weight 0.011567, mean diagonal (0.424723, 0.442668),  mean anchor to mean diag ratio (0.00544784, 0.00522704) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 57.64, dx 37.46, dy 36.79, max 114.76 x 79.00 y 112.00
[I] [eplacer]     logic average 57.64, max 114.76 x 79.00 y 112.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 24: lower bound 6.464548796498907 upper bound 50.530060393873086 weight 0.01156699141647935
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 86 (standalone) reports: (wns -1.56285 ns, tns -14.1125 ns)
[I] [eplacer] 		 optimizable: (wns -1.56285 ns)
[I] [eplacer]  max timing weight 5.66379, average timing weight 0.0587585 
[I] [eplacer] 		AWL 6.89613 (3.1922, 3.70393),  anchor weight 0.0128092, mean diagonal (0.419328, 0.446722),  mean anchor to mean diag ratio (0.00611039, 0.00573574) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 55.51, dx 37.11, dy 34.61, max 120.97 x 83.00 y 109.00
[I] [eplacer]     logic average 55.51, max 120.97 x 83.00 y 109.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 25: lower bound 6.896133041575492 upper bound 47.54401444201313 weight 0.01280917809101227
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 87 (standalone) reports: (wns -1.34546 ns, tns -13.0718 ns)
[I] [eplacer] 		 optimizable: (wns -1.34546 ns)
[I] [eplacer]  max timing weight 5.78222, average timing weight 0.0608716 
[I] [eplacer] 		AWL 7.23159 (3.39686, 3.83473),  anchor weight 0.0141848, mean diagonal (0.431357, 0.452768),  mean anchor to mean diag ratio (0.00657781, 0.0062668) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 54.35, dx 37.41, dy 32.62, max 116.78 x 79.00 y 106.00
[I] [eplacer]     logic average 54.35, max 116.78 x 79.00 y 106.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 26: lower bound 7.231589496717724 upper bound 46.18480568927791 weight 0.014184763994335893
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 88 (standalone) reports: (wns -1.3396 ns, tns -12.4032 ns)
[I] [eplacer] 		 optimizable: (wns -1.3396 ns)
[I] [eplacer]  max timing weight 6.33803, average timing weight 0.063424 
[I] [eplacer] 		AWL 7.73846 (3.70235, 4.03611),  anchor weight 0.0157081, mean diagonal (0.4348, 0.458855),  mean anchor to mean diag ratio (0.00722642, 0.00684764) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 51.33, dx 36.29, dy 29.74, max 102.42 x 83.00 y 101.00
[I] [eplacer]     logic average 51.33, max 102.42 x 83.00 y 101.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 27: lower bound 7.738458643326039 upper bound 42.59999474835887 weight 0.015708074955737252
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 89 (standalone) reports: (wns -1.31535 ns, tns -11.5779 ns)
[I] [eplacer] 		 optimizable: (wns -1.31535 ns)
[I] [eplacer]  max timing weight 6.7568, average timing weight 0.0657434 
[I] [eplacer] 		AWL 7.88583 (3.89723, 3.98859),  anchor weight 0.017395, mean diagonal (0.445007, 0.467625),  mean anchor to mean diag ratio (0.00781884, 0.0074407) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 47.25, dx 34.86, dy 25.68, max 99.62 x 79.00 y 96.00
[I] [eplacer]     logic average 47.25, max 99.62 x 79.00 y 96.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 28: lower bound 7.885825820568927 upper bound 39.04744814004376 weight 0.017394975264557567
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 90 (standalone) reports: (wns -1.19396 ns, tns -11.0039 ns)
[I] [eplacer] 		 optimizable: (wns -1.19396 ns)
[I] [eplacer]  max timing weight 7.17798, average timing weight 0.065737 
[I] [eplacer] 		AWL 7.92115 (4.08434, 3.83681),  anchor weight 0.019263, mean diagonal (0.453409, 0.481835),  mean anchor to mean diag ratio (0.00849797, 0.0079967) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 45.34, dx 33.33, dy 24.46, max 96.17 x 68.00 y 92.00
[I] [eplacer]     logic average 45.34, max 96.17 x 68.00 y 92.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 29: lower bound 7.921149234135667 upper bound 37.6166818380744 weight 0.01926303288641064
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 91 (standalone) reports: (wns -1.15484 ns, tns -10.5271 ns)
[I] [eplacer] 		 optimizable: (wns -1.15484 ns)
[I] [eplacer]  max timing weight 6.14074, average timing weight 0.0686758 
[I] [eplacer] 		AWL 8.23191 (4.34935, 3.88256),  anchor weight 0.0213317, mean diagonal (0.461754, 0.487629),  mean anchor to mean diag ratio (0.00924043, 0.00875016) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 43.75, dx 32.04, dy 23.77, max 94.87 x 64.00 y 90.00
[I] [eplacer]     logic average 43.75, max 94.87 x 64.00 y 90.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 30: lower bound 8.23191422319475 upper bound 37.16474266958424 weight 0.0213317024220773
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 92 (standalone) reports: (wns -1.10567 ns, tns -9.83735 ns)
[I] [eplacer] 		 optimizable: (wns -1.10567 ns)
[I] [eplacer]  max timing weight 6.93135, average timing weight 0.0730666 
[I] [eplacer] 		AWL 8.7039 (4.64129, 4.06261),  anchor weight 0.0236225, mean diagonal (0.469037, 0.490069),  mean anchor to mean diag ratio (0.0100738, 0.0096415) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 42.05, dx 30.85, dy 22.69, max 91.09 x 79.00 y 87.00
[I] [eplacer]     logic average 42.05, max 91.09 x 79.00 y 87.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 31: lower bound 8.703903719912473 upper bound 38.368666083150984 weight 0.02362252771447396
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 93 (standalone) reports: (wns -1.17501 ns, tns -10.1827 ns)
[I] [eplacer] 		 optimizable: (wns -1.17501 ns)
[I] [eplacer]  max timing weight 7.38248, average timing weight 0.0759747 
[I] [eplacer] 		AWL 9.19586 (4.98416, 4.21169),  anchor weight 0.0261594, mean diagonal (0.455569, 0.491965),  mean anchor to mean diag ratio (0.0114853, 0.0106356) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 40.42, dx 29.57, dy 21.81, max 85.44 x 78.00 y 85.00
[I] [eplacer]     logic average 40.42, max 85.44 x 78.00 y 85.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 32: lower bound 9.19585601750547 upper bound 38.463475273522974 weight 0.026159366213714022
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 94 (standalone) reports: (wns -1.17517 ns, tns -10.2775 ns)
[I] [eplacer] 		 optimizable: (wns -1.17517 ns)
[I] [eplacer]  max timing weight 7.91504, average timing weight 0.079768 
[I] [eplacer] 		AWL 9.6994 (5.28668, 4.41271),  anchor weight 0.0289686, mean diagonal (0.452847, 0.495011),  mean anchor to mean diag ratio (0.012795, 0.0117052) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 38.86, dx 28.46, dy 20.93, max 83.82 x 80.00 y 83.00
[I] [eplacer]     logic average 38.86, max 83.82 x 80.00 y 83.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 33: lower bound 9.69939693654267 upper bound 38.637566301969365 weight 0.02896863743687817
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 95 (standalone) reports: (wns -1.15716 ns, tns -9.81252 ns)
[I] [eplacer] 		 optimizable: (wns -1.15716 ns)
[I] [eplacer]  max timing weight 8.35305, average timing weight 0.0836195 
[I] [eplacer] 		AWL 10.2455 (5.63869, 4.60684),  anchor weight 0.0320796, mean diagonal (0.453857, 0.497348),  mean anchor to mean diag ratio (0.0141374, 0.0129013) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 37.29, dx 27.35, dy 20.12, max 82.04 x 60.00 y 81.00
[I] [eplacer]     logic average 37.29, max 82.04 x 60.00 y 81.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 34: lower bound 10.245537855579869 upper bound 38.332846389496716 weight 0.03207959811003982
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 96 (standalone) reports: (wns -1.16945 ns, tns -9.98631 ns)
[I] [eplacer] 		 optimizable: (wns -1.16945 ns)
[I] [eplacer]  max timing weight 7.46987, average timing weight 0.0863524 
[I] [eplacer] 		AWL 10.7578 (5.99569, 4.76208),  anchor weight 0.0355246, mean diagonal (0.455198, 0.500451),  mean anchor to mean diag ratio (0.0156094, 0.014198) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 35.53, dx 26.01, dy 19.18, max 78.92 x 59.00 y 78.00
[I] [eplacer]     logic average 35.53, max 78.92 x 59.00 y 78.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 35: lower bound 10.757761487964988 upper bound 38.00715098468272 weight 0.035524646857970126
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 97 (standalone) reports: (wns -1.15118 ns, tns -9.95838 ns)
[I] [eplacer] 		 optimizable: (wns -1.15118 ns)
[I] [eplacer]  max timing weight 8.19092, average timing weight 0.0890891 
[I] [eplacer] 		AWL 11.2258 (6.29576, 4.93008),  anchor weight 0.0393397, mean diagonal (0.456614, 0.503505),  mean anchor to mean diag ratio (0.017232, 0.0156273) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 33.89, dx 24.85, dy 18.16, max 80.32 x 58.00 y 76.00
[I] [eplacer]     logic average 33.89, max 80.32 x 58.00 y 76.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 36: lower bound 11.225835886214442 upper bound 37.864698468271335 weight 0.03933966161466728
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 98 (standalone) reports: (wns -1.14018 ns, tns -9.58794 ns)
[I] [eplacer] 		 optimizable: (wns -1.14018 ns)
[I] [eplacer]  max timing weight 8.78075, average timing weight 0.0916327 
[I] [eplacer] 		AWL 11.7013 (6.63334, 5.06796),  anchor weight 0.0435644, mean diagonal (0.459994, 0.50539),  mean anchor to mean diag ratio (0.0189423, 0.0172409) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 32.77, dx 24.12, dy 17.61, max 77.79 x 58.00 y 74.00
[I] [eplacer]     logic average 32.77, max 77.79 x 58.00 y 74.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 37: lower bound 11.701292341356673 upper bound 37.087721225382936 weight 0.04356437326862023
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 99 (standalone) reports: (wns -1.14117 ns, tns -9.5524 ns)
[I] [eplacer] 		 optimizable: (wns -1.14117 ns)
[I] [eplacer]  max timing weight 9.28722, average timing weight 0.0908529 
[I] [eplacer] 		AWL 12.2213 (6.97585, 5.24547),  anchor weight 0.0482428, mean diagonal (0.462487, 0.508096),  mean anchor to mean diag ratio (0.0208633, 0.0189906) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 30.73, dx 22.71, dy 16.06, max 80.06 x 80.00 y 72.00
[I] [eplacer]     logic average 30.73, max 80.06 x 80.00 y 72.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 38: lower bound 12.221316411378556 upper bound 37.063936980306345 weight 0.048242779434078335
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 100 (standalone) reports: (wns -1.14236 ns, tns -9.11306 ns)
[I] [eplacer] 		 optimizable: (wns -1.14236 ns)
[I] [eplacer]  max timing weight 7.59807, average timing weight 0.0949055 
[I] [eplacer] 		AWL 12.5699 (7.25659, 5.31333),  anchor weight 0.0534236, mean diagonal (0.462152, 0.512082),  mean anchor to mean diag ratio (0.0231205, 0.0208663) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 29.64, dx 22.18, dy 15.24, max 73.08 x 53.00 y 70.00
[I] [eplacer]     logic average 29.64, max 73.08 x 53.00 y 70.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 39: lower bound 12.569919037199124 upper bound 36.200160175054705 weight 0.0534236026574851
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 101 (standalone) reports: (wns -1.17513 ns, tns -9.11731 ns)
[I] [eplacer] 		 optimizable: (wns -1.17513 ns)
[I] [eplacer]  max timing weight 6.26433, average timing weight 0.0955858 
[I] [eplacer] 		AWL 13.0419 (7.61453, 5.42732),  anchor weight 0.0591608, mean diagonal (0.464466, 0.517922),  mean anchor to mean diag ratio (0.0254758, 0.0228464) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 27.67, dx 20.82, dy 13.91, max 71.17 x 54.00 y 68.00
[I] [eplacer]     logic average 27.67, max 71.17 x 54.00 y 68.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 40: lower bound 13.041850765864332 upper bound 36.17252647702407 weight 0.05916079783099617
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 102 (standalone) reports: (wns -1.14595 ns, tns -9.35766 ns)
[I] [eplacer] 		 optimizable: (wns -1.14595 ns)
[I] [eplacer]  max timing weight 7.02928, average timing weight 0.0996819 
[I] [eplacer] 		AWL 13.3434 (7.88605, 5.45737),  anchor weight 0.0655141, mean diagonal (0.463623, 0.524194),  mean anchor to mean diag ratio (0.0282628, 0.0249971) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:12 2019 1552650552
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.38, dx 7.78, dy 16.90, max 90.27 x 37.00 y 90.00
[I] [eplacer]     logic average 20.38, max 90.27 x 37.00 y 90.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 41: lower bound 13.343424945295405 upper bound 29.237361925601753 weight 0.06551411409746287
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 103 (standalone) reports: (wns -1.01577 ns, tns -7.66143 ns)
[I] [eplacer] 		 optimizable: (wns -1.01577 ns)
[I] [eplacer]  max timing weight 6.24709, average timing weight 0.0963437 
[I] [eplacer] 		AWL 8.86277 (2.85146, 6.0113),  anchor weight 0.0725497, mean diagonal (0.577754, 0.488975),  mean anchor to mean diag ratio (0.0251154, 0.0296752) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.04, dx 10.48, dy 14.85, max 71.17 x 26.00 y 68.00
[I] [eplacer]     logic average 20.04, max 71.17 x 26.00 y 68.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 42: lower bound 8.862767177242889 upper bound 29.069009628008754 weight 0.07254971709875463
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 104 (standalone) reports: (wns -1.07285 ns, tns -7.51412 ns)
[I] [eplacer] 		 optimizable: (wns -1.07285 ns)
[I] [eplacer]  max timing weight 7.02738, average timing weight 0.0962106 
[I] [eplacer] 		AWL 8.96208 (2.79885, 6.16323),  anchor weight 0.0803409, mean diagonal (0.567583, 0.496093),  mean anchor to mean diag ratio (0.0283108, 0.0323905) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 19.09, dx 10.33, dy 13.77, max 67.05 x 26.00 y 65.00
[I] [eplacer]     logic average 19.09, max 67.05 x 26.00 y 65.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 43: lower bound 8.962077461706784 upper bound 27.932133479212254 weight 0.08034087804772988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 105 (standalone) reports: (wns -1.06599 ns, tns -7.71238 ns)
[I] [eplacer] 		 optimizable: (wns -1.06599 ns)
[I] [eplacer]  max timing weight 4.99553, average timing weight 0.108853 
[I] [eplacer] 		AWL 9.11238 (2.84963, 6.26276),  anchor weight 0.0889687, mean diagonal (0.576259, 0.50769),  mean anchor to mean diag ratio (0.030879, 0.0350494) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 18.41, dx 9.83, dy 13.32, max 65.55 x 24.00 y 61.00
[I] [eplacer]     logic average 18.41, max 65.55 x 24.00 y 61.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 44: lower bound 9.112384245076587 upper bound 26.31623807439825 weight 0.08896873680009162
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 106 (standalone) reports: (wns -1.04256 ns, tns -7.09734 ns)
[I] [eplacer] 		 optimizable: (wns -1.04256 ns)
[I] [eplacer]  max timing weight 5.00319, average timing weight 0.104877 
[I] [eplacer] 		AWL 9.39432 (2.95515, 6.43917),  anchor weight 0.0985231, mean diagonal (0.587237, 0.506458),  mean anchor to mean diag ratio (0.0335558, 0.0389078) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 17.98, dx 9.74, dy 12.76, max 59.24 x 23.00 y 55.00
[I] [eplacer]     logic average 17.98, max 59.24 x 23.00 y 55.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 45: lower bound 9.394315536105033 upper bound 26.20183107221007 weight 0.09852314687302119
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 107 (standalone) reports: (wns -1.01116 ns, tns -6.66358 ns)
[I] [eplacer] 		 optimizable: (wns -1.01116 ns)
[I] [eplacer]  max timing weight 7.45866, average timing weight 0.106908 
[I] [eplacer] 		AWL 9.5398 (3.16233, 6.37747),  anchor weight 0.109104, mean diagonal (0.584619, 0.506321),  mean anchor to mean diag ratio (0.0373257, 0.0430976) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 16.38, dx 9.15, dy 11.47, max 53.23 x 23.00 y 49.00
[I] [eplacer]     logic average 16.38, max 53.23 x 23.00 y 49.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 46: lower bound 9.539804814004377 upper bound 25.70298468271335 weight 0.10910361121090918
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 108 (standalone) reports: (wns -1.02733 ns, tns -7.47274 ns)
[I] [eplacer] 		 optimizable: (wns -1.02733 ns)
[I] [eplacer]  max timing weight 5.43735, average timing weight 0.11093 
[I] [eplacer] 		AWL 9.87846 (3.23944, 6.63902),  anchor weight 0.12082, mean diagonal (0.58675, 0.512329),  mean anchor to mean diag ratio (0.0411839, 0.0471661) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 15.17, dx 8.26, dy 10.91, max 54.49 x 37.00 y 46.00
[I] [eplacer]     logic average 15.17, max 54.49 x 37.00 y 46.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 47: lower bound 9.8784590809628 upper bound 25.21030590809628 weight 0.12082031844357197
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 109 (standalone) reports: (wns -1.09716 ns, tns -7.20563 ns)
[I] [eplacer] 		 optimizable: (wns -1.09716 ns)
[I] [eplacer]  max timing weight 7.9205, average timing weight 0.113046 
[I] [eplacer] 		AWL 10.1285 (3.33473, 6.79377),  anchor weight 0.133795, mean diagonal (0.586853, 0.518155),  mean anchor to mean diag ratio (0.0455986, 0.0516439) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 14.64, dx 7.80, dy 10.81, max 47.41 x 22.00 y 43.00
[I] [eplacer]     logic average 14.64, max 47.41 x 22.00 y 43.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 48: lower bound 10.128505470459519 upper bound 24.46512647702407 weight 0.13379529042890684
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 110 (standalone) reports: (wns -0.98607 ns, tns -6.52251 ns)
[I] [eplacer] 		 optimizable: (wns -0.98607 ns)
[I] [eplacer]  max timing weight 8.02207, average timing weight 0.114757 
[I] [eplacer] 		AWL 10.5165 (3.42895, 7.08752),  anchor weight 0.148164, mean diagonal (0.595697, 0.519545),  mean anchor to mean diag ratio (0.0497456, 0.057037) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 13.36, dx 7.48, dy 9.40, max 47.80 x 21.00 y 40.00
[I] [eplacer]     logic average 13.36, max 47.80 x 21.00 y 40.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 49: lower bound 10.516466520787747 upper bound 24.662440700218816 weight 0.1481636530308942
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 111 (standalone) reports: (wns -1.00292 ns, tns -6.72504 ns)
[I] [eplacer] 		 optimizable: (wns -1.00292 ns)
[I] [eplacer]  max timing weight 8.22316, average timing weight 0.113916 
[I] [eplacer] 		AWL 10.7716 (3.55886, 7.21274),  anchor weight 0.164075, mean diagonal (0.587123, 0.520547),  mean anchor to mean diag ratio (0.0558922, 0.0630405) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 12.71, dx 7.08, dy 8.97, max 46.62 x 20.00 y 43.00
[I] [eplacer]     logic average 12.71, max 46.62 x 20.00 y 43.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 50: lower bound 10.771600875273524 upper bound 24.614705908096283 weight 0.16407504336726855
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 112 (standalone) reports: (wns -0.99819 ns, tns -6.64287 ns)
[I] [eplacer] 		 optimizable: (wns -0.99819 ns)
[I] [eplacer]  max timing weight 7.78051, average timing weight 0.113398 
[I] [eplacer] 		AWL 11.0452 (3.65969, 7.38553),  anchor weight 0.181695, mean diagonal (0.587375, 0.522639),  mean anchor to mean diag ratio (0.0618679, 0.0695308) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 12.05, dx 6.83, dy 8.40, max 43.01 x 20.00 y 40.00
[I] [eplacer]     logic average 12.05, max 43.01 x 20.00 y 40.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 51: lower bound 11.045218818380745 upper bound 24.18155536105033 weight 0.18169516818242687
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 113 (standalone) reports: (wns -0.981947 ns, tns -6.70705 ns)
[I] [eplacer] 		 optimizable: (wns -0.981947 ns)
[I] [eplacer]  max timing weight 8.72987, average timing weight 0.111107 
[I] [eplacer] 		AWL 11.3703 (3.81133, 7.55897),  anchor weight 0.201208, mean diagonal (0.590076, 0.52356),  mean anchor to mean diag ratio (0.0681982, 0.0768623) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 11.66, dx 6.53, dy 8.14, max 40.80 x 20.00 y 35.00
[I] [eplacer]     logic average 11.66, max 40.80 x 20.00 y 35.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 52: lower bound 11.370308533916848 upper bound 24.04099124726477 weight 0.201207529575008
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 114 (standalone) reports: (wns -0.986373 ns, tns -6.62217 ns)
[I] [eplacer] 		 optimizable: (wns -0.986373 ns)
[I] [eplacer]  max timing weight 10.5359, average timing weight 0.117101 
[I] [eplacer] 		AWL 11.6937 (3.96833, 7.72534),  anchor weight 0.222815, mean diagonal (0.591569, 0.528874),  mean anchor to mean diag ratio (0.0753313, 0.0842613) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 10.88, dx 6.17, dy 7.48, max 39.56 x 24.00 y 37.00
[I] [eplacer]     logic average 10.88, max 39.56 x 24.00 y 37.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 53: lower bound 11.693668708971554 upper bound 23.43534223194748 weight 0.2228153360524711
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 115 (standalone) reports: (wns -0.958003 ns, tns -6.48018 ns)
[I] [eplacer] 		 optimizable: (wns -0.958003 ns)
[I] [eplacer]  max timing weight 11.818, average timing weight 0.120339 
[I] [eplacer] 		AWL 12.0305 (4.12813, 7.90238),  anchor weight 0.246744, mean diagonal (0.598484, 0.535163),  mean anchor to mean diag ratio (0.0824573, 0.0922135) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 10.46, dx 5.62, dy 7.40, max 38.60 x 19.00 y 35.00
[I] [eplacer]     logic average 10.46, max 38.60 x 19.00 y 35.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 54: lower bound 12.030508096280087 upper bound 22.966927789934353 weight 0.24674361881505988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 116 (standalone) reports: (wns -0.951845 ns, tns -6.69578 ns)
[I] [eplacer] 		 optimizable: (wns -0.951845 ns)
[I] [eplacer]  max timing weight 12.7526, average timing weight 0.123239 
[I] [eplacer] 		AWL 12.3248 (4.19065, 8.13419),  anchor weight 0.273242, mean diagonal (0.601428, 0.542243),  mean anchor to mean diag ratio (0.0908653, 0.100783) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 9.63, dx 5.30, dy 6.62, max 41.01 x 18.00 y 30.00
[I] [eplacer]     logic average 9.63, max 41.01 x 18.00 y 30.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 55: lower bound 12.324837199124726 upper bound 22.69101969365427 weight 0.2732415753088658
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 117 (standalone) reports: (wns -0.927026 ns, tns -6.55446 ns)
[I] [eplacer] 		 optimizable: (wns -0.927026 ns)
[I] [eplacer]  max timing weight 13.4569, average timing weight 0.121162 
[I] [eplacer] 		AWL 12.6275 (4.29272, 8.33481),  anchor weight 0.302585, mean diagonal (0.600001, 0.543899),  mean anchor to mean diag ratio (0.100863, 0.111266) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 8.90, dx 4.91, dy 6.05, max 38.01 x 17.00 y 30.00
[I] [eplacer]     logic average 8.90, max 38.01 x 17.00 y 30.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 56: lower bound 12.62753260393873 upper bound 22.39583194748359 weight 0.30258516445456973
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 118 (standalone) reports: (wns -0.922255 ns, tns -6.44252 ns)
[I] [eplacer] 		 optimizable: (wns -0.922255 ns)
[I] [eplacer]  max timing weight 9.34976, average timing weight 0.132966 
[I] [eplacer] 		AWL 12.878 (4.36334, 8.51463),  anchor weight 0.33508, mean diagonal (0.609054, 0.549821),  mean anchor to mean diag ratio (0.110034, 0.121888) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 8.39, dx 4.74, dy 5.64, max 34.67 x 17.00 y 31.00
[I] [eplacer]     logic average 8.39, max 34.67 x 17.00 y 31.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 57: lower bound 12.877975054704596 upper bound 22.180757111597373 weight 0.3350799805794721
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 119 (standalone) reports: (wns -0.918045 ns, tns -6.6931 ns)
[I] [eplacer] 		 optimizable: (wns -0.918045 ns)
[I] [eplacer]  max timing weight 10.0813, average timing weight 0.140832 
[I] [eplacer] 		AWL 13.1152 (4.46154, 8.65371),  anchor weight 0.371064, mean diagonal (0.6134, 0.557391),  mean anchor to mean diag ratio (0.120987, 0.133144) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 7.85, dx 4.43, dy 5.27, max 34.89 x 16.00 y 31.00
[I] [eplacer]     logic average 7.85, max 34.89 x 16.00 y 31.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 58: lower bound 13.11524945295405 upper bound 21.758450765864332 weight 0.3710644359829374
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 120 (standalone) reports: (wns -0.902606 ns, tns -6.397 ns)
[I] [eplacer] 		 optimizable: (wns -0.902606 ns)
[I] [eplacer]  max timing weight 11.171, average timing weight 0.146885 
[I] [eplacer] 		AWL 13.4227 (4.6088, 8.81389),  anchor weight 0.410913, mean diagonal (0.619247, 0.564755),  mean anchor to mean diag ratio (0.132715, 0.14552) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 7.15, dx 4.04, dy 4.77, max 30.15 x 16.00 y 23.00
[I] [eplacer]     logic average 7.15, max 30.15 x 16.00 y 23.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 59: lower bound 13.422693216630197 upper bound 21.454144857768053 weight 0.41091328527960047
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 121 (standalone) reports: (wns -0.898719 ns, tns -6.26483 ns)
[I] [eplacer] 		 optimizable: (wns -0.898719 ns)
[I] [eplacer]  max timing weight 12.5688, average timing weight 0.15139 
[I] [eplacer] 		AWL 13.5873 (4.66795, 8.91937),  anchor weight 0.455042, mean diagonal (0.62373, 0.570757),  mean anchor to mean diag ratio (0.145911, 0.159453) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 7.09, dx 3.96, dy 4.87, max 28.16 x 15.00 y 22.00
[I] [eplacer]     logic average 7.09, max 28.16 x 15.00 y 22.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 60: lower bound 13.587319912472648 upper bound 21.520286214442013 weight 0.45504152822405847
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 122 (standalone) reports: (wns -0.925172 ns, tns -6.61102 ns)
[I] [eplacer] 		 optimizable: (wns -0.925172 ns)
[I] [eplacer]  max timing weight 13.765, average timing weight 0.14628 
[I] [eplacer] 		AWL 13.7997 (4.77339, 9.02635),  anchor weight 0.503909, mean diagonal (0.620603, 0.568225),  mean anchor to mean diag ratio (0.162394, 0.177363) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 6.56, dx 3.60, dy 4.48, max 26.91 x 15.00 y 25.00
[I] [eplacer]     logic average 6.56, max 26.91 x 15.00 y 25.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 61: lower bound 13.799740043763673 upper bound 21.339145733041576 weight 0.5039087316624321
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 123 (standalone) reports: (wns -0.907557 ns, tns -6.9132 ns)
[I] [eplacer] 		 optimizable: (wns -0.907557 ns)
[I] [eplacer]  max timing weight 14.6412, average timing weight 0.140547 
[I] [eplacer] 		AWL 14.0215 (4.85273, 9.16873),  anchor weight 0.558024, mean diagonal (0.617033, 0.56745),  mean anchor to mean diag ratio (0.180874, 0.196679) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 6.10, dx 3.64, dy 3.88, max 41.98 x 15.00 y 23.00
[I] [eplacer]     logic average 6.10, max 41.98 x 15.00 y 23.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 62: lower bound 14.021459080962801 upper bound 21.194546170678336 weight 0.5580238156210905
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 124 (standalone) reports: (wns -0.960947 ns, tns -6.84189 ns)
[I] [eplacer] 		 optimizable: (wns -0.960947 ns)
[I] [eplacer]  max timing weight 10.0918, average timing weight 0.147205 
[I] [eplacer] 		AWL 14.2376 (5.06402, 9.17353),  anchor weight 0.61795, mean diagonal (0.616112, 0.575711),  mean anchor to mean diag ratio (0.200598, 0.214675) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 5.66, dx 3.40, dy 3.53, max 30.02 x 13.00 y 23.00
[I] [eplacer]     logic average 5.66, max 30.02 x 13.00 y 23.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 63: lower bound 14.237550984682715 upper bound 20.711833698030638 weight 0.617950353376533
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 125 (standalone) reports: (wns -0.937682 ns, tns -6.98025 ns)
[I] [eplacer] 		 optimizable: (wns -0.937682 ns)
[I] [eplacer]  max timing weight 12.3481, average timing weight 0.151482 
[I] [eplacer] 		AWL 14.4232 (5.09828, 9.32491),  anchor weight 0.684312, mean diagonal (0.620767, 0.582476),  mean anchor to mean diag ratio (0.220474, 0.234968) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 5.07, dx 3.08, dy 3.12, max 25.32 x 16.00 y 16.00
[I] [eplacer]     logic average 5.07, max 25.32 x 16.00 y 16.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 64: lower bound 14.423187308533917 upper bound 20.205903719912474 weight 0.6843124407032027
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 126 (standalone) reports: (wns -0.939921 ns, tns -6.87212 ns)
[I] [eplacer] 		 optimizable: (wns -0.939921 ns)
[I] [eplacer]  max timing weight 13.9241, average timing weight 0.15806 
[I] [eplacer] 		AWL 14.3836 (5.11745, 9.26613),  anchor weight 0.757801, mean diagonal (0.625296, 0.590343),  mean anchor to mean diag ratio (0.242383, 0.256733) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.77, dx 2.77, dy 2.97, max 28.64 x 16.00 y 21.00
[I] [eplacer]     logic average 4.77, max 28.64 x 16.00 y 21.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 65: lower bound 14.383573741794311 upper bound 19.999501969365426 weight 0.7578011954236019
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 127 (standalone) reports: (wns -0.928844 ns, tns -6.51958 ns)
[I] [eplacer] 		 optimizable: (wns -0.928844 ns)
[I] [eplacer]  max timing weight 15.0718, average timing weight 0.157766 
[I] [eplacer] 		AWL 14.6366 (5.19542, 9.44113),  anchor weight 0.839182, mean diagonal (0.63082, 0.588434),  mean anchor to mean diag ratio (0.266062, 0.285226) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.27, dx 2.58, dy 2.63, max 28.60 x 13.00 y 17.00
[I] [eplacer]     logic average 4.27, max 28.60 x 13.00 y 17.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 66: lower bound 14.636550547045953 upper bound 19.948227571115975 weight 0.8391819549492991
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 128 (standalone) reports: (wns -0.919034 ns, tns -6.49395 ns)
[I] [eplacer] 		 optimizable: (wns -0.919034 ns)
[I] [eplacer]  max timing weight 15.8979, average timing weight 0.164889 
[I] [eplacer] 		AWL 14.8293 (5.3315, 9.49777),  anchor weight 0.929302, mean diagonal (0.631729, 0.593855),  mean anchor to mean diag ratio (0.29421, 0.312974) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.19, dx 2.46, dy 2.65, max 31.06 x 15.00 y 31.00
[I] [eplacer]     logic average 4.19, max 31.06 x 15.00 y 31.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 67: lower bound 14.829270021881836 upper bound 20.037435448577682 weight 0.9293022467705057
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 129 (standalone) reports: (wns -0.924529 ns, tns -6.76166 ns)
[I] [eplacer] 		 optimizable: (wns -0.924529 ns)
[I] [eplacer]  max timing weight 16.5482, average timing weight 0.16215 
[I] [eplacer] 		AWL 15.0316 (5.41236, 9.61925),  anchor weight 1.0291, mean diagonal (0.62998, 0.591589),  mean anchor to mean diag ratio (0.32671, 0.347912) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.97, dx 2.33, dy 2.48, max 25.30 x 12.00 y 18.00
[I] [eplacer]     logic average 3.97, max 25.30 x 12.00 y 18.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 68: lower bound 15.031607439824947 upper bound 20.17557680525164 weight 1.0291006149016693
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 130 (standalone) reports: (wns -0.93671 ns, tns -6.57414 ns)
[I] [eplacer] 		 optimizable: (wns -0.93671 ns)
[I] [eplacer]  max timing weight 17.0511, average timing weight 0.168321 
[I] [eplacer] 		AWL 15.2487 (5.47164, 9.77704),  anchor weight 1.13962, mean diagonal (0.63338, 0.595158),  mean anchor to mean diag ratio (0.359854, 0.382964) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.85, dx 2.22, dy 2.42, max 31.26 x 16.00 y 17.00
[I] [eplacer]     logic average 3.85, max 31.26 x 16.00 y 17.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 69: lower bound 15.248687089715535 upper bound 20.298221444201314 weight 1.1396163942047703
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 131 (standalone) reports: (wns -0.934683 ns, tns -6.6829 ns)
[I] [eplacer] 		 optimizable: (wns -0.934683 ns)
[I] [eplacer]  max timing weight 11.7357, average timing weight 0.175279 
[I] [eplacer] 		AWL 15.5464 (5.55019, 9.99621),  anchor weight 1.262, mean diagonal (0.637865, 0.595237),  mean anchor to mean diag ratio (0.395696, 0.424034) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.42, dx 1.98, dy 2.15, max 22.02 x 11.00 y 12.00
[I] [eplacer]     logic average 3.42, max 22.02 x 11.00 y 12.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 70: lower bound 15.546407002188184 upper bound 20.145707221006568 weight 1.2620005343834861
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 132 (standalone) reports: (wns -0.925265 ns, tns -6.40512 ns)
[I] [eplacer] 		 optimizable: (wns -0.925265 ns)
[I] [eplacer]  max timing weight 14.0084, average timing weight 0.179468 
[I] [eplacer] 		AWL 15.7108 (5.59587, 10.115),  anchor weight 1.39753, mean diagonal (0.640997, 0.599867),  mean anchor to mean diag ratio (0.436049, 0.465947) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.17, dx 1.95, dy 1.86, max 37.00 x 9.00 y 17.00
[I] [eplacer]     logic average 3.17, max 37.00 x 9.00 y 17.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 71: lower bound 15.710848577680526 upper bound 19.9390170678337 weight 1.3975275863730974
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 133 (standalone) reports: (wns -0.919171 ns, tns -6.34581 ns)
[I] [eplacer] 		 optimizable: (wns -0.919171 ns)
[I] [eplacer]  max timing weight 15.611, average timing weight 0.183286 
[I] [eplacer] 		AWL 15.8404 (5.71957, 10.1208),  anchor weight 1.54761, mean diagonal (0.642387, 0.602577),  mean anchor to mean diag ratio (0.481832, 0.513664) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.80, dx 1.65, dy 1.69, max 23.85 x 13.00 y 20.00
[I] [eplacer]     logic average 2.80, max 23.85 x 13.00 y 20.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 72: lower bound 15.840354485776805 upper bound 19.718274398249456 weight 1.547608975956527
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 134 (standalone) reports: (wns -0.926934 ns, tns -6.35028 ns)
[I] [eplacer] 		 optimizable: (wns -0.926934 ns)
[I] [eplacer]  max timing weight 16.7469, average timing weight 0.186497 
[I] [eplacer] 		AWL 15.9503 (5.74344, 10.2069),  anchor weight 1.71381, mean diagonal (0.646094, 0.606564),  mean anchor to mean diag ratio (0.530515, 0.565089) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.74, dx 1.63, dy 1.67, max 22.02 x 14.00 y 22.00
[I] [eplacer]     logic average 2.74, max 22.02 x 14.00 y 22.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 73: lower bound 15.95033829321663 upper bound 19.69643238512035 weight 1.7138077028425758
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 135 (standalone) reports: (wns -0.920669 ns, tns -6.69102 ns)
[I] [eplacer] 		 optimizable: (wns -0.920669 ns)
[I] [eplacer]  max timing weight 17.6074, average timing weight 0.185456 
[I] [eplacer] 		AWL 16.156 (5.83657, 10.3195),  anchor weight 1.89785, mean diagonal (0.645581, 0.606686),  mean anchor to mean diag ratio (0.587953, 0.625648) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.39, dx 1.47, dy 1.36, max 17.89 x 13.00 y 16.00
[I] [eplacer]     logic average 2.39, max 17.89 x 13.00 y 16.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 74: lower bound 16.156021444201315 upper bound 19.571880962800876 weight 1.8978546182876723
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 136 (standalone) reports: (wns -0.917412 ns, tns -6.50307 ns)
[I] [eplacer] 		 optimizable: (wns -0.917412 ns)
[I] [eplacer]  max timing weight 18.2549, average timing weight 0.181067 
[I] [eplacer] 		AWL 16.2908 (5.88975, 10.4011),  anchor weight 2.10167, mean diagonal (0.643903, 0.604852),  mean anchor to mean diag ratio (0.65279, 0.694937) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.21, dx 1.39, dy 1.26, max 16.49 x 8.00 y 16.00
[I] [eplacer]     logic average 2.21, max 16.49 x 8.00 y 16.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 75: lower bound 16.290824945295405 upper bound 19.54940350109409 weight 2.101666450781903
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 137 (standalone) reports: (wns -0.928989 ns, tns -6.40258 ns)
[I] [eplacer] 		 optimizable: (wns -0.928989 ns)
[I] [eplacer]  max timing weight 18.7579, average timing weight 0.177662 
[I] [eplacer] 		AWL 16.3926 (5.97374, 10.4188),  anchor weight 2.32737, mean diagonal (0.641344, 0.604239),  mean anchor to mean diag ratio (0.725778, 0.770347) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.01, dx 1.27, dy 1.11, max 35.23 x 10.00 y 14.00
[I] [eplacer]     logic average 2.01, max 35.23 x 10.00 y 14.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 76: lower bound 16.39255886214442 upper bound 19.40417549234136 weight 2.3273657675251305
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 138 (standalone) reports: (wns -0.931194 ns, tns -6.50618 ns)
[I] [eplacer] 		 optimizable: (wns -0.931194 ns)
[I] [eplacer]  max timing weight 19.1815, average timing weight 0.1763 
[I] [eplacer] 		AWL 16.4921 (6.04437, 10.4477),  anchor weight 2.5773, mean diagonal (0.639957, 0.604494),  mean anchor to mean diag ratio (0.805462, 0.852715) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.85, dx 1.17, dy 1.00, max 16.49 x 8.00 y 14.00
[I] [eplacer]     logic average 1.85, max 16.49 x 8.00 y 14.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 77: lower bound 16.49207877461707 upper bound 19.35208446389497 weight 2.5773030795788947
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 139 (standalone) reports: (wns -0.92297 ns, tns -6.44874 ns)
[I] [eplacer] 		 optimizable: (wns -0.92297 ns)
[I] [eplacer]  max timing weight 19.5372, average timing weight 0.186667 
[I] [eplacer] 		AWL 16.6547 (6.16048, 10.4942),  anchor weight 2.85408, mean diagonal (0.645167, 0.608685),  mean anchor to mean diag ratio (0.884759, 0.937788) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.76, dx 1.06, dy 1.01, max 17.26 x 8.00 y 12.00
[I] [eplacer]     logic average 1.76, max 17.26 x 8.00 y 12.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 78: lower bound 16.65465514223195 upper bound 19.38883851203501 weight 2.8540813209048466
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 140 (standalone) reports: (wns -0.931543 ns, tns -6.59997 ns)
[I] [eplacer] 		 optimizable: (wns -0.931543 ns)
[I] [eplacer]  max timing weight 19.8637, average timing weight 0.184185 
[I] [eplacer] 		AWL 16.8325 (6.21103, 10.6215),  anchor weight 3.16058, mean diagonal (0.644726, 0.60607),  mean anchor to mean diag ratio (0.980444, 1.04298) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.58, dx 0.96, dy 0.88, max 14.04 x 8.00 y 8.00
[I] [eplacer]     logic average 1.58, max 14.04 x 8.00 y 8.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 79: lower bound 16.83248796498906 upper bound 19.389748358862143 weight 3.160582956222946
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 141 (standalone) reports: (wns -0.94449 ns, tns -6.57021 ns)
[I] [eplacer] 		 optimizable: (wns -0.94449 ns)
[I] [eplacer]  max timing weight 20.1632, average timing weight 0.191047 
[I] [eplacer] 		AWL 16.9698 (6.2458, 10.724),  anchor weight 3.5, mean diagonal (0.649074, 0.609761),  mean anchor to mean diag ratio (1.07846, 1.14799) 
[I] [eplacer] Wall time: Fri Mar 15 14:49:13 2019 1552650553
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.41, dx 0.95, dy 0.69, max 21.84 x 12.00 y 7.00
[I] [eplacer]     logic average 1.41, max 21.84 x 12.00 y 7.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 80: lower bound 16.969805251641137 upper bound 19.439843326039387 weight 3.5
[I] [eplacer] ************************************************************************
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Assigning nets for clock resource buffering
[I] [eplacer] Selecting long nets with local bbox of sinks. Net length threshold 8(um). Ratio of distance to bbox 5.
[I] [eplacer] set property fast_buf on 0 nets 
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Half-bram merging
[I] [eplacer] Nothing to merge
[I] [eplacer] Clock Floorplanning ..
[W] [eplacer] No (clock) domain detected
[I] [eplacer] Worst Slack:   37.55 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       7168, reg =          0, log =       7168
[I] [eplacer]   Less  37.65: reg+log =   0.432478, reg =       -nan, log =   0.432478
[I] [eplacer]   Less  37.75: reg+log =   1.981027, reg =       -nan, log =   1.981027
[I] [eplacer]   Less  37.85: reg+log =   4.506138, reg =       -nan, log =   4.506138
[I] [eplacer]   Less  37.95: reg+log =   6.821986, reg =       -nan, log =   6.821986
[I] [eplacer]   Less  38.05: reg+log =   8.844866, reg =       -nan, log =   8.844866
[I] [eplacer]   Less  38.15: reg+log =  10.560826, reg =       -nan, log =  10.560826
[I] [eplacer]   Less  38.25: reg+log =  16.866629, reg =       -nan, log =  16.866629
[I] [eplacer]   Less  38.35: reg+log =  28.696987, reg =       -nan, log =  28.696987
[I] [eplacer]   Less  38.45: reg+log =  40.973774, reg =       -nan, log =  40.973774
[I] [eplacer]   Less  38.55: reg+log =  52.957588, reg =       -nan, log =  52.957588
[I] [eplacer]   Less  38.65: reg+log =  63.713730, reg =       -nan, log =  63.713730
[I] [eplacer]   Less  38.75: reg+log =  72.851562, reg =       -nan, log =  72.851562
[I] [eplacer]   Less  38.85: reg+log =  80.538506, reg =       -nan, log =  80.538506
[I] [eplacer]   Less  38.95: reg+log =  86.342079, reg =       -nan, log =  86.342079
[I] [eplacer]   Less  39.05: reg+log =  90.583145, reg =       -nan, log =  90.583145
[I] [eplacer]   Less  39.15: reg+log =  93.875557, reg =       -nan, log =  93.875557
[I] [eplacer]   Less  39.25: reg+log =  96.554131, reg =       -nan, log =  96.554131
[I] [eplacer]   Less  39.35: reg+log =  98.228233, reg =       -nan, log =  98.228233
[I] [eplacer]   Less  39.45: reg+log =  99.037392, reg =       -nan, log =  99.037392
[I] [eplacer]   Less  39.55: reg+log =  99.525673, reg =       -nan, log =  99.525673
[I] [eplacer]   Less  39.65: reg+log =  99.762833, reg =       -nan, log =  99.762833
[I] [eplacer]   Less  39.75: reg+log =  99.916298, reg =       -nan, log =  99.916298
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_global_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_global_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_global_all_violators_verbose.rpt
[I] [eplacer] Extracting timing violators by clock in eplacer_global_violators_by_clock.rpt
[I] [eplacer] Extracting timing violators by clock in stdout
[I] [eplacer] Clock                              VEP          WNS          TNS 
[I] [eplacer] ----------------------------------------------------------------
[I] [eplacer] ----------------------------------------------------------------
[I] [eplacer] Total                                0         0.00         0.00 
[I] [eplacer] Printing high fanout net report into high_fanout_eplacer_global.rpt
[I] [eplacer] Unfixing cells having property IP_stage = global_placement: unfixed 0, originally not fixed = 0
[I] [eplacer] Saving snapshot ../snapshots/ar/global_placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/global_placement/dn_clone_guide.tcl
[I] [eplacer] Saving sdc file ar.eplacer_global.sdc
[I] [eplacer] Saving verilog file ar.eplacer_global.v
[I] [eplacer] === Average wire length (global): 19.737088 um === (h: 8.011660, v: 11.725428) 
[I] [eplacer] === Total wire length (global): 45296.617151 um, signal net count 2295 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_global_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.62um, y = 21.41um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40        1   0.0% 100.0%        5   0.0% 100.0%        3   0.0% 100.0%
[I] [eplacer]   20    10439 100.0% 100.0%    10435 100.0% 100.0%    10437 100.0% 100.0%
[I] [eplacer] 
[I] [eplacer] Dumping defparams to ar.eplacer_global.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 14:49:15 2019 1552650555
[I] [eplacer] Memory used: 1.10 Gb
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------------------------
	               algo name                 |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------------------------
	 Total Live Time                         |  24.8      |  100         |  28.2       |  2       
	Close design                             |  0.5       |  2.2         |  0.4        |  0       
	DG analytical                            |  1.7       |  6.8         |  2.8        |  0.1     
	DG fix density                           |  1.9       |  7.6         |  2.4        |  0.5     
	DG load netlist                          |  1.9       |  7.7         |  2.5        |  0       
	DG updateTiming                          |  0.3       |  1.4         |  1.2        |  0.1     
	Placement reinit                         |  0.5       |  2.1         |  0.5        |  0       
	Print congestion                         |  0         |  0.2         |  0.1        |  0       
	RDB load                                 |  13.9      |  56.1        |  13.5       |  0.5     
	RDB save                                 |  0.1       |  0.6         |  0.1        |  0       
	Report slacks                            |  0.1       |  0.6         |  0.2        |  0       
	Report timing                            |  0         |  0.2         |  0          |  0       
	Standalone Timing engine initialization  |  0.6       |  2.8         |  1.3        |  0       
	Start hsi session                        |  2.1       |  8.5         |  2          |  0       
	Timing fast mode                         |  0.4       |  1.8         |  0.4        |  0       
	Verilog write                            |  0         |  0.2         |  0          |  0       
	global part 1                            |  20.3      |  82          |  22.2       |  1.1     
	global part 2                            |  3.2       |  13.1        |  4.8        |  0.5     
	global part 3                            |  1.1       |  4.7         |  1.1        |  0.3     
	hsi session                              |  2.1       |  8.6         |  2.1        |  0       
	load design                              |  14.6      |  58.7        |  14.1       |  0.6     
	plc_run_dg_opt                           |  3.2       |  13.1        |  4.7        |  0.5     
	plc_run_dg_opt_initial                   |  3.5       |  14.1        |  5.7        |  0.5     
	----------------------------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 14:49:15 2019 1552650555
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:28
[I] [eplacer]  System time:   0:00:01
[I] [eplacer]   Total time:   0:00:29
[I] [eplacer] Elapsed time:   0:00:35
[I] [eplacer] eplacer finished at Fri Mar 15 14:49:15 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Global Placement finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Global Resynthesis
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 14:49:15 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/global_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/global_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/global_placement/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 135
[I] [ephysresynthesis]   Instances = 1790
[I] [ephysresynthesis]   Nets = 2946
[I] [ephysresynthesis]   Intrinsic nets = 135, don't touch nets = 136
[I] [ephysresynthesis]   Properties/values = 37/5005
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_global.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving timing report to WPO_before_global.rpt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Saving constraint report to WPO_before_global.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_global.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       7168, reg =          0, log =       7168
[I] [ephysresynthesis]   Less  37.65: reg+log =   8.677455, reg =       -nan, log =   8.677455
[I] [ephysresynthesis]   Less  37.75: reg+log =  17.410715, reg =       -nan, log =  17.410715
[I] [ephysresynthesis]   Less  37.85: reg+log =  28.069195, reg =       -nan, log =  28.069195
[I] [ephysresynthesis]   Less  37.95: reg+log =  38.295200, reg =       -nan, log =  38.295200
[I] [ephysresynthesis]   Less  38.05: reg+log =  47.726006, reg =       -nan, log =  47.726006
[I] [ephysresynthesis]   Less  38.15: reg+log =  56.431358, reg =       -nan, log =  56.431358
[I] [ephysresynthesis]   Less  38.25: reg+log =  65.415733, reg =       -nan, log =  65.415733
[I] [ephysresynthesis]   Less  38.35: reg+log =  71.289062, reg =       -nan, log =  71.289062
[I] [ephysresynthesis]   Less  38.45: reg+log =  76.897324, reg =       -nan, log =  76.897324
[I] [ephysresynthesis]   Less  38.55: reg+log =  82.073105, reg =       -nan, log =  82.073105
[I] [ephysresynthesis]   Less  38.65: reg+log =  86.551338, reg =       -nan, log =  86.551338
[I] [ephysresynthesis]   Less  38.75: reg+log =  89.676338, reg =       -nan, log =  89.676338
[I] [ephysresynthesis]   Less  38.85: reg+log =  92.159599, reg =       -nan, log =  92.159599
[I] [ephysresynthesis]   Less  38.95: reg+log =  94.684708, reg =       -nan, log =  94.684708
[I] [ephysresynthesis]   Less  39.05: reg+log =  96.861046, reg =       -nan, log =  96.861046
[I] [ephysresynthesis]   Less  39.15: reg+log =  98.172432, reg =       -nan, log =  98.172432
[I] [ephysresynthesis]   Less  39.25: reg+log =  98.925781, reg =       -nan, log =  98.925781
[I] [ephysresynthesis]   Less  39.35: reg+log =  99.218750, reg =       -nan, log =  99.218750
[I] [ephysresynthesis]   Less  39.45: reg+log =  99.623329, reg =       -nan, log =  99.623329
[I] [ephysresynthesis]   Less  39.55: reg+log =  99.804688, reg =       -nan, log =  99.804688
[I] [ephysresynthesis]   Less  39.65: reg+log =  99.860489, reg =       -nan, log =  99.860489
[I] [ephysresynthesis]   Less  39.75: reg+log =  99.958145, reg =       -nan, log =  99.958145
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.62um, y = 21.41um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   35        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        0   0.0% 100.0%        1   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   25        1   0.0% 100.0%        4   0.0% 100.0%        3   0.0% 100.0%
[I] [ephysresynthesis]   20       13   0.1% 100.0%       31   0.3% 100.0%       21   0.2% 100.0%
[I] [ephysresynthesis]   15       33   0.3%  99.9%       35   0.3%  99.7%       40   0.4%  99.8%
[I] [ephysresynthesis]   10       24   0.2%  99.5%       29   0.3%  99.3%       34   0.3%  99.4%
[I] [ephysresynthesis]    5    10369  99.3%  99.3%    10340  99.0%  99.0%    10342  99.1%  99.1%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 8558 (end points = 33), net adges = 4882, instance edges = 8508
[I] [ephysresynthesis] Initializing own timing graph: tags = 420 (used = 12), vertex events = 16022, vertex event edges = 62212 (unique = 62212, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 1044, SODs = 66 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 37.5514 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 19.737 um, total = 58145.202 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.66 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving timing report to WPO_after_global.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_global.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_global.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       7168, reg =          0, log =       7168
[I] [ephysresynthesis]   Less  37.65: reg+log =   8.677455, reg =       -nan, log =   8.677455
[I] [ephysresynthesis]   Less  37.75: reg+log =  17.410715, reg =       -nan, log =  17.410715
[I] [ephysresynthesis]   Less  37.85: reg+log =  28.069195, reg =       -nan, log =  28.069195
[I] [ephysresynthesis]   Less  37.95: reg+log =  38.295200, reg =       -nan, log =  38.295200
[I] [ephysresynthesis]   Less  38.05: reg+log =  47.726006, reg =       -nan, log =  47.726006
[I] [ephysresynthesis]   Less  38.15: reg+log =  56.431358, reg =       -nan, log =  56.431358
[I] [ephysresynthesis]   Less  38.25: reg+log =  65.415733, reg =       -nan, log =  65.415733
[I] [ephysresynthesis]   Less  38.35: reg+log =  71.289062, reg =       -nan, log =  71.289062
[I] [ephysresynthesis]   Less  38.45: reg+log =  76.897324, reg =       -nan, log =  76.897324
[I] [ephysresynthesis]   Less  38.55: reg+log =  82.073105, reg =       -nan, log =  82.073105
[I] [ephysresynthesis]   Less  38.65: reg+log =  86.551338, reg =       -nan, log =  86.551338
[I] [ephysresynthesis]   Less  38.75: reg+log =  89.676338, reg =       -nan, log =  89.676338
[I] [ephysresynthesis]   Less  38.85: reg+log =  92.159599, reg =       -nan, log =  92.159599
[I] [ephysresynthesis]   Less  38.95: reg+log =  94.684708, reg =       -nan, log =  94.684708
[I] [ephysresynthesis]   Less  39.05: reg+log =  96.861046, reg =       -nan, log =  96.861046
[I] [ephysresynthesis]   Less  39.15: reg+log =  98.172432, reg =       -nan, log =  98.172432
[I] [ephysresynthesis]   Less  39.25: reg+log =  98.925781, reg =       -nan, log =  98.925781
[I] [ephysresynthesis]   Less  39.35: reg+log =  99.218750, reg =       -nan, log =  99.218750
[I] [ephysresynthesis]   Less  39.45: reg+log =  99.623329, reg =       -nan, log =  99.623329
[I] [ephysresynthesis]   Less  39.55: reg+log =  99.804688, reg =       -nan, log =  99.804688
[I] [ephysresynthesis]   Less  39.65: reg+log =  99.860489, reg =       -nan, log =  99.860489
[I] [ephysresynthesis]   Less  39.75: reg+log =  99.958145, reg =       -nan, log =  99.958145
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.62um, y = 21.41um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   35        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        0   0.0% 100.0%        1   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   25        1   0.0% 100.0%        4   0.0% 100.0%        3   0.0% 100.0%
[I] [ephysresynthesis]   20       13   0.1% 100.0%       31   0.3% 100.0%       21   0.2% 100.0%
[I] [ephysresynthesis]   15       33   0.3%  99.9%       35   0.3%  99.7%       40   0.4%  99.8%
[I] [ephysresynthesis]   10       24   0.2%  99.5%       29   0.3%  99.3%       34   0.3%  99.4%
[I] [ephysresynthesis]    5    10369  99.3%  99.3%    10340  99.0%  99.0%    10342  99.1%  99.1%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.62um, y = 21.41um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40        1   0.0% 100.0%        5   0.0% 100.0%        3   0.0% 100.0%
[I] [ephysresynthesis]   20    10439 100.0% 100.0%    10435 100.0% 100.0%    10437 100.0% 100.0%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 11
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 0 rsc types)
[I] [ephysresynthesis] Initializing rtbuf map (0 sites)
[I] [ephysresynthesis] Initializing mnbuf map (0 sites)
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Bram matrix 9 x 14
[I] [ephysresynthesis] Reg file matrix 9 x 14
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 8 rsc types (2 group occ))
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Searching for mux21 modules: MUX21X2CRRVTIY (IY=B?A:D). Selected: MUX21X2CRRVTIY
[I] [ephysresynthesis] Resolving hard region violations: start
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Resolving hard region violations: finish: number = 0, avg = 0, max = 0 ( )
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/global_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving verilog file ar.global_wpo.v
[I] [ephysresynthesis] Saving constraint report to glob_resynth.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to glob_resynth.all_viol.verbose.rpt
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/global_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.global_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.global_resynth.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 14:49:32 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Global Resynthesis finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Clock Legalization/Optimization)
[I] Use current view (/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/global_resynth) as input for placement
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 14:49:32 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_1.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_1.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 22500
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] [eplacer] Wall time: Fri Mar 15 14:49:42 2019 1552650582
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/global_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 135
[I] [eplacer]   Instances = 1790
[I] [eplacer]   Nets = 2946
[I] [eplacer]   Intrinsic nets = 135, don't touch nets = 136
[I] [eplacer]   Properties/values = 37/5005
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.global_resynth.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 14:49:56 2019 1552650596
[I] [eplacer] Memory used: 0.68 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 14:49:57 2019 1552650597
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Unfixing cells having property IP_stage = global_resynth: unfixed 0, originally not fixed = 0
[I] [eplacer] No custom procedures registered at stage detail_part_1
[I] [eplacer] Wall time: Fri Mar 15 14:49:57 2019 1552650597
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 14:49:58 2019 1552650598
[I] [eplacer] Memory used: 1.04 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 14:49:58 2019 1552650598
[I] [eplacer] Memory used: 1.04 Gb
[I] [eplacer] Optimizing congestion
[I] [eplacer]   target ecell utilization 0.9
[I] [eplacer]   target edff  utilization 0.9
[I] [eplacer]   target wire  utilization 1.0
[I] [eplacer] === Average wire length: 19.737088 um === (h: 8.011660, v: 11.725428) 
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Spreading cells horizontally
[I] [eplacer] Wall time: Fri Mar 15 14:49:59 2019 1552650599
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.62um, y = 21.41um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40        1   0.0% 100.0%        5   0.0% 100.0%        3   0.0% 100.0%
[I] [eplacer]   20    10439 100.0% 100.0%    10435 100.0% 100.0%    10437 100.0% 100.0%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 14:49:59 2019 1552650599
[I] [eplacer]   maximal relative vertical wire utilization 0.35
[I] [eplacer]   maximal relative horizontal wire utilization 0.34
[I] [eplacer]   average lut area factor 1 
[I] [eplacer] Wall time: Fri Mar 15 14:50:01 2019 1552650601
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] === Average wire length: 19.737088 um === (h: 8.011660, v: 11.725428) 
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 19.737088 um === (h: 8.011660, v: 11.725428) 
[I] [eplacer] Wall time: Fri Mar 15 14:50:01 2019 1552650601
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Spreading cells vertically
[I] [eplacer] Wall time: Fri Mar 15 14:50:01 2019 1552650601
[I] [eplacer] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.62um, y = 21.41um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40        1   0.0% 100.0%        5   0.0% 100.0%        3   0.0% 100.0%
[I] [eplacer]   20    10439 100.0% 100.0%    10435 100.0% 100.0%    10437 100.0% 100.0%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 14:50:01 2019 1552650601
[I] [eplacer]   maximal relative vertical wire utilization 0.35
[I] [eplacer]   maximal relative horizontal wire utilization 0.34
[I] [eplacer]   average lut area factor 1 
[I] [eplacer] Wall time: Fri Mar 15 14:50:02 2019 1552650602
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] === Average wire length: 19.737088 um === (h: 8.011660, v: 11.725428) 
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 19.737088 um === (h: 8.011660, v: 11.725428) 
[I] [eplacer] Wall time: Fri Mar 15 14:50:02 2019 1552650602
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Started density fix, logic utilization 1.00, edff utilization 1.00.
[I] [eplacer]   Init emotif target grid 18 x 72
[I] [eplacer]   Initialized 3888 target regions
[I] [eplacer]   Initialized 38 cell regions
[I] [eplacer]   Started global assignment
[I] [eplacer]     Initialized 38 objects, 3888 targets
[I] [eplacer]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I] [eplacer]     Target grid window size (6 12), object grid window size (4 8)
[I] [eplacer]     Initialized assignment 2048 targets 2048 objects
[I] [eplacer]   Initial assignment penalty 255906, objects 6 targets 66
[I] [eplacer]   Final assignment penalty 2, displacement average 0.08, max 14.42
[I] [eplacer]   Assigning cells to sites with sorter.
[I] [eplacer]   Displacement average 3.07, dx 2.13, dy 1.28, max 14.76
[I] [eplacer] Setting current relative cell sizes
[I] [eplacer]   average lut area factor 1 
[I] [eplacer] === Average wire length: 22.262473 um === (h: 9.265137, v: 12.997336) 
[I] [eplacer] SPREADING_RUNTIME 5 seconds
[I] [eplacer] Wall time: Fri Mar 15 14:50:03 2019 1552650603
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Temporary removed property don't touch of 136 nets
[I] [eplacer] Total number of rtaps in the netlist after merge 0
[I] [eplacer] Restored property don't touch of 136 nets
[I] [eplacer] Wall time: Fri Mar 15 14:50:03 2019 1552650603
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length (spreading): 22.262473 um === (h: 9.265137, v: 12.997336) 
[I] [eplacer] Wall time: Fri Mar 15 14:50:03 2019 1552650603
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 22.262473 um === (h: 9.265137, v: 12.997336) 
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Assigning weight 10.00 on clock nets
[I] [eplacer] Assigned weight to 0 clock nets
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Clock Floorplanning ..
[W] [eplacer] No (clock) domain detected
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] ACP_RUNTIME 0 seconds
[I] [eplacer] === Average wire length: 22.262473 um === (h: 9.265137, v: 12.997336) 
[I] [eplacer] Saving sdc file ar.for_clock_legalization.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_clock_legalization/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_clock_legalization/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Making clock legalization
[I] [eplacer]   Creating emotif lattice
[I] [eplacer]     Lattice size is 16 x 72 emotifs
[I] [eplacer]   Clock plane initialization
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer]     Found 60 clock planes, 60 planes can be used
[I] [eplacer]     Found 0 clock domains
[I] [eplacer]   Analyzing fixed instances
[I] [eplacer]     No fixed edffs, latches, or rtaps in the design
[I] [eplacer]   Preparing placement regions
[I] [eplacer]     Found 2 placement regions
[I] [eplacer]   Looking for edffs, latches, and rtaps
[I] [eplacer]     Nothing to legalize
[I] [eplacer]   Clock plane assignment
[I] [eplacer]     Nothing to assign
[I] [eplacer]   Run time: 0.10 sec
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] CLOCK_LEGALIZATION_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Optimizing placement
[I] [eplacer] Utilization:  0.9 / 0.9
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 22.262473 um === (h: 9.265137, v: 12.997336) 
[I] [eplacer] Wall time: Fri Mar 15 14:50:04 2019 1552650604
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer]  Start popt optimization: timing 1 timing history 0.5 timing effort 1 
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Reading plibrary file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/polynomial_libs/gp/0v807ssn40c.plib
[I] [eplacer] Initialize standalone timing engine from netlist, reduce graph = 1
[I] [eplacer] Initializing DelayEngine in fast annotation mode
[I] [eplacer] Timing graph statistics: nodes - 7622, edges - 11454
[I] [eplacer] Total 264 vertices marked as starting, 33 vertices marked as ending
[I] [eplacer] Number of starting/ending with edges: 159/0
[I] [eplacer] Total 1 initially fixed edges.
[I] [eplacer] Initial slack (with zero net delays) is 3.8225e-08
[I] [eplacer] Initial number of edges: 4881, target slack is 0
[I] [eplacer] Total number of edges: 4881, number of violated edges: 0, new slack: 3.8225e-08
[I] [eplacer] Initial netlist slack: 3.8225e-08
[I] [eplacer] Iteration #1
[I] [eplacer] Annotating admissible delays level by level.
[I] [eplacer] Total number of levels in the netlist - 42
[I] [eplacer] Total num of edges: 0, num of violated edges: 4881, admissible worst slack: 1e+30
[I] [eplacer] Total 0 edges returned back to the pool
[I] [eplacer] Making final admissible delays correction (version 2).
[I] [eplacer] Admissible delay calculation completed in 0 seconds.
[I] [eplacer] Final netlist slack: 0
[I] [eplacer] Started delay approximation for edges.
[I] [eplacer] Delay approximation for edges is done.
[I] [eplacer] Start dumping DelayEngine timing graph into generic representation
[I] [eplacer] Dumping timing graph in reduced form according to the flag specified
[I] [eplacer] Done DelayEngine timing graph dump
[I] [eplacer] Number of top-levels: 135, max top-level index: 134
[I] [eplacer] Graph has 43 levels
[I] [eplacer] Standalone timing graph initialization done, it has 2774 vertices, 6606 edges and 1790 instances
[I] [eplacer] Start placement grid initialization with divs 1/1...
[I] [eplacer] Legal clocks mode: 1
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer] Initializing regions move flags. Number of place groups: 2
[I] [eplacer] Grid structure has been created, dimension is 18x72
[I] [eplacer] Start netlist construction...
[I] [eplacer] Max number of simple clock in the netlist - 1
[I] [eplacer] Soft region constraints are not created (according to option)
[I] [eplacer] Netlist construction is done. Number of nodes: 1788, number of nets: 5338
[I] [eplacer] <00:00:34> POPT optimization is started
[I] [eplacer] Parallelization mode: procnum = 1, threadnum = 4
[I] [eplacer] Number of available launcher resources: 1
[I] [eplacer] AWL on RDB - 22262/21976
[I] [eplacer] Netlist of main process:
[I] [eplacer] Netlist contains 1788 nodes, 5338 nets, 0 edges and 1 clocks
	netsByNode size - 13137, edgesByNode size - 0, nodesByNet size - 13137
[I] [eplacer] Grid of main process:
[I] [eplacer] Grid has 18x72 dimensions, contains 15 uniq move flags, 1656 constraints and 2 clock planes
[I] [eplacer] BEFORE OPTIMIZATION: awl - 15.6046
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.005/0.873 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 1.84686e-08/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 1/0 edff = 0/0
[I] [eplacer] Packing overflow is not violated, no need to fix.
[I] [eplacer] AFTER OPTIMIZATON ITER 0: awl - 13.3148
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.000/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22262/21976
[I] [eplacer] Timing update 0 (standalone) reports: (wns -0.872728 ns, tns -6.9446 ns)
[I] [eplacer] 		 optimizable: (wns -0.872728 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 1: awl - 13.0442
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.999/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22262/21976
[I] [eplacer] Timing update 1 (standalone) reports: (wns -0.833963 ns, tns -5.40688 ns)
[I] [eplacer] 		 optimizable: (wns -0.833963 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 2: awl - 12.8093
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.999/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22262/21976
[I] [eplacer] Timing update 2 (standalone) reports: (wns -0.833963 ns, tns -5.40688 ns)
[I] [eplacer] 		 optimizable: (wns -0.833963 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 3: awl - 12.6487
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.997/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22262/21976
[I] [eplacer] Timing update 3 (standalone) reports: (wns -0.833963 ns, tns -5.40688 ns)
[I] [eplacer] 		 optimizable: (wns -0.833963 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 4: awl - 12.5229
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.998/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22262/21976
[I] [eplacer] Timing update 4 (standalone) reports: (wns -0.841367 ns, tns -5.41428 ns)
[I] [eplacer] 		 optimizable: (wns -0.841367 ns)
[I] [eplacer] Spread nodes continuously (with assignment)...
[I] [eplacer] Initializing transformation matrix, number of nodes in the netlist - 1788
[I] [eplacer] Transformation matrix init done
[I] [eplacer] BEFORE ASSIGNMENT (with fixed cell real positions): awl - 12.5229
[I] [eplacer] Number of assignment iterations - 10
[I] [eplacer] ALPHA = 0
[I] [eplacer] AFTER CHAOS: awl - 12.5232
[I] [eplacer] Quadrisector set to QUADRISECTOR_FAST
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 18.8071
[I] [eplacer] ALPHA = 0.1
[I] [eplacer] AFTER CHAOS: awl - 12.6198
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 17.8749
[I] [eplacer] ALPHA = 0.2
[I] [eplacer] AFTER CHAOS: awl - 12.7654
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 17.6357
[I] [eplacer] ALPHA = 0.3
[I] [eplacer] AFTER CHAOS: awl - 12.962
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 17.2844
[I] [eplacer] ALPHA = 0.4
[I] [eplacer] AFTER CHAOS: awl - 13.2218
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 17.272
[I] [eplacer] ALPHA = 0.5
[I] [eplacer] AFTER CHAOS: awl - 13.6045
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 17.0128
[I] [eplacer] ALPHA = 0.6
[I] [eplacer] AFTER CHAOS: awl - 13.8725
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 16.8311
[I] [eplacer] ALPHA = 0.7
[I] [eplacer] AFTER CHAOS: awl - 14.3488
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 16.848
[I] [eplacer] ALPHA = 0.8
[I] [eplacer] AFTER CHAOS: awl - 14.9339
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 16.8301
[I] [eplacer] ALPHA = 0.9
[I] [eplacer] AFTER CHAOS: awl - 15.6791
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 16.7157
[I] [eplacer] ALPHA = 1
[I] [eplacer] AFTER CHAOS: awl - 16.7143
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 16.7167
[I] [eplacer] Continuous spreading (with assignment) is done.
[I] [eplacer] AFTER SPREADING: awl - 16.7167
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] Start placement grid initialization with divs 2/2...
[I] [eplacer] Legal clocks mode: 1
[I] [eplacer] Initializing regions move flags. Number of place groups: 2
[I] [eplacer] Grid structure has been created, dimension is 36x144
[I] [eplacer] Switching from grid of size (18x72) to grid (36x144)
[I] [eplacer] AFTER SWITCHING TO NEW GRID: awl - 18.1129
[I] [eplacer] Netlist of main process:
[I] [eplacer] Netlist contains 1788 nodes, 5338 nets, 0 edges and 1 clocks
	netsByNode size - 13137, edgesByNode size - 0, nodesByNet size - 13137
[I] [eplacer] Grid of main process:
[I] [eplacer] Grid has 36x144 dimensions, contains 18 uniq move flags, 1656 constraints and 2 clock planes
[I] [eplacer] BEFORE OPTIMIZATION: awl - 18.1129
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.674/1.500 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000280725/4.87568e-05 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 39/3 edff = 0/0
[I] [eplacer] Start packing overflow fixing iterations...
[I] [eplacer] AFTER PACKING FIX ITER: awl - 17.8213
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.235/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000182439/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 42/0 edff = 0/0
[I] [eplacer] Packing overflow fix done
[I] [eplacer] AFTER OPTIMIZATON ITER 0: awl - 15.7013
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.148/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 6.17485e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 38/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 17025/16716
[I] [eplacer] Timing update 5 (standalone) reports: (wns -0.87531 ns, tns -5.82656 ns)
[I] [eplacer] 		 optimizable: (wns -0.87531 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 1: awl - 15.6194
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.143/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 5.79145e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 39/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 17025/16716
[I] [eplacer] Timing update 6 (standalone) reports: (wns -0.87531 ns, tns -5.82374 ns)
[I] [eplacer] 		 optimizable: (wns -0.87531 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 2: awl - 15.605
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.135/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 5.49217e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 38/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 17025/16716
[I] [eplacer] Timing update 7 (standalone) reports: (wns -0.881857 ns, tns -5.32786 ns)
[I] [eplacer] 		 optimizable: (wns -0.881857 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 3: awl - 15.7095
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.135/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 5.13063e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 39/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 17025/16716
[I] [eplacer] Timing update 8 (standalone) reports: (wns -0.847375 ns, tns -5.49527 ns)
[I] [eplacer] 		 optimizable: (wns -0.847375 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 4: awl - 15.6562
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.124/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 4.76545e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 38/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 17025/16716
[I] [eplacer] Spread nodes continuously (with assignment)...
[I] [eplacer] BEFORE ASSIGNMENT (with fixed cell real positions): awl - 15.6562
[I] [eplacer] Number of assignment iterations - 10
[I] [eplacer] ALPHA = 0
[I] [eplacer] AFTER CHAOS: awl - 14.1264
[I] [eplacer] Quadrisector set to QUADRISECTOR_HIER
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.737
[I] [eplacer] ALPHA = 0.1
[I] [eplacer] AFTER CHAOS: awl - 14.7297
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.2305
[I] [eplacer] ALPHA = 0.2
[I] [eplacer] AFTER CHAOS: awl - 14.9644
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.0132
[I] [eplacer] ALPHA = 0.3
[I] [eplacer] AFTER CHAOS: awl - 15.2034
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.8294
[I] [eplacer] ALPHA = 0.4
[I] [eplacer] AFTER CHAOS: awl - 15.4639
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.743
[I] [eplacer] ALPHA = 0.5
[I] [eplacer] AFTER CHAOS: awl - 15.7648
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.6195
[I] [eplacer] ALPHA = 0.6
[I] [eplacer] AFTER CHAOS: awl - 16.114
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.4502
[I] [eplacer] ALPHA = 0.7
[I] [eplacer] AFTER CHAOS: awl - 16.572
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.3991
[I] [eplacer] ALPHA = 0.8
[I] [eplacer] AFTER CHAOS: awl - 17.2273
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.2493
[I] [eplacer] ALPHA = 0.9
[I] [eplacer] AFTER CHAOS: awl - 18.3355
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.2481
[I] [eplacer] ALPHA = 1
[I] [eplacer] AFTER CHAOS: awl - 20.2481
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.2481
[I] [eplacer] Continuous spreading (with assignment) is done.
[I] [eplacer] AFTER SPREADING: awl - 20.2481
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] Adjusting edff placement to be in columns...
[I] [eplacer] Done edff placement adjustement, number of adjusted flops - 0
[I] [eplacer] AWL on RDB - 20541/20248
[I] [eplacer] <00:00:03> POPT optimization is finished
[I] [eplacer] ================================================================================
[I] [eplacer] Program Timing Report 
[I] [eplacer] POPT initialization                  took      1 sec and  25 percent of watches live time
[I] [eplacer] POPT optimization (fine grid)        took      2 sec and  50 percent of watches live time
[I] [eplacer] POPT optimization (full grid)        took      1 sec and  25 percent of watches live time
[I] [eplacer] Watcher Live Time                    took      4 sec and 100 percent of watches live time
[I] [eplacer] ================================================================================
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Wall time: Fri Mar 15 14:50:09 2019 1552650609
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 20.541780 um === (h: 9.000107, v: 11.541674) 
[I] [eplacer] POPT_DP1_RUNTIME 5 seconds
[I] [eplacer] Legalizing register locations
[I] [eplacer] Wall time: Fri Mar 15 14:50:09 2019 1552650609
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Unfixing cells having property IP_stage = legalize_registers: unfixed 0, originally not fixed = 0
[I] [eplacer] Saving snapshot ../snapshots/ar/legalize_registers/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/legalize_registers/dn_clone_guide.tcl
[I] [eplacer] Saving sdc file ar.legalize_registers.sdc
[I] [eplacer] Wall time: Fri Mar 15 14:50:09 2019 1552650609
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Worst Slack:   37.57 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       7168, reg =          0, log =       7168
[I] [eplacer]   Less  37.67: reg+log =  10.016741, reg =       -nan, log =  10.016741
[I] [eplacer]   Less  37.77: reg+log =  19.880022, reg =       -nan, log =  19.880022
[I] [eplacer]   Less  37.87: reg+log =  29.534039, reg =       -nan, log =  29.534039
[I] [eplacer]   Less  37.97: reg+log =  38.964844, reg =       -nan, log =  38.964844
[I] [eplacer]   Less  38.07: reg+log =  48.297993, reg =       -nan, log =  48.297993
[I] [eplacer]   Less  38.17: reg+log =  59.165733, reg =       -nan, log =  59.165733
[I] [eplacer]   Less  38.27: reg+log =  67.159599, reg =       -nan, log =  67.159599
[I] [eplacer]   Less  38.37: reg+log =  73.116631, reg =       -nan, log =  73.116631
[I] [eplacer]   Less  38.47: reg+log =  78.236610, reg =       -nan, log =  78.236610
[I] [eplacer]   Less  38.57: reg+log =  83.231026, reg =       -nan, log =  83.231026
[I] [eplacer]   Less  38.67: reg+log =  87.360489, reg =       -nan, log =  87.360489
[I] [eplacer]   Less  38.77: reg+log =  90.471542, reg =       -nan, log =  90.471542
[I] [eplacer]   Less  38.87: reg+log =  93.052452, reg =       -nan, log =  93.052452
[I] [eplacer]   Less  38.97: reg+log =  95.479912, reg =       -nan, log =  95.479912
[I] [eplacer]   Less  39.07: reg+log =  97.112167, reg =       -nan, log =  97.112167
[I] [eplacer]   Less  39.17: reg+log =  98.465401, reg =       -nan, log =  98.465401
[I] [eplacer]   Less  39.27: reg+log =  98.939735, reg =       -nan, log =  98.939735
[I] [eplacer]   Less  39.37: reg+log =  99.372208, reg =       -nan, log =  99.372208
[I] [eplacer]   Less  39.47: reg+log =  99.679131, reg =       -nan, log =  99.679131
[I] [eplacer]   Less  39.57: reg+log =  99.832588, reg =       -nan, log =  99.832588
[I] [eplacer]   Less  39.67: reg+log =  99.958145, reg =       -nan, log =  99.958145
[I] [eplacer] ******************************
[I] [eplacer] Wall time: Fri Mar 15 14:50:09 2019 1552650609
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:50:09 2019 1552650609
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Updating clock regions on planes
[I] [eplacer] Wall time: Fri Mar 15 14:50:09 2019 1552650609
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] N3XS clock insertion
[I] [eplacer] Temporary removed property don't touch of 136 nets
[I] [eplacer] Restored property don't touch of 136 nets
[I] [eplacer] CLOCK_INSERTION_RUNTIME 1 seconds
[I] [eplacer] Wall time: Fri Mar 15 14:50:10 2019 1552650610
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Temporary removed property don't touch of 136 nets
[I] [eplacer] Starting stamping clk tree into netlist
[I] [eplacer] Device core size (in units of supermotifs) is (8,9), 60 planes, left HSF is present, right HSF is present
[I] [eplacer] Routing entry paths
[I] [eplacer] Nodes: 16200, edges: 59400, nets: 0, balancing groups: 0
[I] [eplacer]  numIn 5400
[I] [eplacer] 
	Iteration: 0
[I] [eplacer] Iteration: 0 Number of overflowed edges 0
[I] [eplacer] Iteration: 0 Number of overflowed nodes 0
[I] [eplacer] Iteration: 0 Routed Nets 0 Not Routed Nets 0
[I] [eplacer]  Total length 0
[I] [eplacer]  Total short edge 0 
[I] [eplacer] rerouteForTargetLength: Number of overflowed edges 0
[I] [eplacer] rerouteForTargetLength: Number of overflowed nodes 0
[I] [eplacer]  Final number of overflowed edges 0
[I] [eplacer]  Final number of unrouted nets 0
[I] [eplacer] Stamping entry paths
[I] [eplacer] Inserting decoupling chains to MGIO-fed clock forest
[I] [eplacer] Configuring clock polarities at leaves
[I] [eplacer] Stamping TEST clock
[I] [eplacer] Stamping EDT clock
[I] [eplacer] Restored property don't touch of 136 nets
[I] [eplacer] N3XS clock insertion Part 2
[I] [eplacer] Temporary removed property don't touch of 454 nets
[I] [eplacer] Cloning of the peripheral clock sources
[I] [eplacer] Cloning of the estrbmuxes
[I] [eplacer] Restored property don't touch of 454 nets
[I] [eplacer] CLOCK_STAMPER_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 14:50:10 2019 1552650610
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 38.724680 um === (h: 13.005240, v: 25.719440) 
[I] [eplacer] Wall time: Fri Mar 15 14:50:10 2019 1552650610
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 14:50:10 2019 1552650610
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Saving sdc file ar.before_periph_clock_balance.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/before_periph_clock_balance/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/before_periph_clock_balance/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 14:50:10 2019 1552650610
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] High speed clock balancing session "eplacer_main" is started
[I] [eplacer]   Preparing the high speed fabric regions
[I] [eplacer]     Left high speed fabric region
[I] [eplacer]     Right high speed fabric region
[I] [eplacer]   Balancing high speed fabric nets
[I] [eplacer]     Nothing to balance
[I] [eplacer] High speed clock balancing session "eplacer_main" is finished
[I] [eplacer] Wall time: Fri Mar 15 14:50:10 2019 1552650610
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] HS_BALANCING_RUNTIME 0 seconds
[I] [eplacer] Pruning clock forest
[I] [eplacer] 	Initial number of eclkinvs: 0, removed: 0, ratio: -nan%
[I] [eplacer] Wall time: Fri Mar 15 14:50:10 2019 1552650610
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Assigning global buffers on tracks.
[I] [eplacer]   Loading smotif fast track positions file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/smotif_fast_track.txt
[I] [eplacer]   Initializing global router: step (12 96), top net step (1 1), big threshold=800.0, iters=1, node grid (8 9).
[I] [eplacer]   Number of nets 0 
[I] [eplacer]   Max congestion 0.00
[I] [eplacer]   0 nets will be assigned
[I] [eplacer]   Assigned vertical tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Assigned horizontal tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Inserted 0 buffers for 0 top nets
[I] [eplacer] global_buffers = 0
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=3, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Target capacity 400, clock nets target capacity 120, pin capacity 30
[I] [eplacer] Number of nets 0 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Started clock buffering.
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.000000
[I] [eplacer] 
[I] [eplacer] Top nets 0.
[I] [eplacer] Buffered 0 clock nets, inserted 0 buffers, inverted 0 drivers
[I] [eplacer] local_buffers = 0
[I] [eplacer] Wall time: Fri Mar 15 14:50:11 2019 1552650611
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] CLOCK_BUFFERING_RUNTIME 1 seconds
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 14:50:11 2019 1552650611
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 38.724003 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 9 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 53 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 532
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 532
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 33
[I] [eplacer]     Used hecells 1637, 0.93%
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 8
[I] [eplacer]     Used hecells 1716
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 6
[I] [eplacer]     Displacement max = 7.00 um, avg = 0.18 um
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 0 efa LUTs to hecell LUTs
[I] [eplacer]   Packing is legal for 1788 instances
[I] [eplacer] Average wire length: 40.046001 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 14:50:12 2019 1552650612
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] PACKING_DP1_RUNTIME 1 seconds
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Worst Slack:   37.53 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       7168, reg =          0, log =       7168
[I] [eplacer]   Less  37.63: reg+log =   9.068080, reg =       -nan, log =   9.068080
[I] [eplacer]   Less  37.73: reg+log =  19.001116, reg =       -nan, log =  19.001116
[I] [eplacer]   Less  37.83: reg+log =  28.417969, reg =       -nan, log =  28.417969
[I] [eplacer]   Less  37.93: reg+log =  37.374443, reg =       -nan, log =  37.374443
[I] [eplacer]   Less  38.03: reg+log =  46.219307, reg =       -nan, log =  46.219307
[I] [eplacer]   Less  38.13: reg+log =  56.989395, reg =       -nan, log =  56.989395
[I] [eplacer]   Less  38.23: reg+log =  65.973770, reg =       -nan, log =  65.973770
[I] [eplacer]   Less  38.33: reg+log =  71.777344, reg =       -nan, log =  71.777344
[I] [eplacer]   Less  38.43: reg+log =  77.078682, reg =       -nan, log =  77.078682
[I] [eplacer]   Less  38.53: reg+log =  81.598770, reg =       -nan, log =  81.598770
[I] [eplacer]   Less  38.63: reg+log =  86.244423, reg =       -nan, log =  86.244423
[I] [eplacer]   Less  38.73: reg+log =  89.494980, reg =       -nan, log =  89.494980
[I] [eplacer]   Less  38.83: reg+log =  92.243301, reg =       -nan, log =  92.243301
[I] [eplacer]   Less  38.93: reg+log =  94.656807, reg =       -nan, log =  94.656807
[I] [eplacer]   Less  39.03: reg+log =  96.609932, reg =       -nan, log =  96.609932
[I] [eplacer]   Less  39.13: reg+log =  98.046875, reg =       -nan, log =  98.046875
[I] [eplacer]   Less  39.23: reg+log =  98.828125, reg =       -nan, log =  98.828125
[I] [eplacer]   Less  39.33: reg+log =  99.148994, reg =       -nan, log =  99.148994
[I] [eplacer]   Less  39.43: reg+log =  99.567520, reg =       -nan, log =  99.567520
[I] [eplacer]   Less  39.53: reg+log =  99.762833, reg =       -nan, log =  99.762833
[I] [eplacer]   Less  39.63: reg+log =  99.888390, reg =       -nan, log =  99.888390
[I] [eplacer]   Less  39.73: reg+log =  99.958145, reg =       -nan, log =  99.958145
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_part_1_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_1_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_1_all_violators_verbose.rpt
[I] [eplacer] Wall time: Fri Mar 15 14:50:13 2019 1552650613
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] === Average wire length (detail 1): 40.046812 um === (h: 14.251284, v: 25.795528) 
[I] [eplacer] === Total wire length (detail 1): 101038.105799 um, signal net count 2523 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_part_1_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 13.83um, y = 20.10um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       14   0.1% 100.0%       16   0.2% 100.0%       12   0.1% 100.0%
[I] [eplacer]   20    10426  99.9%  99.9%    10424  99.8%  99.8%    10428  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 14:50:13 2019 1552650613
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Saving sdc file ar.eplacer_detail_part_1.sdc
[I] [eplacer] Saving verilog file ar.detail_placer_1.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement_part_1/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement_part_1/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 14:50:13 2019 1552650613
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Dumping defparams to ar.eplacer_detail_part_1.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 14:50:13 2019 1552650613
[I] [eplacer] Memory used: 1.29 Gb
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------
	      algo name        |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------
	 Total Live Time       |  30.9      |  100         |  39.4       |  1.8     
	Assign global buffers  |  0.1       |  0.5         |  0.3        |  0       
	Close design           |  0.5       |  1.8         |  0.4        |  0.1     
	Legalize Clocks        |  0.1       |  0.3         |  0          |  0       
	Legalize Registers     |  0.1       |  0.3         |  0.1        |  0       
	POPT                   |  5         |  16.2        |  11.7       |  0.6     
	Packing                |  1.5       |  4.8         |  3.1        |  0       
	Placement reinit       |  0.5       |  1.6         |  0.5        |  0       
	RDB load               |  13.5      |  43.6        |  13         |  0.4     
	RDB save               |  0.5       |  1.7         |  0.6        |  0.1     
	Report slacks          |  0.3       |  1.2         |  0.7        |  0       
	Spread Cells           |  4         |  13          |  4          |  0       
	Start hsi session      |  0.5       |  1.8         |  0.5        |  0       
	Timing fast mode       |  0.4       |  1.3         |  0.4        |  0       
	load design            |  14.1      |  45.7        |  13.6       |  0.4     
	----------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 14:50:13 2019 1552650613
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:39
[I] [eplacer]  System time:   0:00:01
[I] [eplacer]   Total time:   0:00:40
[I] [eplacer] Elapsed time:   0:00:41
[I] [eplacer] eplacer finished at Fri Mar 15 14:50:13 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Clock Legalization/Optimization) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Pre-buffering Resynthesis)
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 14:50:14 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/prebuf_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/prebuf_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/detail_placement_part_1/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 135
[I] [ephysresynthesis]   Instances = 2675
[I] [ephysresynthesis]   Nets = 3264
[I] [ephysresynthesis]   Intrinsic nets = 225, don't touch nets = 454
[I] [ephysresynthesis]   Properties/values = 50/5618
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_detail_part_1.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] <00:00:15> Running DFT insertion (N3XS version)
[I] [ephysresynthesis] Initializing modules from library (n3xs version)...
[I] [ephysresynthesis] local clock nor : NR2X2CRRVTZ
[I] [ephysresynthesis] local clock and : AND3X2CRRVTIZ
[I] [ephysresynthesis] local clock andor : AO31X2CRRVTIZ
[I] [ephysresynthesis] clkgate mux : MUX21X2CRRVTIY
[I] [ephysresynthesis] and cell : AND2X1X2CRRVTIZ
[I] [ephysresynthesis] or cell : OR2X1X2CRRVTIZ
[I] [ephysresynthesis] nand cell : ND2X2CRRVTZ
[I] [ephysresynthesis] inv cell : INVX2CRRVTZ
[I] [ephysresynthesis] observation flop : edff
[I] [ephysresynthesis] reset disabling flop : edff
[I] [ephysresynthesis] capture enabling flop : edff
[I] [ephysresynthesis] pos clkgenloc as gate : eclkgenloc_dis1
[I] [ephysresynthesis] neg clkgenloc as gate : eclkgenloc_dis0
[I] [ephysresynthesis] occ clock inv : eclkinv_on
[I] [ephysresynthesis] occ clock inv (ver B) : eclkinv1b_on
[I] [ephysresynthesis] clk bbuf (as buf) : ebbuf_buf
[I] [ephysresynthesis] clk bbuf (as inv) : ebbuf_inv
[I] [ephysresynthesis] logical rtap : edff_rtap
[I] [ephysresynthesis] <00:00:00> Building DFF map...
[I] [ephysresynthesis] Total number of core dffs: 0
[I] [ephysresynthesis] Total number of emotifs with clocks enabled: 0
[I] [ephysresynthesis] Total number of dff sites for DFT: horizontal - 77040, vertical - 0
[I] [ephysresynthesis] Number of rtaps in the netlist: 0
[I] [ephysresynthesis] Bram placement map device info: (1066289, 128240), (209532, 321000)
[I] [ephysresynthesis] <00:00:00> Building BRAM place map...
[I] [ephysresynthesis] Total number of brams: 0
[I] [ephysresynthesis] <00:00:00> BRAM place map build finished.
[I] [ephysresynthesis] <00:00:00> Extracting clkinv/clkgenloc/clkmux placement info from device...
[I] [ephysresynthesis] <00:00:00> Done clkinv/clkgenloc/clkmux extraction. Number of invs: 234, Number of genlocs: 0, number of clkmuxes: 0
[I] [ephysresynthesis] Number of test clock sources in the netlist: 144
[I] [ephysresynthesis] Loading data from hier device...
[I] [ephysresynthesis] MGIO: Q0N M16GP_GF28HPP_04_GF M16GP_GF28HPP_04_GF 61
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne2 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne2 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO DFT: DFTR/tmgdf3 mgio_dft mgio_dft 0
[I] [ephysresynthesis] MGIO DFT: DFTR/bmgdf3 mgio_dft mgio_dft 0
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne5 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne5 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne6 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne6 mgio_ne mgio_ne 0
[I] [ephysresynthesis] Number of MGIO-related sites loaded from device:
[I] [ephysresynthesis] MGIO: 1
[I] [ephysresynthesis] MGIO NE: 6
[I] [ephysresynthesis] MGIO DFT: 2
[I] [ephysresynthesis] Number of MGIO-related instances loaded from device:
[I] [ephysresynthesis] MGIO: 1
[I] [ephysresynthesis] MGIO NE: 0
[I] [ephysresynthesis] MGIO DFT: 0
[I] [ephysresynthesis] Default MGIO module: M16GP_GF28HPP_04_GF
[I] [ephysresynthesis] <00:00:01> Processing clocks...
[I] [ephysresynthesis] Total number of clock domains is 0
[I] [ephysresynthesis] Analyzing eiomotif local domains...
[I] [ephysresynthesis] Total number of input cone dff paths is 0
[I] [ephysresynthesis] Intercepting input paths of eiomotif local domains...
[I] [ephysresynthesis] <00:00:00> Processing sets/resets...
[I] [ephysresynthesis] Total number of reset domains is 0
[I] [ephysresynthesis] Total number of set domains is 0
[I] [ephysresynthesis] <00:00:00> Processing tied-off sets
[I] [ephysresynthesis] <00:00:00> Done tied-off sets interception, total 0 interception points added for 0 receivers
[I] [ephysresynthesis] <00:00:00> Processing tied-off resets
[I] [ephysresynthesis] <00:00:00> Done tied-off resets interception, total 0 interception points added for 0 receivers
[I] [ephysresynthesis] <00:00:00> Processing net forcing pins (region-based version)...
[I] [ephysresynthesis] Grid parameters: multiplier - 3, regions sizes - 744435 x 324060
[I] [ephysresynthesis] <00:00:01> Processing dcdls...
[I] [ephysresynthesis] Total number of dff enable domains, controlling DCDLs, is 0
[I] [ephysresynthesis] Total number of undriven dff enables, controlling DCDLs, is 0
[I] [ephysresynthesis] <00:00:00> Processing dff enables...
[I] [ephysresynthesis] Total number of enable domains is 0
[I] [ephysresynthesis] <00:00:00> Processing clocks requiring OCC insertion...
[I] [ephysresynthesis] Total number of OCC clock domains is 0
[I] [ephysresynthesis] <00:00:00> Done.
[I] [ephysresynthesis] <00:00:00> Processing bram/regfile pulse pins...
[I] [ephysresynthesis] <00:00:00> Done. Number of intercepted pulse pins: 0
[I] [ephysresynthesis] <00:00:00> Processing MGIO connections...
[I] [ephysresynthesis] NE/DFT sites related to mgio site Q0N:
[I] [ephysresynthesis] NE: DFTR/tmgne2
[I] [ephysresynthesis] NE: DFTR/tmgne5
[I] [ephysresynthesis] NE: DFTR/tmgne6
[I] [ephysresynthesis] DFT: DFTR/tmgdf3
[I] [ephysresynthesis] Making connection for item 'RXTERMEN NE/0/O_NE_CNTL[6] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'RCALIN[4] NE/0/O_NE_CNTL[8] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[3] NE/0/O_NE_CNTL[9] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[2] NE/0/O_NE_CNTL[10] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[1] NE/0/O_NE_CNTL[11] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[0] NE/0/O_NE_CNTL[12] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'TXRESET0 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET1 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET2 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET3 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET0 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET1 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET2 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET3 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET0 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET1 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET2 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET3 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'REFCLKTERMEN NE/1/O_NE_CNTL[0] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'FASTRESTOREEN NE/1/O_NE_CNTL[2] NE/1/O_NE_CNTL[1]'
[I] [ephysresynthesis] Making connection for item 'PLLEN NE/1/O_NE_CNTL[3] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'SBRESET NE/1/O_NE_CNTL[5] NE/1/O_NE_CNTL[4]'
[I] [ephysresynthesis] Making connection for item 'REGWREQ NE/1/O_NE_CNTL[6] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'REGRREQ NE/1/O_NE_CNTL[7] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'REGRSTN NE/1/O_NE_CNTL[9] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'ENL NE/1/O_NE_CNTL[10] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'ENR NE/1/O_NE_CNTL[11] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'AREFENABLE NE/1/O_NE_CNTL[13] NE/1/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'IDDQ NE/1/O_NE_CNTL[15] NE/1/O_NE_CNTL[14]'
[I] [ephysresynthesis]   Do not connect mgio pin Q0N_unused/IDDQ - mgio is unused
[I] [ephysresynthesis] Fixing connection buses for verilog output...
[I] [ephysresynthesis] Done.
[I] [ephysresynthesis] Reporting DFT MGIO connections to ../reports/dft/ar.mgio_ne_conn
[I] [ephysresynthesis] <00:00:00> Done MGIO connections interception.
[I] [ephysresynthesis] Intercepting MGIO reg clk clocks...
[I] [ephysresynthesis] Intercepting pin Q0N_unused/REGCLK
[I] [ephysresynthesis] Pin Q0N_unused/REGCLK is unconnected (or tied-off), use special interception for it
[I] [ephysresynthesis] Done MGIO reg clk clocks interception
[I] [ephysresynthesis] Intercepting mgio_dft enable pins...
[I] [ephysresynthesis] Intercepting pin DFTR/tmgdf3/I_TCKCLK_EN
[I] [ephysresynthesis] Intercepting pin DFTR/tmgdf3/I_SCANREFCLK_EN
[I] [ephysresynthesis] Done mgio_dft enable pins interception.
[I] [ephysresynthesis] Intercepting bram/rf LOCK pins...
[I] [ephysresynthesis] Done bram/rf LOCK pins interception. Number of intercepted pin: 0
[I] [ephysresynthesis] Performing eclkgatediv_inv replacement...
[I] [ephysresynthesis] Found 0 eclkgatediv_inv instances to replace
[I] [ephysresynthesis] Done eclkgatediv_inv replacement.
[I] [ephysresynthesis] Connecting controls of clkmuxes intercepting TXSYSCLK clock...
[I] [ephysresynthesis] Clkmuxes controls connections done.
[I] [ephysresynthesis] Performing control dff insertion for bram2bram interception muxes...
[I] [ephysresynthesis] Extracted control dff grid params: start (1071055, 142270), step (753401, 347070)
[I] [ephysresynthesis] Done control dff insertion for bram2bram paths, number of inserted dffs: 0
[I] [ephysresynthesis] Connecting resets of bram control flops to test signals...
[I] [ephysresynthesis] Done bram2bram reset pins connections, number of connected pins: 0
[I] [ephysresynthesis] Processing corner block outputs requiring interception...
[I] [ephysresynthesis] Done corner block outputs interception
[I] [ephysresynthesis] Dumping inserted dffs report in file "../reports/dft/ar.inserted_dffs"
[I] [ephysresynthesis] Dumping inserted DFTs report in file "../reports/dft/ar.inserted_dfts"
[I] [ephysresynthesis] Dumping non-intercepted receivers report in file "../reports/dft/ar.non_intercepted"
[I] [ephysresynthesis] Total number of DFT insertion points: 0, number of min possible DFT insertion points (without taking into account the signal inversion): 0
[I] [ephysresynthesis] Fixing bram connection buses for verilog output...
[I] [ephysresynthesis] Done.
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./TmpConstraints_1.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] <00:00:00> DFT insertion done
[I] [ephysresynthesis] Saving verilog file ar.dft_insertion.v
[I] [ephysresynthesis] Loading SDC constraints file ./TmpConstraints_2.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Net number = 0. Nets:
[I] [ephysresynthesis] Starting optimization of 0 nets using buffer BUF12CRRVTIZ and inverter INVX2CRRVTZ
[I] [ephysresynthesis] Finishing optimization: 0 of 0 nets are not optimized
[I] [ephysresynthesis] Not optimized = 0: 
[I] [ephysresynthesis]   Total optimized net sqr fanout = 0.0, double total net fanout = 16312.0
[I] [ephysresynthesis] Memory used: 1.25 Gb
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Setting keep legalization mode: logical = false, register = true 
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving timing report to WPO_before_detail.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_detail.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_detail.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       7290, reg =         10, log =       7280
[I] [ephysresynthesis]   Less  37.63: reg+log =   8.916324, reg =   0.000000, log =   8.928572
[I] [ephysresynthesis]   Less  37.73: reg+log =  18.683128, reg =   0.000000, log =  18.708792
[I] [ephysresynthesis]   Less  37.83: reg+log =  27.942387, reg =   0.000000, log =  27.980768
[I] [ephysresynthesis]   Less  37.93: reg+log =  36.748974, reg =   0.000000, log =  36.799450
[I] [ephysresynthesis]   Less  38.03: reg+log =  45.445816, reg =   0.000000, log =  45.508240
[I] [ephysresynthesis]   Less  38.13: reg+log =  56.035667, reg =   0.000000, log =  56.112637
[I] [ephysresynthesis]   Less  38.23: reg+log =  64.869682, reg =   0.000000, log =  64.958794
[I] [ephysresynthesis]   Less  38.33: reg+log =  70.576134, reg =   0.000000, log =  70.673080
[I] [ephysresynthesis]   Less  38.43: reg+log =  75.788757, reg =   0.000000, log =  75.892860
[I] [ephysresynthesis]   Less  38.53: reg+log =  80.233200, reg =   0.000000, log =  80.343407
[I] [ephysresynthesis]   Less  38.63: reg+log =  84.801094, reg =   0.000000, log =  84.917580
[I] [ephysresynthesis]   Less  38.73: reg+log =  87.997261, reg =   0.000000, log =  88.118134
[I] [ephysresynthesis]   Less  38.83: reg+log =  90.699593, reg =   0.000000, log =  90.824173
[I] [ephysresynthesis]   Less  38.93: reg+log =  93.072701, reg =   0.000000, log =  93.200546
[I] [ephysresynthesis]   Less  39.03: reg+log =  94.993141, reg =   0.000000, log =  95.123627
[I] [ephysresynthesis]   Less  39.13: reg+log =  96.406036, reg =   0.000000, log =  96.538460
[I] [ephysresynthesis]   Less  39.23: reg+log =  97.174210, reg =   0.000000, log =  97.307693
[I] [ephysresynthesis]   Less  39.33: reg+log =  97.489716, reg =   0.000000, log =  97.623627
[I] [ephysresynthesis]   Less  39.43: reg+log =  97.901237, reg =   0.000000, log =  98.035721
[I] [ephysresynthesis]   Less  39.53: reg+log =  98.093277, reg =   0.000000, log =  98.228020
[I] [ephysresynthesis]   Less  39.63: reg+log =  98.216736, reg =   0.000000, log =  98.351646
[I] [ephysresynthesis]   Less  39.73: reg+log =  98.285324, reg =   0.000000, log =  98.420326
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2313 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 21.42um, y = 19.92um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   35        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        0   0.0% 100.0%        3   0.0% 100.0%        1   0.0% 100.0%
[I] [ephysresynthesis]   25       13   0.1% 100.0%       13   0.1% 100.0%       12   0.1% 100.0%
[I] [ephysresynthesis]   20       22   0.2%  99.9%       23   0.2%  99.8%       20   0.2%  99.9%
[I] [ephysresynthesis]   15       29   0.3%  99.7%       24   0.2%  99.6%       23   0.2%  99.7%
[I] [ephysresynthesis]   10       30   0.3%  99.4%       25   0.2%  99.4%       33   0.3%  99.5%
[I] [ephysresynthesis]    5    10346  99.1%  99.1%    10352  99.2%  99.2%    10351  99.1%  99.1%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 14907 (end points = 33), net adges = 5855, instance edges = 12995
[I] [ephysresynthesis] Initializing own timing graph: tags = 420 (used = 12), vertex events = 19018, vertex event edges = 67076 (unique = 67076, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 2184, SODs = 66 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 37.5329 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 45.568 um, total = 152333.824 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.70 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving timing report to WPO_after_detail.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_detail.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_detail.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       7290, reg =         10, log =       7280
[I] [ephysresynthesis]   Less  37.63: reg+log =   8.916324, reg =   0.000000, log =   8.928572
[I] [ephysresynthesis]   Less  37.73: reg+log =  18.683128, reg =   0.000000, log =  18.708792
[I] [ephysresynthesis]   Less  37.83: reg+log =  27.942387, reg =   0.000000, log =  27.980768
[I] [ephysresynthesis]   Less  37.93: reg+log =  36.748974, reg =   0.000000, log =  36.799450
[I] [ephysresynthesis]   Less  38.03: reg+log =  45.445816, reg =   0.000000, log =  45.508240
[I] [ephysresynthesis]   Less  38.13: reg+log =  56.035667, reg =   0.000000, log =  56.112637
[I] [ephysresynthesis]   Less  38.23: reg+log =  64.869682, reg =   0.000000, log =  64.958794
[I] [ephysresynthesis]   Less  38.33: reg+log =  70.576134, reg =   0.000000, log =  70.673080
[I] [ephysresynthesis]   Less  38.43: reg+log =  75.788757, reg =   0.000000, log =  75.892860
[I] [ephysresynthesis]   Less  38.53: reg+log =  80.233200, reg =   0.000000, log =  80.343407
[I] [ephysresynthesis]   Less  38.63: reg+log =  84.801094, reg =   0.000000, log =  84.917580
[I] [ephysresynthesis]   Less  38.73: reg+log =  87.997261, reg =   0.000000, log =  88.118134
[I] [ephysresynthesis]   Less  38.83: reg+log =  90.699593, reg =   0.000000, log =  90.824173
[I] [ephysresynthesis]   Less  38.93: reg+log =  93.072701, reg =   0.000000, log =  93.200546
[I] [ephysresynthesis]   Less  39.03: reg+log =  94.993141, reg =   0.000000, log =  95.123627
[I] [ephysresynthesis]   Less  39.13: reg+log =  96.406036, reg =   0.000000, log =  96.538460
[I] [ephysresynthesis]   Less  39.23: reg+log =  97.174210, reg =   0.000000, log =  97.307693
[I] [ephysresynthesis]   Less  39.33: reg+log =  97.489716, reg =   0.000000, log =  97.623627
[I] [ephysresynthesis]   Less  39.43: reg+log =  97.901237, reg =   0.000000, log =  98.035721
[I] [ephysresynthesis]   Less  39.53: reg+log =  98.093277, reg =   0.000000, log =  98.228020
[I] [ephysresynthesis]   Less  39.63: reg+log =  98.216736, reg =   0.000000, log =  98.351646
[I] [ephysresynthesis]   Less  39.73: reg+log =  98.285324, reg =   0.000000, log =  98.420326
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2313 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 21.42um, y = 19.92um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   35        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        0   0.0% 100.0%        3   0.0% 100.0%        1   0.0% 100.0%
[I] [ephysresynthesis]   25       13   0.1% 100.0%       13   0.1% 100.0%       12   0.1% 100.0%
[I] [ephysresynthesis]   20       22   0.2%  99.9%       23   0.2%  99.8%       20   0.2%  99.9%
[I] [ephysresynthesis]   15       29   0.3%  99.7%       24   0.2%  99.6%       23   0.2%  99.7%
[I] [ephysresynthesis]   10       30   0.3%  99.4%       25   0.2%  99.4%       33   0.3%  99.5%
[I] [ephysresynthesis]    5    10346  99.1%  99.1%    10352  99.2%  99.2%    10351  99.1%  99.1%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2313 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 21.42um, y = 19.92um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40       13   0.1% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I] [ephysresynthesis]   20    10427  99.9%  99.9%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Restoring keep legalization mode: logical = false, register = false 
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving verilog file ar.prebuf_wpo.v
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/prebuf_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/prebuf_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.prebuf_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.prebuf_resynth.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 14:50:33 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Pre-buffering Resynthesis) finished
[I] Project saved
[C] run -router
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Buffering)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:11:20 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_2.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_2.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 26904
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/prebuf_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 135
[I] [eplacer]   Instances = 2675
[I] [eplacer]   Nets = 3264
[I] [eplacer]   Intrinsic nets = 225, don't touch nets = 454
[I] [eplacer]   Properties/values = 50/5618
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.prebuf_resynth.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:11:43 2019 1552651903
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:11:44 2019 1552651904
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] No custom procedures registered at stage detail_part_2
[I] [eplacer] Temporary removed property don't touch of 454 nets
[I] [eplacer] Unpack negative edge sync flops 
[I] [eplacer] Restored property don't touch of 454 nets
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 40.046001 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 53 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 532
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 532
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 33
[I] [eplacer]     Used hecells 1637, 0.93%
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 8
[I] [eplacer]     Used hecells 1716
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 0
[I] [eplacer]     Displacement max = 0.00 um, avg = 0.00 um
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 0 efa LUTs to hecell LUTs
[I] [eplacer]   Packing is legal for 1788 instances
[I] [eplacer] Average wire length: 40.046001 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 15:11:47 2019 1552651907
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] PACKING_DP2_RUNTIME 1 seconds
[I] [eplacer] Wall time: Fri Mar 15 15:11:47 2019 1552651907
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Assigning global buffers on tracks.
[I] [eplacer]   Loading smotif fast track positions file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/smotif_fast_track.txt
[I] [eplacer]   Initializing global router: step (12 96), top net step (1 1), big threshold=800.0, iters=1, node grid (8 9).
[I] [eplacer]   Number of nets 0 
[I] [eplacer]   Max congestion 0.00
[I] [eplacer]   0 nets will be assigned
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 13.83um, y = 20.10um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       14   0.1% 100.0%       16   0.2% 100.0%       12   0.1% 100.0%
[I] [eplacer]   20    10426  99.9%  99.9%    10424  99.8%  99.8%    10428  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer]   Assigned vertical tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Assigned horizontal tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Inserted 0 buffers for 0 top nets
[I] [eplacer] global_buffers = 0
[I] [eplacer] === Average wire length: 40.046812 um === (h: 14.251284, v: 25.795528) 
[I] [eplacer] Wall time: Fri Mar 15 15:11:47 2019 1552651907
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:11:47 2019 1552651907
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=10, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Target capacity 400, clock nets target capacity 120, pin capacity 30
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Number of nets 2285 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Started quick buffering.
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.048957
[I] [eplacer] Vertical   edges length 1  WL 0.592 :: max congestion 0.30: [0.30]= 3  [0.25]=15  [0.20]=21  [0.15]=24  [0.10]=25  [0.05]=17  
[I] [eplacer] Horizontal edges length 1  WL 0.408 :: max congestion 0.30: [0.30]= 1  [0.25]=12  [0.20]=17  [0.15]=22  [0.10]=10  [0.05]=17  
[I] [eplacer] 
[I] [eplacer] ..10..20..30..40..50..60..70..80..90..100
[I] [eplacer] Top nets 0.
[I] [eplacer] Buffered 120 small nets, inserted 270 buffers, inverted 0 drivers
[I] [eplacer] local_buffers = 270
[I] [eplacer] Wall time: Fri Mar 15 15:11:47 2019 1552651907
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] BUFFERING_RUNTIME 0 seconds
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 37.980003 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 53 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 532
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 532
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 36
[I] [eplacer]     Used hecells 1679, 0.95%
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 26
[I] [eplacer]     Used hecells 1945
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 10
[I] [eplacer]     Displacement max = 6.40 um, avg = 0.24 um
[I] [eplacer]   Packing is legal for 2058 instances
[I] [eplacer] Average wire length: 38.333000 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 15:11:49 2019 1552651909
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Saving sdc file ar.for_rebuffering.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_rebuffering/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_rebuffering/dn_clone_guide.tcl
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Initializing own timing graph: vertexes = 15188 (end points = 33), net adges = 6035, instance edges = 13011
[I] [eplacer] Initializing own timing graph: tags = 420 (used = 12), vertex events = 19958, vertex event edges = 68964 (unique = 68964, data_check = 0, invalid = 0)
[I] [eplacer] Initializing own timing graph: SIDs = 2164, SODs = 66 (+ invalid = 0)
[I] [eplacer] Creating the ecell congestion map
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Creating the ecell lattice
[I] [eplacer]   Determining the ecell states
[I] [eplacer] Detecting equivalent cells
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer] Netlist rebuffering
[I] [eplacer]   Worst Slack   Total Slack     End Points
[I] [eplacer]   37.3278 ns    0.00 ns         0
[I] [eplacer]   Total run time: 0.00 sec
[I] [eplacer] Testing the congestion map
[I] [eplacer] Clearing the congestion map
[I] [eplacer] REBUFFERING_RUNTIME 1 seconds
[I] [eplacer] Worst Slack:   37.33 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       7708, reg =          0, log =       7708
[I] [eplacer]   Less  37.43: reg+log =   6.123508, reg =       -nan, log =   6.123508
[I] [eplacer]   Less  37.53: reg+log =  12.272963, reg =       -nan, log =  12.272963
[I] [eplacer]   Less  37.63: reg+log =  20.705759, reg =       -nan, log =  20.705759
[I] [eplacer]   Less  37.73: reg+log =  31.305138, reg =       -nan, log =  31.305138
[I] [eplacer]   Less  37.83: reg+log =  41.696938, reg =       -nan, log =  41.696938
[I] [eplacer]   Less  37.93: reg+log =  52.244419, reg =       -nan, log =  52.244419
[I] [eplacer]   Less  38.03: reg+log =  61.312920, reg =       -nan, log =  61.312920
[I] [eplacer]   Less  38.13: reg+log =  69.421379, reg =       -nan, log =  69.421379
[I] [eplacer]   Less  38.23: reg+log =  75.934097, reg =       -nan, log =  75.934097
[I] [eplacer]   Less  38.33: reg+log =  81.019714, reg =       -nan, log =  81.019714
[I] [eplacer]   Less  38.43: reg+log =  85.210167, reg =       -nan, log =  85.210167
[I] [eplacer]   Less  38.53: reg+log =  88.829788, reg =       -nan, log =  88.829788
[I] [eplacer]   Less  38.63: reg+log =  91.917488, reg =       -nan, log =  91.917488
[I] [eplacer]   Less  38.73: reg+log =  94.239754, reg =       -nan, log =  94.239754
[I] [eplacer]   Less  38.83: reg+log =  96.069023, reg =       -nan, log =  96.069023
[I] [eplacer]   Less  38.93: reg+log =  97.625847, reg =       -nan, log =  97.625847
[I] [eplacer]   Less  39.03: reg+log =  98.482094, reg =       -nan, log =  98.482094
[I] [eplacer]   Less  39.13: reg+log =  99.169693, reg =       -nan, log =  99.169693
[I] [eplacer]   Less  39.23: reg+log =  99.468079, reg =       -nan, log =  99.468079
[I] [eplacer]   Less  39.33: reg+log =  99.675659, reg =       -nan, log =  99.675659
[I] [eplacer]   Less  39.43: reg+log =  99.792419, reg =       -nan, log =  99.792419
[I] [eplacer]   Less  39.53: reg+log =  99.844322, reg =       -nan, log =  99.844322
[I] [eplacer]   Less  39.63: reg+log =  99.896210, reg =       -nan, log =  99.896210
[I] [eplacer]   Less  39.73: reg+log =  99.961075, reg =       -nan, log =  99.961075
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_part_2_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_2_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_2_all_violators_verbose.rpt
[I] [eplacer] === Average wire length (detail 2): 38.333867 um === (h: 14.046513, v: 24.287355) 
[I] [eplacer] === Total wire length (detail 2): 107066.491085 um, signal net count 2793 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_part_2_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2555 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.18um, y = 17.98um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       14   0.1% 100.0%       18   0.2% 100.0%       13   0.1% 100.0%
[I] [eplacer]   20    10426  99.9%  99.9%    10422  99.8%  99.8%    10427  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Saving sdc file ar.eplacer_detail_part_2.sdc
[I] [eplacer] Saving verilog file ar.detail_placer_2.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement_part_2/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement_part_2/dn_clone_guide.tcl
[I] [eplacer] Dumping defparams to ar.eplacer_detail_part_2.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------
	      algo name        |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------
	 Total Live Time       |  21        |  100         |  23.8       |  1       
	Assign global buffers  |  0.1       |  0.5         |  0.1        |  0       
	Buffering              |  0.3       |  1.5         |  0.6        |  0       
	Close design           |  0.5       |  2.6         |  0.4        |  0.1     
	Packing                |  2.5       |  12          |  5.2        |  0       
	Placement reinit       |  0.5       |  2.4         |  0.5        |  0       
	Print congestion       |  0         |  0.2         |  0.1        |  0       
	RDB load               |  13.2      |  63.1        |  12.9       |  0.4     
	RDB save               |  0.2       |  1.1         |  0.3        |  0       
	Rebuffering            |  0.5       |  2.7         |  0.5        |  0       
	Verilog write          |  0         |  0.2         |  0          |  0       
	load design            |  13.9      |  66.1        |  13.5       |  0.5     
	----------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 15:11:51 2019 1552651911
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:23
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:23
[I] [eplacer] Elapsed time:   0:00:31
[I] [eplacer] eplacer finished at Fri Mar 15 15:11:51 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detail Placement (Buffering) finished
[I] Project saved
[I] Start Detailed Placement (Post-buffering Resynthesis)
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:11:51 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/postbuf_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/postbuf_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/detail_placement_part_2/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 135
[I] [ephysresynthesis]   Instances = 2945
[I] [ephysresynthesis]   Nets = 3534
[I] [ephysresynthesis]   Intrinsic nets = 225, don't touch nets = 454
[I] [ephysresynthesis]   Properties/values = 50/5618
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_detail_part_2.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Setting wire delay model = SPEF 
[I] [ephysresynthesis] Setting linear unbuffered wire delay model = false 
[I] [ephysresynthesis] Setting keep legalization mode: logical = true, register = true 
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Setting max register shifts: x=117000 y=117000
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 9
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 27 rsc types): 0 eCell, 2058 LUT/inv instances, max 3/1 insts/site
[I] [ephysresynthesis] Initializing rtbuf map (0 sites): 0 instances
[I] [ephysresynthesis] Initializing mnbuf map (0 sites): 0 instances
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis] Mapping clock macro locations
[I] [ephysresynthesis] Property easic_IO_clock is not defined
[I] [ephysresynthesis] Property easic_set is not defined
[I] [ephysresynthesis] Found 'FP_GROUP' property in design
[I] [ephysresynthesis] Recognizing clock domains
[I] [ephysresynthesis] Found 0 low level clock nets
[I] [ephysresynthesis] Found 0 clock domains
[I] [ephysresynthesis] Check clock instances placement
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Done
[I] [ephysresynthesis] Number of edff locations to be disabled = 0
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 1 rsc types (1 group occ)): 0 eDff instances
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis] Initializing site groups:   231624 => 19253 (max=20)   0 => 0 (max=0)   0 => 0 (max=0)   576 => 15 (max=48)
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Searching for mux21 modules: MUX21X2CRRVTIY (IY=B?A:D). Selected: MUX21X2CRRVTIY
[I] [ephysresynthesis] Saving timing report to WPO_before_legal.rpt
[I] [ephysresynthesis] Initializing router
[I] [ephysresynthesis]  Used new hie steiner 
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Saving constraint report to WPO_before_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       7708, reg =          0, log =       7708
[I] [ephysresynthesis]   Less  37.43: reg+log =   6.123508, reg =       -nan, log =   6.123508
[I] [ephysresynthesis]   Less  37.53: reg+log =  12.272963, reg =       -nan, log =  12.272963
[I] [ephysresynthesis]   Less  37.63: reg+log =  20.705759, reg =       -nan, log =  20.705759
[I] [ephysresynthesis]   Less  37.73: reg+log =  31.305138, reg =       -nan, log =  31.305138
[I] [ephysresynthesis]   Less  37.83: reg+log =  41.696938, reg =       -nan, log =  41.696938
[I] [ephysresynthesis]   Less  37.93: reg+log =  52.244419, reg =       -nan, log =  52.244419
[I] [ephysresynthesis]   Less  38.03: reg+log =  61.312920, reg =       -nan, log =  61.312920
[I] [ephysresynthesis]   Less  38.13: reg+log =  69.421379, reg =       -nan, log =  69.421379
[I] [ephysresynthesis]   Less  38.23: reg+log =  75.934097, reg =       -nan, log =  75.934097
[I] [ephysresynthesis]   Less  38.33: reg+log =  81.019714, reg =       -nan, log =  81.019714
[I] [ephysresynthesis]   Less  38.43: reg+log =  85.210167, reg =       -nan, log =  85.210167
[I] [ephysresynthesis]   Less  38.53: reg+log =  88.829788, reg =       -nan, log =  88.829788
[I] [ephysresynthesis]   Less  38.63: reg+log =  91.917488, reg =       -nan, log =  91.917488
[I] [ephysresynthesis]   Less  38.73: reg+log =  94.239754, reg =       -nan, log =  94.239754
[I] [ephysresynthesis]   Less  38.83: reg+log =  96.069023, reg =       -nan, log =  96.069023
[I] [ephysresynthesis]   Less  38.93: reg+log =  97.625847, reg =       -nan, log =  97.625847
[I] [ephysresynthesis]   Less  39.03: reg+log =  98.482094, reg =       -nan, log =  98.482094
[I] [ephysresynthesis]   Less  39.13: reg+log =  99.169693, reg =       -nan, log =  99.169693
[I] [ephysresynthesis]   Less  39.23: reg+log =  99.468079, reg =       -nan, log =  99.468079
[I] [ephysresynthesis]   Less  39.33: reg+log =  99.675659, reg =       -nan, log =  99.675659
[I] [ephysresynthesis]   Less  39.43: reg+log =  99.792419, reg =       -nan, log =  99.792419
[I] [ephysresynthesis]   Less  39.53: reg+log =  99.844322, reg =       -nan, log =  99.844322
[I] [ephysresynthesis]   Less  39.63: reg+log =  99.896210, reg =       -nan, log =  99.896210
[I] [ephysresynthesis]   Less  39.73: reg+log =  99.961075, reg =       -nan, log =  99.961075
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2555 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.18um, y = 17.98um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   35        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        0   0.0% 100.0%        3   0.0% 100.0%        1   0.0% 100.0%
[I] [ephysresynthesis]   25       14   0.1% 100.0%       15   0.1% 100.0%       12   0.1% 100.0%
[I] [ephysresynthesis]   20       18   0.2%  99.9%       22   0.2%  99.8%       21   0.2%  99.9%
[I] [ephysresynthesis]   15       18   0.2%  99.7%       23   0.2%  99.6%       23   0.2%  99.7%
[I] [ephysresynthesis]   10       13   0.1%  99.5%       26   0.2%  99.4%       31   0.3%  99.5%
[I] [ephysresynthesis]    5    10377  99.4%  99.4%    10351  99.1%  99.1%    10352  99.2%  99.2%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initial slew slack = -1.2752
[I] [ephysresynthesis] Saving snapshot WPO_before_legal.rdb
[I] [ephysresynthesis] Saving sdc file WPO_before_legal.sdc
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 15188 (end points = 33), net adges = 6035, instance edges = 13011
[I] [ephysresynthesis] Initializing own timing graph: tags = 420 (used = 12), vertex events = 19958, vertex event edges = 68964 (unique = 68964, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 2164, SODs = 66 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 37.3278 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 38.333 um, total = 135468.822 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.67 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving constraint report to WPO_before_slew_opt_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_slew_opt_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START SLEW OPTIMIZATION wsl = 37.3278 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 38.333 um, total = 135468.822 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Started slew optimization. Min allowed slack is 0.000 ns. Max net length 100000.
[I] [ephysresynthesis]   Processed 0 nets. Optimized = 0, not optimized = 0.
[I] [ephysresynthesis] 
[I] [ephysresynthesis] FINISH SLEW OPTIMIZATION wsl = 37.3278 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 38.333 um, total = 135468.822 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Saving timing report to WPO_after_legal.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       7708, reg =          0, log =       7708
[I] [ephysresynthesis]   Less  37.43: reg+log =   6.123508, reg =       -nan, log =   6.123508
[I] [ephysresynthesis]   Less  37.53: reg+log =  12.272963, reg =       -nan, log =  12.272963
[I] [ephysresynthesis]   Less  37.63: reg+log =  20.705759, reg =       -nan, log =  20.705759
[I] [ephysresynthesis]   Less  37.73: reg+log =  31.305138, reg =       -nan, log =  31.305138
[I] [ephysresynthesis]   Less  37.83: reg+log =  41.696938, reg =       -nan, log =  41.696938
[I] [ephysresynthesis]   Less  37.93: reg+log =  52.244419, reg =       -nan, log =  52.244419
[I] [ephysresynthesis]   Less  38.03: reg+log =  61.312920, reg =       -nan, log =  61.312920
[I] [ephysresynthesis]   Less  38.13: reg+log =  69.421379, reg =       -nan, log =  69.421379
[I] [ephysresynthesis]   Less  38.23: reg+log =  75.934097, reg =       -nan, log =  75.934097
[I] [ephysresynthesis]   Less  38.33: reg+log =  81.019714, reg =       -nan, log =  81.019714
[I] [ephysresynthesis]   Less  38.43: reg+log =  85.210167, reg =       -nan, log =  85.210167
[I] [ephysresynthesis]   Less  38.53: reg+log =  88.829788, reg =       -nan, log =  88.829788
[I] [ephysresynthesis]   Less  38.63: reg+log =  91.917488, reg =       -nan, log =  91.917488
[I] [ephysresynthesis]   Less  38.73: reg+log =  94.239754, reg =       -nan, log =  94.239754
[I] [ephysresynthesis]   Less  38.83: reg+log =  96.069023, reg =       -nan, log =  96.069023
[I] [ephysresynthesis]   Less  38.93: reg+log =  97.625847, reg =       -nan, log =  97.625847
[I] [ephysresynthesis]   Less  39.03: reg+log =  98.482094, reg =       -nan, log =  98.482094
[I] [ephysresynthesis]   Less  39.13: reg+log =  99.169693, reg =       -nan, log =  99.169693
[I] [ephysresynthesis]   Less  39.23: reg+log =  99.468079, reg =       -nan, log =  99.468079
[I] [ephysresynthesis]   Less  39.33: reg+log =  99.675659, reg =       -nan, log =  99.675659
[I] [ephysresynthesis]   Less  39.43: reg+log =  99.792419, reg =       -nan, log =  99.792419
[I] [ephysresynthesis]   Less  39.53: reg+log =  99.844322, reg =       -nan, log =  99.844322
[I] [ephysresynthesis]   Less  39.63: reg+log =  99.896210, reg =       -nan, log =  99.896210
[I] [ephysresynthesis]   Less  39.73: reg+log =  99.961075, reg =       -nan, log =  99.961075
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2555 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.18um, y = 17.98um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   35        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        0   0.0% 100.0%        3   0.0% 100.0%        1   0.0% 100.0%
[I] [ephysresynthesis]   25       14   0.1% 100.0%       15   0.1% 100.0%       12   0.1% 100.0%
[I] [ephysresynthesis]   20       18   0.2%  99.9%       22   0.2%  99.8%       21   0.2%  99.9%
[I] [ephysresynthesis]   15       18   0.2%  99.7%       23   0.2%  99.6%       23   0.2%  99.7%
[I] [ephysresynthesis]   10       13   0.1%  99.5%       26   0.2%  99.4%       31   0.3%  99.5%
[I] [ephysresynthesis]    5    10377  99.4%  99.4%    10351  99.1%  99.1%    10352  99.2%  99.2%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2555 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.18um, y = 17.98um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40       14   0.1% 100.0%       18   0.2% 100.0%       13   0.1% 100.0%
[I] [ephysresynthesis]   20    10426  99.9%  99.9%    10422  99.8%  99.8%    10427  99.9%  99.9%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Clearing max register shifts
[I] [ephysresynthesis] Number of pins having slew slack less than -1.7752 is 0
[I] [ephysresynthesis] Restoring wire delay model = UNBUFFERED 
[I] [ephysresynthesis] Restoring linear unbuffered wire delay model = true 
[I] [ephysresynthesis] Restoring keep legalization mode: logical = false, register = false 
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/postbuf_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/postbuf_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.postbuf_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.postbuf_resynthesis.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:12:07 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Post-buffering Resynthesis) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Local Congestion Optimization)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:12:08 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_3.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_3.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 28022
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/postbuf_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 135
[I] [eplacer]   Instances = 2945
[I] [eplacer]   Nets = 3534
[I] [eplacer]   Intrinsic nets = 225, don't touch nets = 454
[I] [eplacer]   Properties/values = 54/5618
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.postbuf_resynthesis.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:12:31 2019 1552651951
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:12:31 2019 1552651951
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] No custom procedures registered at stage detail_part_3
[I] [eplacer] Temporary removed property don't touch of 454 nets
[I] [eplacer]  Trimgate cloning 
[I] [eplacer] 		 Cloned 0 trimgates 
[I] [eplacer] Restored property don't touch of 454 nets
[I] [eplacer] === Average wire length: 38.333867 um === (h: 14.046513, v: 24.287355) 
[I] [eplacer] 
[I] [eplacer] Local congestion optimization
[I] [eplacer]   Edff block congestion optimization
[I] [eplacer]   Used edff blocks 0, estimated h-tracks number 0
[I] [eplacer]   Maximum nets in one edff block 0
[I] [eplacer]   Edff blocks with 0/-1/-2/-3/-4 nets - 0/0/0/0/0
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer]   Worst Slack: 37.328
[I] [eplacer]   Total Negative Slack:  0.000
[I] [eplacer]   Violated end points: 0
[I] [eplacer] 
[I] [eplacer]   0 ecells found in netlist
[I] [eplacer]   0 sites marked as fixed
[I] [eplacer]   0 sites marked as locked
[I] [eplacer] 
[I] [eplacer] 
[I] [eplacer]   Total regions optimized 4, total moves 0
[I] [eplacer]   Total congestion max, min: 26/2 -> 26/2
[I] [eplacer]   Max pin density: 7/6/5 -> 7/6/5
[I] [eplacer]   Sites with max pin density: 49/13/500 -> 48/13/500
[I] [eplacer]   Avg pin density: 16.52 -> 16.41
[I] [eplacer]   Total congestion cost:  2.80524 -> 2.80524
[I] [eplacer]   Total wire length cost: 20484.7 -> 20484.7
[I] [eplacer]   Total used sites:       299 -> 301
[I] [eplacer]   Total empty sites:      2101 -> 2099
[I] [eplacer] 
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2555 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.22um, y = 17.96um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       14   0.1% 100.0%       17   0.2% 100.0%       13   0.1% 100.0%
[I] [eplacer]   20    10426  99.9%  99.9%    10423  99.8%  99.8%    10427  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer]   Worst Slack: 37.328
[I] [eplacer]   Total Negative Slack:  0.000
[I] [eplacer]   Violated end points: 0
[I] [eplacer] 
[I] [eplacer] 
[I] [eplacer]   Total regions optimized 4, total moves 0
[I] [eplacer]   Total congestion max, min: 26/2 -> 26/2
[I] [eplacer]   Max pin density: 7/6/5 -> 7/6/5
[I] [eplacer]   Sites with max pin density: 48/13/500 -> 48/13/500
[I] [eplacer]   Avg pin density: 16.41 -> 16.41
[I] [eplacer]   Total congestion cost:  2.77481 -> 2.77481
[I] [eplacer]   Total wire length cost: 25065.8 -> 25065.8
[I] [eplacer]   Total used sites:       301 -> 301
[I] [eplacer]   Total empty sites:      2099 -> 2099
[I] [eplacer] 
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2555 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.22um, y = 17.96um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       14   0.1% 100.0%       17   0.2% 100.0%       13   0.1% 100.0%
[I] [eplacer]   20    10426  99.9%  99.9%    10423  99.8%  99.8%    10427  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] === Average wire length (final placement): 38.359805 um === (h: 14.069056, v: 24.290749) 
[I] [eplacer] === Total wire length (final placement): 107138.935089 um, signal net count 2793 === 
[I] [eplacer] Wall time: Fri Mar 15 15:12:34 2019 1552651954
[I] [eplacer] Memory used: 0.97 Gb
[I] [eplacer] Worst Slack:   37.33 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       7708, reg =          0, log =       7708
[I] [eplacer]   Less  37.43: reg+log =   6.123508, reg =       -nan, log =   6.123508
[I] [eplacer]   Less  37.53: reg+log =  12.272963, reg =       -nan, log =  12.272963
[I] [eplacer]   Less  37.63: reg+log =  20.705759, reg =       -nan, log =  20.705759
[I] [eplacer]   Less  37.73: reg+log =  31.305138, reg =       -nan, log =  31.305138
[I] [eplacer]   Less  37.83: reg+log =  41.696938, reg =       -nan, log =  41.696938
[I] [eplacer]   Less  37.93: reg+log =  52.244419, reg =       -nan, log =  52.244419
[I] [eplacer]   Less  38.03: reg+log =  61.312920, reg =       -nan, log =  61.312920
[I] [eplacer]   Less  38.13: reg+log =  69.421379, reg =       -nan, log =  69.421379
[I] [eplacer]   Less  38.23: reg+log =  75.934097, reg =       -nan, log =  75.934097
[I] [eplacer]   Less  38.33: reg+log =  81.019714, reg =       -nan, log =  81.019714
[I] [eplacer]   Less  38.43: reg+log =  85.210167, reg =       -nan, log =  85.210167
[I] [eplacer]   Less  38.53: reg+log =  88.829788, reg =       -nan, log =  88.829788
[I] [eplacer]   Less  38.63: reg+log =  91.917488, reg =       -nan, log =  91.917488
[I] [eplacer]   Less  38.73: reg+log =  94.278671, reg =       -nan, log =  94.278671
[I] [eplacer]   Less  38.83: reg+log =  96.069023, reg =       -nan, log =  96.069023
[I] [eplacer]   Less  38.93: reg+log =  97.625847, reg =       -nan, log =  97.625847
[I] [eplacer]   Less  39.03: reg+log =  98.482094, reg =       -nan, log =  98.482094
[I] [eplacer]   Less  39.13: reg+log =  99.169693, reg =       -nan, log =  99.169693
[I] [eplacer]   Less  39.23: reg+log =  99.468079, reg =       -nan, log =  99.468079
[I] [eplacer]   Less  39.33: reg+log =  99.675659, reg =       -nan, log =  99.675659
[I] [eplacer]   Less  39.43: reg+log =  99.792419, reg =       -nan, log =  99.792419
[I] [eplacer]   Less  39.53: reg+log =  99.844322, reg =       -nan, log =  99.844322
[I] [eplacer]   Less  39.63: reg+log =  99.896210, reg =       -nan, log =  99.896210
[I] [eplacer]   Less  39.73: reg+log =  99.961075, reg =       -nan, log =  99.961075
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_all_violators_verbose.rpt
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_longest_nets.rpt
[I] [eplacer] Saving sdc file ar.eplacer_detail.sdc
[I] [eplacer] Saving verilog file ar.local_congestion.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement/dn_clone_guide.tcl
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 15:12:34 2019 1552651954
[I] [eplacer] Memory used: 0.97 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:16
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:16
[I] [eplacer] Elapsed time:   0:00:26
[I] [eplacer] eplacer finished at Fri Mar 15 15:12:34 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Local Congestion Optimization) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:12:35 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_packing.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_packing.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 28126
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/detail_placement/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 135
[I] [eplacer]   Instances = 2945
[I] [eplacer]   Nets = 3534
[I] [eplacer]   Intrinsic nets = 225, don't touch nets = 454
[I] [eplacer]   Properties/values = 54/5618
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer_detail.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:12:58 2019 1552651978
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:12:59 2019 1552651979
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] No custom procedures registered at stage packing
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 38.359001 (um)
[I] [eplacer] Temporary removed property don't touch of 454 nets
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 66 hecell LUTs to efa LUTs
[I] [eplacer]   Checking logical packing.
[I] [eplacer]     Initializing eCELL estimator
[I] [eplacer]       Creating eCELL state diagram
[I] [eplacer]       Created 7 LUT cell type groups
[I] [eplacer]       Making LUT cell types classification
[I] [eplacer]   Packing is legal for 2058 instances
[I] [eplacer]   Changed 252 instances.
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Checking semilogical packing.
[I] [eplacer]   Packing is legal for 2058 instances
[I] [eplacer] Restored property don't touch of 454 nets
[I] [eplacer] Average wire length: 38.359001 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] FINAL_PACKING_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 15:13:01 2019 1552651981
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Saving sdc file ar.for_optimization.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_optimization/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_optimization/dn_clone_guide.tcl
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Initializing own timing graph: vertexes = 15188 (end points = 33), net adges = 6035, instance edges = 13011
[I] [eplacer] Initializing own timing graph: tags = 420 (used = 12), vertex events = 19958, vertex event edges = 68964 (unique = 68964, data_check = 0, invalid = 0)
[I] [eplacer] Initializing own timing graph: SIDs = 2164, SODs = 66 (+ invalid = 0)
[I] [eplacer] Creating the ecell congestion map
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Creating the ecell lattice
[I] [eplacer]   Determining the ecell states
[I] [eplacer] Removing dummy nets and instances
[I] [eplacer]   Dummy nets and instances are not found
[I] [eplacer] Detecting equivalent cells
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer] Constant removal
[I] [eplacer]   Found 0 logical instances connected to constant nets
[I] [eplacer]     Nothing to remove
[I] [eplacer] Netlist timing optimization
[I] [eplacer]   Worst Slack   Total Slack     End Points  Progress
[I] [eplacer]   37.3285 ns    0.00 ns         0           (initial)
[I] [eplacer]   Total run time: 0.030 sec
[I] [eplacer] Testing the congestion map
[I] [eplacer] Clearing the congestion map
[I] [eplacer] FINAL_OPTIMIZATION_RUNTIME 1 seconds
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Detected 0 sites with potential DRC, fixed 0, max/avg shift 0.00/0.00
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2555 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.22um, y = 17.96um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       14   0.1% 100.0%       17   0.2% 100.0%       13   0.1% 100.0%
[I] [eplacer]   20    10426  99.9%  99.9%    10423  99.8%  99.8%    10427  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer]  Removed dont_touch from 1 dft ring nets
[I] [eplacer] Pruning clock macros
[I] [eplacer]   0 clock macros removed
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=10, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2556 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.048613
[I] [eplacer] Vertical   edges length 1  WL 0.601 :: max congestion 0.30: [0.30]= 2  [0.25]=19  [0.20]=18  [0.15]=23  [0.10]=27  [0.05]=16  
[I] [eplacer] Horizontal edges length 1  WL 0.399 :: max congestion 0.30: [0.30]= 1  [0.25]= 8  [0.20]=19  [0.15]=17  [0.10]=15  [0.05]=31  
[I] [eplacer] 
[I] [eplacer] Stored global trees for 1587 nets, routed 2556 nets.
[I] [eplacer] Detecting clock nets
[I] [eplacer] Set criticality for 1 nets
[I] [eplacer] Set miller factor for 80 nets
[I] [eplacer] Worst Slack:   37.33 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       7708, reg =          0, log =       7708
[I] [eplacer]   Less  37.43: reg+log =   6.123508, reg =       -nan, log =   6.123508
[I] [eplacer]   Less  37.53: reg+log =  12.078361, reg =       -nan, log =  12.078361
[I] [eplacer]   Less  37.63: reg+log =  20.108976, reg =       -nan, log =  20.108976
[I] [eplacer]   Less  37.73: reg+log =  30.773222, reg =       -nan, log =  30.773222
[I] [eplacer]   Less  37.83: reg+log =  41.411518, reg =       -nan, log =  41.411518
[I] [eplacer]   Less  37.93: reg+log =  51.660614, reg =       -nan, log =  51.660614
[I] [eplacer]   Less  38.03: reg+log =  60.806953, reg =       -nan, log =  60.806953
[I] [eplacer]   Less  38.13: reg+log =  68.993256, reg =       -nan, log =  68.993256
[I] [eplacer]   Less  38.23: reg+log =  75.467049, reg =       -nan, log =  75.467049
[I] [eplacer]   Less  38.33: reg+log =  80.747276, reg =       -nan, log =  80.747276
[I] [eplacer]   Less  38.43: reg+log =  85.119354, reg =       -nan, log =  85.119354
[I] [eplacer]   Less  38.53: reg+log =  88.764915, reg =       -nan, log =  88.764915
[I] [eplacer]   Less  38.63: reg+log =  91.865593, reg =       -nan, log =  91.865593
[I] [eplacer]   Less  38.73: reg+log =  94.343536, reg =       -nan, log =  94.343536
[I] [eplacer]   Less  38.83: reg+log =  95.978203, reg =       -nan, log =  95.978203
[I] [eplacer]   Less  38.93: reg+log =  97.573944, reg =       -nan, log =  97.573944
[I] [eplacer]   Less  39.03: reg+log =  98.482094, reg =       -nan, log =  98.482094
[I] [eplacer]   Less  39.13: reg+log =  99.156723, reg =       -nan, log =  99.156723
[I] [eplacer]   Less  39.23: reg+log =  99.468079, reg =       -nan, log =  99.468079
[I] [eplacer]   Less  39.33: reg+log =  99.675659, reg =       -nan, log =  99.675659
[I] [eplacer]   Less  39.43: reg+log =  99.792419, reg =       -nan, log =  99.792419
[I] [eplacer]   Less  39.53: reg+log =  99.844322, reg =       -nan, log =  99.844322
[I] [eplacer]   Less  39.63: reg+log =  99.896210, reg =       -nan, log =  99.896210
[I] [eplacer]   Less  39.73: reg+log =  99.961075, reg =       -nan, log =  99.961075
[I] [eplacer] ******************************
[I] [eplacer] Extracting timing violators by clock in eplacer_violators_by_clock.rpt
[I] [eplacer] Printing report of 1000 longest nets to eplacer_longest_nets.rpt
[I] [eplacer] Temporary removed property don't touch of 453 nets
[I] [eplacer] Removing dummy output nets
[I] [eplacer] Connecting unused ecell inputs to ground
[I] [eplacer] Restored property don't touch of 453 nets
[I] [eplacer] Printing area report to file eplacer_area.rpt
[I] [eplacer] Saving snapshot ../snapshots/ar/placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/placement/dn_clone_guide.tcl
[I] [eplacer] Writing floorplan to text file regions.txt
[I] [eplacer] Saving sdc file ar.eplacer.sdc
[I] [eplacer] Saving verilog file ar.vo
[I] [eplacer] Dumping defparams to ar.eplacer.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 15:13:04 2019 1552651984
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:18
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:18
[I] [eplacer] Elapsed time:   0:00:29
[I] [eplacer] eplacer finished at Fri Mar 15 15:13:04 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Packing finished
[I] Project saved
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ss125
[O] [run_final_reports.sh] elog engine is used
[O] [run_final_reports.sh] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:13:04 2019
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_ss_final.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/gen_ss_reports.tcl
[O] [run_final_reports.sh] User:    dmitriev
[O] [run_final_reports.sh] Host:    mos018
[O] [run_final_reports.sh] Process: 28297
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] Checking out EPLACER license ...
[O] [run_final_reports.sh] elog engine is used
[O] [run_final_reports.sh] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:13:04 2019
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_ssw_final.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/gen_ssw_reports.tcl
[O] [run_final_reports.sh] User:    dmitriev
[O] [run_final_reports.sh] Host:    mos018
[O] [run_final_reports.sh] Process: 28298
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] Checking out EPLACER license ...
[O] [run_final_reports.sh] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[O] [run_final_reports.sh] Setting device name = n3xst150f
[O] [run_final_reports.sh] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[O] [run_final_reports.sh] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[O] [run_final_reports.sh] Setting device name = n3xst150f
[O] [run_final_reports.sh] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[O] [run_final_reports.sh] PSTA Copyright (c) 2018, Parallax Software, Inc.
[O] [run_final_reports.sh] All rights reserved.
[O] [run_final_reports.sh] This program comes with ABSOLUTELY NO WARRANTY.
[O] [run_final_reports.sh] PSTA Copyright (c) 2018, Parallax Software, Inc.
[O] [run_final_reports.sh] All rights reserved.
[O] [run_final_reports.sh] This program comes with ABSOLUTELY NO WARRANTY.
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[O] [run_final_reports.sh] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[O] [run_final_reports.sh] Reading snapshot ../snapshots/ar/placement/layout.rdb
[O] [run_final_reports.sh] Reading technology libraries
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[O] [run_final_reports.sh] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ss125c.appdb for default corner
[O] [run_final_reports.sh] Reading snapshot ../snapshots/ar/placement/layout.rdb
[O] [run_final_reports.sh] Reading technology libraries
[O] [run_final_reports.sh]   Modules = 2236, sites = 2236, properties/values = 24/4866
[O] [run_final_reports.sh]   Analyzing port list from liberty models
[O] [run_final_reports.sh]     Found 544 internal ports
[O] [run_final_reports.sh] Reading design
[O] [run_final_reports.sh]   Name = ar
[O] [run_final_reports.sh]   Outline = (0, 0) - (3772260, 4413560)
[O] [run_final_reports.sh]   Ports = 135
[O] [run_final_reports.sh]   Instances = 2945
[O] [run_final_reports.sh]   Nets = 3534
[O] [run_final_reports.sh]   Intrinsic nets = 225, don't touch nets = 453
[O] [run_final_reports.sh]   Properties/values = 58/7286
[O] [run_final_reports.sh]   Floorplan regions = 1
[O] [run_final_reports.sh]   Floorplan clusters = 1
[O] [run_final_reports.sh] Initializing delay engine netlist interface
[O] [run_final_reports.sh] Initializing timing engine netlist structures
[O] [run_final_reports.sh] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer.sdc
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh]   Modules = 2236, sites = 2236, properties/values = 24/4866
[O] [run_final_reports.sh]   Analyzing port list from liberty models
[O] [run_final_reports.sh]     Found 544 internal ports
[O] [run_final_reports.sh] Reading design
[O] [run_final_reports.sh]   Name = ar
[O] [run_final_reports.sh]   Outline = (0, 0) - (3772260, 4413560)
[O] [run_final_reports.sh]   Ports = 135
[O] [run_final_reports.sh] Number of detected clocks 1
[O] [run_final_reports.sh]   Instances = 2945
[O] [run_final_reports.sh] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[O] [run_final_reports.sh] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[O] [run_final_reports.sh] Setting register legalization data = register_legalization.data
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:13:27 2019 1552652007
[O] [run_final_reports.sh] Memory used: 0.69 Gb
[O] [run_final_reports.sh] Initializing RDB placement data
[O] [run_final_reports.sh] Clocks extracted from the netlist
[O] [run_final_reports.sh]   core outline (0,0) - (3772260,4413560)
[O] [run_final_reports.sh] Loading file general_rpt_types.txt (version 26457)
[O] [run_final_reports.sh]   Nets = 3534
[O] [run_final_reports.sh]   Intrinsic nets = 225, don't touch nets = 453
[O] [run_final_reports.sh]   Properties/values = 58/7286
[O] [run_final_reports.sh]   Floorplan regions = 1
[O] [run_final_reports.sh]   Floorplan clusters = 1
[O] [run_final_reports.sh] Initializing delay engine netlist interface
[O] [run_final_reports.sh] Initializing timing engine netlist structures
[O] [run_final_reports.sh] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer.sdc
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Number of detected clocks 1
[O] [run_final_reports.sh] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[O] [run_final_reports.sh] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_semi.ecell
[O] [run_final_reports.sh] Setting register legalization data = register_legalization.data
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:13:28 2019 1552652008
[O] [run_final_reports.sh] Memory used: 0.69 Gb
[O] [run_final_reports.sh] Initializing RDB placement data
[O] [run_final_reports.sh] Clocks extracted from the netlist
[O] [run_final_reports.sh]   core outline (0,0) - (3772260,4413560)
[O] [run_final_reports.sh] Loading file general_rpt_types.txt (version 26457)
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:13:28 2019 1552652008
[O] [run_final_reports.sh] Memory used: 0.77 Gb
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Saving timing report to eplacer_timing.rpt
[O] [run_final_reports.sh] Initializing router
[O] [run_final_reports.sh]  Used new hie steiner 
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:13:28 2019 1552652008
[O] [run_final_reports.sh] Memory used: 0.77 Gb
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Saving timing report to eplacer_ssw_timing.rpt
[O] [run_final_reports.sh] Initializing router
[O] [run_final_reports.sh]  Used new hie steiner 
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_verbose.rpt
[O] [run_final_reports.sh] Setting all clocks propagated, clock OCV = 0.050000
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators.rpt
[O] [run_final_reports.sh] Saving timing report to eplacer_timing_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_verbose.rpt
[O] [run_final_reports.sh] Setting all clocks propagated, clock OCV = 0.050000
[O] [run_final_reports.sh] Saving timing report to eplacer_ssw_timing_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_verbose_propagated.rpt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:13:29 2019 1552652009
[O] [run_final_reports.sh] Memory used: 0.82 Gb
[O] [run_final_reports.sh] Checking in EPLACER license ...
[O] [run_final_reports.sh]    User time:   0:00:14
[O] [run_final_reports.sh]  System time:   0:00:00
[O] [run_final_reports.sh]   Total time:   0:00:14
[O] [run_final_reports.sh] Elapsed time:   0:00:25
[O] [run_final_reports.sh] eplacer finished at Fri Mar 15 15:13:29 2019
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_verbose_propagated.rpt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:13:29 2019 1552652009
[O] [run_final_reports.sh] Memory used: 0.82 Gb
[O] [run_final_reports.sh] Checking in EPLACER license ...
[O] [run_final_reports.sh]    User time:   0:00:14
[O] [run_final_reports.sh]  System time:   0:00:00
[O] [run_final_reports.sh]   Total time:   0:00:14
[O] [run_final_reports.sh] Elapsed time:   0:00:25
[O] [run_final_reports.sh] eplacer finished at Fri Mar 15 15:13:29 2019
[I] [run_final_reports.sh] exit code: 0
[I] [run_final_reports.sh] num errors detected: 0, suppressed: 0, ignored: 0
[I] Generate final reports finished
[I] Start DFT Ring Insertion
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:13:29 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/dftring.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/dftring.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/placement/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 135
[I] [ephysresynthesis]   Instances = 2945
[I] [ephysresynthesis]   Nets = 3534
[I] [ephysresynthesis]   Intrinsic nets = 225, don't touch nets = 453
[I] [ephysresynthesis]   Properties/values = 58/7286
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading DFT ring config file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_dft_ring.txt
[I] [ephysresynthesis]   Instances = 293, pins = 36387, inv blocks = 1203, planarboxes = 1349, segments = 1353
[I] [ephysresynthesis] Detected 7 NW_top, 7 NW_bottom and 4 IO motif edt modules
[I] [ephysresynthesis] Reading dft ring external connections from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_dft_conn.txt
[I] [ephysresynthesis]   Read 2327 connections of 8 external instances
[I] [ephysresynthesis]   Detected 1 mgio instances, 1 CBGD instances
[I] [ephysresynthesis] Detecting unpowered ckgens:
[I] [ephysresynthesis] Detected 0 unpowered ckgens
[I] [ephysresynthesis] Detected 20 left/right clock macro modules
[I] [ephysresynthesis] Default PLL source for clock CLK_AHB_I is IW0/CK0_W_T_ACCLK0_O
[I] [ephysresynthesis] Default PLL source for clock CLK_NW_I is IW0/CK0_W_T_ACCLK1_O
[I] [ephysresynthesis] Reading pin mapping file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap.
[I] [ephysresynthesis]   Reading module n3xstcornertl_1_wrap port name mapping from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/../commondata/config_macros/n3xstcornertl_1_wrap.txt
[I] [ephysresynthesis]     Read 305 pairs
[I] [ephysresynthesis]   Reading module n3xstcornergd_1_wrap port name mapping from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/../commondata/config_macros/n3xstcornergd_1_wrap.txt
[I] [ephysresynthesis]     Read 117 pairs
[I] [ephysresynthesis]   Read 96 test IOs
[I] [ephysresynthesis] Assigning 1 mgio instances to 2 mgio_edt instances
[I] [ephysresynthesis]   Max displacement = 86880
[I] [ephysresynthesis]   Total displacement = 86880
[I] [ephysresynthesis]   Instance Q0N (M16GP_GF28HPP_04_GF) is assigned to tedmg4 (n3xs_mgio_1to35_edt), displacement = 86880
[I] [ephysresynthesis] Assigning 1 mgio instances to 2 mgio_dft instances
[I] [ephysresynthesis]   Max displacement = 116300
[I] [ephysresynthesis]   Total displacement = 116300
[I] [ephysresynthesis]   Instance Q0N (M16GP_GF28HPP_04_GF) is assigned to tmgdf3 (mgio_dft), displacement = 116300
[I] [ephysresynthesis] Using one core edt per each NW_top and NW_bottom
[I] [ephysresynthesis]   Number of used core edt is 16
[I] [ephysresynthesis] Assigning 23 scan channels to 23 scan channel test IOs
[I] [ephysresynthesis]   Total length = 91472808
[I] [ephysresynthesis]   Channel tednw (n3xs_nw_1to66_edt) is assigned to 1-th test IOs (IW0/NG03W_T_YP[1] / IW0/NG02W_T_AP[0]), length = 4392115
[I] [ephysresynthesis]   Channel tedio0 (n3xs_eiomotif_1to60_edt) is assigned to 0-th test IOs (IW0/NG03W_T_YP[2] / IW0/NG03W_T_AP[5]), length = 5949107
[I] [ephysresynthesis]   Channel bedio0 (n3xs_eiomotif_1to60_edt) is assigned to 3-th test IOs (IW0/NG04W_T_YP[1] / IW0/NG04W_T_AP[2]), length = 1894712
[I] [ephysresynthesis]   Channel tedc0 (n3xs_core_1to28_edt) is assigned to 7-th test IOs (IW0/NG03W_T_YP[0] / IW0/NG04W_T_AP[8]), length = 6718222
[I] [ephysresynthesis]   Channel bedc0 (n3xs_core_1to28_edt) is assigned to 20-th test IOs (IW0/NG04W_T_YP[5] / IW0/NG04W_T_AP[0]), length = 2439310
[I] [ephysresynthesis]   Channel tedc1 (n3xs_core_1to56_edt) is assigned to 4-th test IOs (IW1/HV00E_T_YP[5] / IW1/AL00E_T_AP[0]), length = 5191633
[I] [ephysresynthesis]   Channel bedc1 (n3xs_core_1to56_edt) is assigned to 21-th test IOs (IW0/NG04W_T_YP[6] / IW0/NG04W_T_AP[3]), length = 2999467
[I] [ephysresynthesis]   Channel tedc2 (n3xs_core_1to56_edt) is assigned to 9-th test IOs (IW1/HV00E_T_YP[1] / IW1/HV01E_T_AP[4]), length = 5183482
[I] [ephysresynthesis]   Channel bedc2 (n3xs_core_1to56_edt) is assigned to 22-th test IOs (IW0/NG04W_T_YP[7] / IW0/NG04W_T_AP[4]), length = 3605490
[I] [ephysresynthesis]   Channel tedc3 (n3xs_core_1to56_edt) is assigned to 10-th test IOs (IW1/HV00E_T_YP[3] / IW1/HV01E_T_AP[6]), length = 4765198
[I] [ephysresynthesis]   Channel bedc3 (n3xs_core_1to56_edt) is assigned to 19-th test IOs (IW1/NG03E_T_YP[7] / IW1/NG02E_T_AP[5]), length = 5013175
[I] [ephysresynthesis]   Channel tedmg4 (n3xs_mgio_1to35_edt) is assigned to 6-th test IOs (IW1/HV00E_T_YP[4] / IW1/HV01E_T_AP[8]), length = 4455361
[I] [ephysresynthesis]   Channel tedc4 (n3xs_core_1to56_edt) is assigned to 12-th test IOs (IW1/HV00E_T_YP[2] / IW1/HV01E_T_AP[5]), length = 4376244
[I] [ephysresynthesis]   Channel bedc4 (n3xs_core_1to56_edt) is assigned to 15-th test IOs (IW1/NG03E_T_YP[2] / IW1/NG03E_T_AP[6]), length = 3898172
[I] [ephysresynthesis]   Channel tedc5 (n3xs_core_1to56_edt) is assigned to 13-th test IOs (IW1/HV00E_T_YP[6] / IW1/HV01E_T_AP[7]), length = 4045116
[I] [ephysresynthesis]   Channel bedc5 (n3xs_core_1to56_edt) is assigned to 18-th test IOs (IW1/NG03E_T_YP[1] / IW1/NG03E_T_AP[8]), length = 3521102
[I] [ephysresynthesis]   Channel tedc6 (n3xs_core_1to56_edt) is assigned to 14-th test IOs (IW1/HV00E_T_YP[7] / IW1/HV01E_T_AP[2]), length = 3966113
[I] [ephysresynthesis]   Channel bedc6 (n3xs_core_1to56_edt) is assigned to 16-th test IOs (IW1/NG03E_T_YP[4] / IW1/NG03E_T_AP[5]), length = 3149401
[I] [ephysresynthesis]   Channel tedc7 (n3xs_core_1to28_edt) is assigned to 8-th test IOs (IW1/HV00E_T_YP[8] / IW1/HV01E_T_AP[3]), length = 3541927
[I] [ephysresynthesis]   Channel bedc7 (n3xs_core_1to28_edt) is assigned to 17-th test IOs (IW1/NG03E_T_YP[0] / IW1/NG02E_T_AP[4]), length = 3021114
[I] [ephysresynthesis]   Channel tedio1 (n3xs_eiomotif_1to60_edt) is assigned to 11-th test IOs (IW1/HV00E_T_YP[0] / IW1/AL00E_T_AP[1]), length = 2014995
[I] [ephysresynthesis]   Channel bedio1 (n3xs_eiomotif_1to60_edt) is assigned to 5-th test IOs (IW1/NG03E_T_YP[3] / IW1/NG02E_T_AP[6]), length = 2544218
[I] [ephysresynthesis]   Channel CBTL (n3xstcornertl) is assigned to 2-th test IOs (IW0/NG03W_T_YP[3] / IW0/NG03W_T_AP[6]), length = 4787134
[I] [ephysresynthesis] Assigning 4 pll mons (left = 2, right = 2) to 4 pll mon test IOs (left = 2, right = 2)
[I] [ephysresynthesis]   Total length = 562622
[I] [ephysresynthesis]   Pll mon (IW1/CK0_E_T_PLLMON0 / IW1/CK0_E_T_PLLMON1) is assigned to 3-th test IOs (IW1/NG00E_T_AP[8] / IW1/NG00E_T_AP[7]), length = 124810
[I] [ephysresynthesis]   Pll mon (IW1/CK1_E_T_PLLMON0 / IW1/CK1_E_T_PLLMON1) is assigned to 2-th test IOs (IW1/NG02E_T_AP[8] / IW1/NG02E_T_AP[7]), length = 124810
[I] [ephysresynthesis]   Pll mon (IW0/CK1_W_T_PLLMON0 / IW0/CK1_W_T_PLLMON1) is assigned to 0-th test IOs (IW0/NG03W_T_AP[8] / IW0/NG03W_T_AP[7]), length = 122213
[I] [ephysresynthesis]   Pll mon (IW0/CK0_W_T_PLLMON0 / IW0/CK0_W_T_PLLMON1) is assigned to 1-th test IOs (IW0/NG01W_T_AP[8] / IW0/NG02W_T_AP[8]), length = 190789
[I] [ephysresynthesis] Assigning 1 CBGD instances to 3 NW_general instances
[I] [ephysresynthesis]   Total length = 373433
[I] [ephysresynthesis]   CBGD instance CBTR is assigned to 2-th NW_general instance tnw14, length = 373433
[I] [ephysresynthesis] Assigning cb_buf instances
[I] [ephysresynthesis]   tcbb7 (cb_buf) -> Q0N (M16GP_GF28HPP_04_GF)  CBTR (n3xstcornergd)  
[I] [ephysresynthesis]   bcbb7 (cb_buf) -> 
[I] [ephysresynthesis] Assigning subbank scan chains
[I] [ephysresynthesis]   Sub scan chain 0 (IW1/AL00E_T_NWI IW1/AL00E_T_BSCSO 69) at 196400 is assigned to instance rnw16 (NW_rep) at 303305, distance = 106905
[I] [ephysresynthesis]   Sub scan chain 1 (IW1/HV00E_T_NWI IW1/HV00E_T_BSCSO 273) at 219080 is assigned to instance rnw16 (NW_rep) at 303305, distance = 84225
[I] [ephysresynthesis]   Sub scan chain 2 (IW1/HV01E_T_NWI IW1/HV01E_T_BSCSO 273) at 1017733 is assigned to instance rnw12 (NW_rep) at 945305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 3 (IW1/NG00E_T_NWI IW1/NG00E_T_BSCSO 294) at 1049623 is assigned to instance rnw12 (NW_rep) at 945305, distance = 104318
[I] [ephysresynthesis]   Sub scan chain 4 (IW1/CK0_E_T_OCCSI IW1/CK0_E_T_OCCSO 171) at 1514380 is assigned to instance rnw8 (NW_rep) at 1587305, distance = 72925
[I] [ephysresynthesis]   Sub scan chain 5 (IW1/NG01E_T_NWI IW1/NG01E_T_BSCSO 294) at 1980733 is assigned to instance rnw6 (NW_rep) at 1908305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 6 (IW1/NG02E_T_NWI IW1/NG02E_T_BSCSO 294) at 2012623 is assigned to instance rnw6 (NW_rep) at 1908305, distance = 104318
[I] [ephysresynthesis]   Sub scan chain 7 (IW1/CK1_E_T_OCCSI IW1/CK1_E_T_OCCSO 171) at 2477380 is assigned to instance rnw2 (NW_rep) at 2550305, distance = 72925
[I] [ephysresynthesis]   Sub scan chain 8 (IW1/NG03E_T_NWI IW1/NG03E_T_BSCSO 294) at 2943733 is assigned to instance rnw0 (NW_rep) at 2871305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 9 (IW0/NG04W_T_NWI IW0/NG04W_T_BSCSO 294) at 6657226 is assigned to instance lnw1 (NW_rep) at 6873909, distance = 216683
[I] [ephysresynthesis]   Sub scan chain 10 (IW0/CK1_W_T_OCCSI IW0/CK1_W_T_OCCSO 171) at 7121784 is assigned to instance lnw3 (NW_rep) at 7194909, distance = 73125
[I] [ephysresynthesis]   Sub scan chain 11 (IW0/NG03W_T_NWI IW0/NG03W_T_BSCSO 294) at 7588337 is assigned to instance lnw5 (NW_rep) at 7515909, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 12 (IW0/NG02W_T_NWI IW0/NG02W_T_BSCSO 294) at 7620226 is assigned to instance lnw5 (NW_rep) at 7515909, distance = 104317
[I] [ephysresynthesis]   Sub scan chain 13 (IW0/CK0_W_T_OCCSI IW0/CK0_W_T_OCCSO 171) at 8084784 is assigned to instance lnw9 (NW_rep) at 8157909, distance = 73125
[I] [ephysresynthesis]   Sub scan chain 14 (IW0/NG01W_T_NWI IW0/NG01W_T_BSCSO 294) at 8551337 is assigned to instance lnw11 (NW_rep) at 8478909, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 15 (IW0/NG00W_T_NWI IW0/NG00W_T_BSCSO 294) at 8583226 is assigned to instance lnw11 (NW_rep) at 8478909, distance = 104317
[I] [ephysresynthesis]   Sub scan chain 16 (IW0/HV00W_T_NWI IW0/HV00W_T_BSCSO 273) at 9382295 is assigned to instance lnw17 (NW_rep_nw) at 9441226, distance = 58931
[I] [ephysresynthesis]   Sub scan chain 17 (IW0/AL00W_T_NWI IW0/AL00W_T_BSCSO 69) at 9403437 is assigned to instance lnw17 (NW_rep_nw) at 9441226, distance = 37789
[I] [ephysresynthesis]   Sub scan chain 3 (IW1/NG00E_T_NWI IW1/NG00E_T_BSCSO 294) at is assigned to line 51 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 5 (IW1/NG01E_T_NWI IW1/NG01E_T_BSCSO 294) at is assigned to line 52 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 6 (IW1/NG02E_T_NWI IW1/NG02E_T_BSCSO 294) at is assigned to line 53 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 8 (IW1/NG03E_T_NWI IW1/NG03E_T_BSCSO 294) at is assigned to line 54 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 9 (IW0/NG04W_T_NWI IW0/NG04W_T_BSCSO 294) at is assigned to line 55 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 11 (IW0/NG03W_T_NWI IW0/NG03W_T_BSCSO 294) at is assigned to line 56 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 12 (IW0/NG02W_T_NWI IW0/NG02W_T_BSCSO 294) at is assigned to line 57 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 14 (IW0/NG01W_T_NWI IW0/NG01W_T_BSCSO 294) at is assigned to line 58 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 15 (IW0/NG00W_T_NWI IW0/NG00W_T_BSCSO 294) at is assigned to line 59 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 1 (IW1/HV00E_T_NWI IW1/HV00E_T_BSCSO 273) at is assigned to line 60 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 2 (IW1/HV01E_T_NWI IW1/HV01E_T_BSCSO 273) at is assigned to line 61 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 16 (IW0/HV00W_T_NWI IW0/HV00W_T_BSCSO 273) at is assigned to line 62 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 4 (IW1/CK0_E_T_OCCSI IW1/CK0_E_T_OCCSO 171) at is assigned to line 63 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 7 (IW1/CK1_E_T_OCCSI IW1/CK1_E_T_OCCSO 171) at is assigned to line 64 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 10 (IW0/CK1_W_T_OCCSI IW0/CK1_W_T_OCCSO 171) at is assigned to line 65 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 13 (IW0/CK0_W_T_OCCSI IW0/CK0_W_T_OCCSO 171) at is assigned to line 0 (length = 172)
[I] [ephysresynthesis]   Sub scan chain 0 (IW1/AL00E_T_NWI IW1/AL00E_T_BSCSO 69) at is assigned to line 1 (length = 70)
[I] [ephysresynthesis]   Sub scan chain 17 (IW0/AL00W_T_NWI IW0/AL00W_T_BSCSO 69) at is assigned to line 2 (length = 70)
[I] [ephysresynthesis] Assigning 112 left IO OCC pins to 180 locations
[I] [ephysresynthesis]   Max displacement = 147386
[I] [ephysresynthesis]   Average displacement = 62945
[I] [ephysresynthesis] Assigning 2 left PLL OCC pins to 20 locations
[I] [ephysresynthesis]   Max displacement = 108327
[I] [ephysresynthesis]   Average displacement = 104443
[I] [ephysresynthesis] Assigning 112 right IO OCC pins to 180 locations
[I] [ephysresynthesis]   Max displacement = 148217
[I] [ephysresynthesis]   Average displacement = 62885
[I] [ephysresynthesis] Assigning 4 right PLL OCC pins to 20 locations
[I] [ephysresynthesis]   Max displacement = 107047
[I] [ephysresynthesis]   Average displacement = 105347
[I] [ephysresynthesis] Creating DFT ring instances
[I] [ephysresynthesis]   Created instance DFTR/lnw0_3 (NW_rep_buf) at the location (94100, 196990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw1_4 (NW_rep_buf) at the location (3678152, 380490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw1_5 (NW_rep) at the location (94100, 318990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw0_6 (NW_rep) at the location (3678152, 258490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw2_7 (NW_rep_buf) at the location (94100, 517990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw3_8 (NW_rep_buf) at the location (3678152, 701490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw3_9 (NW_rep) at the location (94100, 639990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw2_10 (NW_rep) at the location (3678152, 579490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw4_11 (NW_rep_buf) at the location (94100, 838990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw5_12 (NW_rep_buf) at the location (3678152, 1022490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw5_13 (NW_rep) at the location (94100, 960990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw4_14 (NW_rep) at the location (3678152, 900490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw6_15 (NW_rep_buf) at the location (94100, 1159990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw7_16 (NW_rep_buf) at the location (3678152, 1343490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw7_17 (NW_rep) at the location (94100, 1281990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw6_18 (NW_rep) at the location (3678152, 1221490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw8_19 (NW_rep_buf) at the location (94100, 1480990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw9_20 (NW_rep_buf) at the location (3678152, 1664490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw9_21 (NW_rep) at the location (94100, 1602990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw8_22 (NW_rep) at the location (3678152, 1542490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw10_23 (NW_rep_buf) at the location (94100, 1801990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw11_24 (NW_rep_buf) at the location (3678152, 1985490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw11_25 (NW_rep) at the location (94100, 1923990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw10_26 (NW_rep) at the location (3678152, 1863490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw12_27 (NW_rep_buf) at the location (94100, 2122990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw13_28 (NW_rep_buf) at the location (3678152, 2306490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw13_29 (NW_rep) at the location (94100, 2244990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw12_30 (NW_rep) at the location (3678152, 2184490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw14_31 (NW_rep_buf) at the location (94100, 2443990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw15_32 (NW_rep_buf) at the location (3678152, 2627490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw15_33 (NW_rep) at the location (94100, 2565990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw14_34 (NW_rep) at the location (3678152, 2505490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw16_35 (NW_rep_buf) at the location (94100, 2764990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw17_36 (NW_rep_buf) at the location (3678152, 2948490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw17_37 (NW_rep_nw) at the location (94100, 2886990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw16_38 (NW_rep) at the location (3678152, 2826490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/tnw0_39 (NW_scan) at the location (178813, 3034560) R0
[I] [ephysresynthesis]   Created instance DFTR/tednw_40 (n3xs_nw_1to66_edt) at the location (249813, 3034560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw0_41 (NW_general) at the location (294313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw1_42 (NW_addr) at the location (465313, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw1_43 (NW_rep_hor) at the location (520313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw2_44 (NW_rep_hor) at the location (711313, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw2_45 (NW_rep_hor) at the location (761313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tedio0_46 (n3xs_eiomotif_1to60_edt) at the location (865803, 3042560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedio0_47 (n3xs_eiomotif_1to60_edt) at the location (865803, 102920) R0_F
[I] [ephysresynthesis]   Created instance DFTR/tnw3_48 (NW_rep_hor) at the location (1054998, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw3_49 (NW_rep_sw1) at the location (1104998, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tcbb0_50 (cb_buf) at the location (1119780, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc0_51 (n3xs_core_1to28_edt) at the location (1154248, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc0_52 (n3xs_core_1to28_edt) at the location (1151280, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw4_53 (NW_top) at the location (1198530, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw4_54 (NW_bottom1) at the location (1316530, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tcbb1_55 (cb_buf) at the location (1329312, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc1_56 (n3xs_core_1to56_edt) at the location (1363780, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc1_57 (n3xs_core_1to56_edt) at the location (1360812, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw5_58 (NW_top) at the location (1408062, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw5_59 (NW_bottom1) at the location (1526062, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne2_60 (mgio_ne) at the location (1538844, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc2_61 (n3xs_core_1to56_edt) at the location (1573312, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc2_62 (n3xs_core_1to56_edt) at the location (1570344, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne2_63 (mgio_ne) at the location (1604812, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw6_64 (NW_top) at the location (1617594, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw6_65 (NW_bottom1) at the location (1735594, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgdf3_66 (mgio_dft) at the location (1748376, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc3_67 (n3xs_core_1to56_edt) at the location (1782844, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc3_68 (n3xs_core_1to56_edt) at the location (1779876, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgdf3_69 (mgio_dft) at the location (1814344, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw7_70 (NW_top) at the location (1827126, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw7_71 (NW_bottom1) at the location (1945126, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tedmg4_72 (n3xs_mgio_1to35_edt) at the location (1957908, 3022560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc4_73 (n3xs_core_1to56_edt) at the location (1992376, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc4_74 (n3xs_core_1to56_edt) at the location (1989408, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw8_75 (NW_top) at the location (2036658, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw8_76 (NW_bottom1) at the location (2154658, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne5_77 (mgio_ne) at the location (2167440, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc5_78 (n3xs_core_1to56_edt) at the location (2201908, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc5_79 (n3xs_core_1to56_edt) at the location (2198940, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne5_80 (mgio_ne) at the location (2233408, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw9_81 (NW_top) at the location (2246190, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw9_82 (NW_bottom1) at the location (2364190, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne6_83 (mgio_ne) at the location (2376972, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc6_84 (n3xs_core_1to56_edt) at the location (2411440, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc6_85 (n3xs_core_1to56_edt) at the location (2408472, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne6_86 (mgio_ne) at the location (2442940, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw10_87 (NW_top) at the location (2455722, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw10_88 (NW_bottom1) at the location (2573722, 113120) R180
[I] [ephysresynthesis]   Netlist contains instance Q0N_unused_cb_buf (cb_buf) at the location of instance DFTR/tcbb7
[I] [ephysresynthesis]   Created instance DFTR/tedc7_89 (n3xs_core_1to28_edt) at the location (2620972, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc7_90 (n3xs_core_1to28_edt) at the location (2618004, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bcbb7_91 (cb_buf) at the location (2652472, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw11_92 (NW_rep_hor) at the location (2667254, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw11_93 (NW_rep_sm1) at the location (2717254, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tedio1_94 (n3xs_eiomotif_1to60_edt) at the location (2906449, 3042560) R180_F
[I] [ephysresynthesis]   Created instance DFTR/bedio1_95 (n3xs_eiomotif_1to60_edt) at the location (2906449, 102920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw12_96 (NW_rep_hor) at the location (3010939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw12_97 (NW_rep_hor) at the location (3045939, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw13_98 (NW_rep_hor) at the location (3251939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw13_99 (NW_general) at the location (3325589, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw14_100 (NW_general) at the location (3477939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw14_101 (NW_rep_se) at the location (3542939, 100920) R180
[I] [ephysresynthesis]   User netlist contains 0 clock IOs and 0 PLLs for OCC configuration
[I] [ephysresynthesis]   User netlist clock pads: 
[I] [ephysresynthesis] Writing not buffered nets to file DftRingConn.txt
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[0] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[1] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[2] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[3] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[4] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[5] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[6] (cb_buf) to DFTR_VDD_1 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[7] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[8] (cb_buf) to DFTR_VDD_1 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[9] (cb_buf) to DFTR_VDD_1 by default
[I] [ephysresynthesis]   Core edt: <-> tedc0 (n3xs_core_1to28_edt) <-> tnw4 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw4 (NW_top) <-> tedc1 (n3xs_core_1to56_edt) <-> tnw5 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw5 (NW_top) <-> tedc2 (n3xs_core_1to56_edt) <-> tnw6 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw6 (NW_top) <-> tedc3 (n3xs_core_1to56_edt) <-> tnw7 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw7 (NW_top) <-> tedc4 (n3xs_core_1to56_edt) <-> tnw8 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw8 (NW_top) <-> tedc5 (n3xs_core_1to56_edt) <-> tnw9 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw9 (NW_top) <-> tedc6 (n3xs_core_1to56_edt) <-> tnw10 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw10 (NW_top) <-> tedc7 (n3xs_core_1to28_edt) <->
[I] [ephysresynthesis]   Core edt: <-> bedc7 (n3xs_core_1to28_edt) <-> bnw10 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw10 (NW_bottom1) <-> bedc6 (n3xs_core_1to56_edt) <-> bnw9 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw9 (NW_bottom1) <-> bedc5 (n3xs_core_1to56_edt) <-> bnw8 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw8 (NW_bottom1) <-> bedc4 (n3xs_core_1to56_edt) <-> bnw7 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw7 (NW_bottom1) <-> bedc3 (n3xs_core_1to56_edt) <-> bnw6 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw6 (NW_bottom1) <-> bedc2 (n3xs_core_1to56_edt) <-> bnw5 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw5 (NW_bottom1) <-> bedc1 (n3xs_core_1to56_edt) <-> bnw4 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw4 (NW_bottom1) <-> bedc0 (n3xs_core_1to28_edt) <->
[I] [ephysresynthesis] Assigning test and edt clocks
[I] [ephysresynthesis]   Clock macro for test/edt clock root = lckm9 (eclkdft_wrap)
[I] [ephysresynthesis]   Assigning test clock
[I] [ephysresynthesis]     Drivers = 46, receivers = 56
[I] [ephysresynthesis]     Max fanout = 5, max distance to receiver = 160508
[I] [ephysresynthesis]   Assigning edt clock
[I] [ephysresynthesis]     Drivers = 46, receivers = 169
[I] [ephysresynthesis]     Max fanout = 7, max distance to receiver = 170110
[I] [ephysresynthesis] Reading not buffered nets from file DftRingConn.txt
[I] [ephysresynthesis]   Read 3681 not buffered nets (3681 signal ones), total pin number = 8427
[I] [ephysresynthesis] Routing not buffered nets: 3728 paths, 210 routing tracks
[I] [ephysresynthesis] Buffering nets: 25 dffs, 4012 inverters
[I] [ephysresynthesis] Making tie offs
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN2[8] (M16GP_GF28HPP_04_GF/SCANDILN2[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN0[8] (M16GP_GF28HPP_04_GF/SCANDILN0[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN1[8] (M16GP_GF28HPP_04_GF/SCANDILN1[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN3[8] (M16GP_GF28HPP_04_GF/SCANDILN3[8])
[I] [ephysresynthesis]   Tie off pin DFTR/bnw0_41/FROM_GEN_INTERRUPT (NW_general)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_MGIO_TAP_OVERRIDE (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPINSTSEL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPRESETL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPSHIFTDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPCAPTUREDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPUPDATEDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TCK (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPTDI (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TCKCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_SCANREFCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_PLLLOCKED (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[4] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[5] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[6] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/TAPTDO (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_MGIO_TAP_OVERRIDE (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPINSTSEL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPRESETL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPSHIFTDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPCAPTUREDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPUPDATEDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TCK (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPTDI (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TCKCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_SCANREFCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_PLLLOCKED (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[4] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[5] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[6] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw13_99/FROM_GEN_INTERRUPT (NW_general)
[I] [ephysresynthesis] Configuring OCC
[I] [ephysresynthesis]   Configuring left side
[I] [ephysresynthesis]     Attempt with involving unused only ckgens, unused only OCC outputs, just one IO per one ckgen
[I] [ephysresynthesis]       Clock IOs = 0, available ck gen pins = 2
[I] [ephysresynthesis]   Configuring right side
[I] [ephysresynthesis]     Attempt with involving unused only ckgens, unused only OCC outputs, just one IO per one ckgen
[I] [ephysresynthesis]       Clock IOs = 0, available ck gen pins = 4
[I] [ephysresynthesis] Dumping reports
[I] [ephysresynthesis]   Dumping network STA settings to file network_sta_settings.tcl
[I] [ephysresynthesis]   Dumping test pin assignment to file test_pin_assignment.csv
[I] [ephysresynthesis]   Dumping scan edt assignment to file scan_edt_assignment.csv
[I] [ephysresynthesis]   Dumping mgio dft assignment to file mgio_dft_assignment.csv
[I] [ephysresynthesis]   Dumping pll monitor assignment to file pll_monitor_assignment.csv
[I] [ephysresynthesis]   Dumping pll occ assignment to file pll_occ_assignment.csv
[I] [ephysresynthesis]   Dumping ne chain to file ne_chain.csv
[I] [ephysresynthesis]   Dumping jtag/bsc chain to file jtag_chain.csv
[I] [ephysresynthesis] Saving verilog file ar.dftring.v
[I] [ephysresynthesis] Saving def file ar.dftring.def
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/dftring/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:13:32 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Clock Tree Insertion
[I] [econfig] *********************************************************************
[I] [econfig] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] [econfig] Econfig command options            :  --logFile device_mapping.log --createOaDb --placedDesign /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def --placedVerilog /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v --userLibName UserDesign --userDesignName ar --userViewName placement --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --cornerType n3xstcornertl_1_wrap --cornergdType n3xstcornergd_1_wrap --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task embed_clk_and_rtbuf_mnbuf_packing --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --ibis_map /home/dmitriev/lastperf/nextreme-2/data_n3xs/ibis/config/ibis_map.csv --jtag off --jtag_power 3.3 --jtag_tdo_strength 08 --por off --ntsd off --ntsd_east off --padLess --popt --pnc 10000 --userCode 10000 --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] [econfig] Create user design oa              : 1
[I] [econfig] Placed design                      : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def
[I] [econfig] Placed verilog                     : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v
[I] [econfig] User design name                   : ar
[I] [econfig] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work
[I] [econfig] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work
[I] [econfig] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [econfig] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] [econfig] Device name                        : n3xst150f
[I] [econfig] Device type                        : full
[I] [econfig] User device name                   : N3XST150
[I] [econfig] Package name                       : FC150
[I] [econfig] Task needs to be done              : embed_clk_and_rtbuf_mnbuf_packing
[I] [econfig] Pad less design                    : true
[I] [econfig] Ntsd(west) option                  : off
[I] [econfig] Ntsd(east) option                  : off
[I] [econfig] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] [econfig] Power optimized config             : Yes
[I] [econfig] *********************************************************************
[I] [econfig] Found multi chip pintable
[I] [econfig] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] [econfig] Unclassified P/G class for pin VCC_TR, created new class
[I] [econfig] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] [econfig] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] [econfig] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] [econfig] Unclassified P/G class for pin VPP_TR, created new class
[I] [econfig] *******************************************************************************
[I] [econfig] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] [econfig] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] [econfig] *******************************************************************************
[I] [econfig] Reading def netlist file </home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def>.
[O] [econfig] *****************************************************************************
[O] [econfig] Tool:		verilog2oa          22.50.047
[O] [econfig] *****************************************************************************
[O] [econfig] Running: verilog2oa -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -DMSystem oaDMFileSys -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/UserDesign -overwrite -refLibs "techlib" -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v" -top ar -view placement -viewType maskLayout -defparams
[O] [econfig] Started: Fri Mar 15 15:13:33 2019 (Hostname: mos018.ru.easic.com)
[W] [econfig] (OAVLG-40065): /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v(28160) : The width of the terminal "OUT_T_STATDATA[20:0]" does not match the width of the net "DFTR_NET_9358". Some bits were left unconnected. Correct the width of the net or terminal.
[O] [econfig] Finished:	verilog2oa
[O] [econfig] Time elapsed:	1.36 seconds
[O] [econfig] CPU Time:	0.59073 seconds
[O] [econfig] System Time:	0.039048 seconds
[O] [econfig] Peak VM:	8249344 bytes
[O] [econfig] Messages:	0 errors, 1 warning
[O] [econfig] *****************************************************************************
[O] [econfig] Tool:		def2oa              22.50.047
[O] [econfig] *****************************************************************************
[O] [econfig] Running: def2oa -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -DMSystem oaDMFileSys -refLibs "techlib" -dataModel 4 -def "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def" -cell ar -view placement
[O] [econfig] Started: Fri Mar 15 15:13:34 2019 (Hostname: mos018.ru.easic.com)
[O] [econfig] Finished:	def2oa
[O] [econfig] Time elapsed:	0.62 seconds
[O] [econfig] CPU Time:	0.361807 seconds
[O] [econfig] System Time:	0.048972 seconds
[O] [econfig] Peak VM:	12075008 bytes
[O] [econfig] Messages:	0 errors, 0 warnings
[I] [econfig] Done
[I] [econfig] Loading oa design.
[I] [econfig] Done
[I] [econfig] Check dcdl types
[I] [econfig] Check clock inverters types
[I] [econfig] Do IO pads flattening
[I] [econfig] Create flat site map
[I] [econfig] Done for 0 io pads
[I] [econfig] Remapping dcdl types
[I] [econfig] Done remapping 0 dcdl types
[I] [econfig] Doing macro eco operation on user design
[I] [econfig]   device revision name is 'd'
[I] [econfig] Done
[I] [econfig] Creating physical device DB
[I] [econfig] Create hierarchy site map
[I] [econfig] Doing placement check.
[I] [econfig] Done
[I] [econfig] Populating chip hier structure
[I] [econfig] Done
[I] [econfig] Doing io configuration
[I] [econfig] Done
[I] [econfig] Do DFT ring connections
[I] [econfig]   Create instance CBTL with type n3xstcornertl_1_wrap
[I] [econfig]   Connect instance CBTL type n3xstcornertl_1_wrap pin IOB2_T18_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_6
[I] [econfig]   Create instance \IW0/HV00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/AL00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm9CMT\/CBB\/CBN0_0_84 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T3
[I] [econfig]   Create instance \IW1/HV01E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm6CMT\/CBB\/CBN0_0_1178 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW1/NG01E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm3CMT\/CBB\/CBN0_0_1199 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG02E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG03W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG02W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm3CMT\/CBB\/CBN0_0_43 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG01W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm6CMT\/CBB\/CBN0_0_22 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/CK1_W/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/CK0_W/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW1/CK0_E/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/CK1_E/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Connect instance DFTR\/rckm9CMT\/CBB\/CBN0_0_1157 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/AL00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW1/HV00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/rckm4CMT\/CBB\/CBN0_0_1192 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/rckm1CMT\/CBB\/CBN0_0_1213 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG03E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm0CMT\/CBB\/CBN0_0_1220 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm1CMT\/CBB\/CBN0_0_1234 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm1CMT\/CBB\/CBN0_0_71 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1CMT\/CBB\/CBN0_0_57 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/lckm4CMT\/CBB\/CBN0_0_36 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/tlckm1CMT\/CBB\/CBN0_0_91 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm1CMT\/CBB\/CBN0_0_1150 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T2
[I] [econfig]   Create instance CBTR with type n3xstcornergd_1_wrap
[I] [econfig]   Connect instance CBTR type n3xstcornergd_1_wrap pin IOB0_T18_7
[I] [econfig]   Connect instance DFTR\/lckm9CMB\/CBB\/CBN0_0_1 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T1
[I] [econfig]   Connect instance DFTR\/rckm8CMT\/CBB\/CBN0_0_1164 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7CMT\/CBB\/CBN0_0_1171 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5CMT\/CBB\/CBN0_0_1185 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2CMT\/CBB\/CBN0_0_1206 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm2CMT\/CBB\/CBN0_0_1227 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance HS1\/CI0IOCMB\/SCBR\/SCB_1137 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance C\/B2\/CM0BCMB\/SCBR\/SCB_557 type scconbr pin TO_CLKT
[I] [econfig]   Connect instance HS0\/CI0IOCMB\/SCBR\/SCB_191 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance DFTR\/blckm2CMT\/CBB\/CBN0_0_78 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG04W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm0CMT\/CBB\/CBN0_0_64 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2CMT\/CBB\/CBN0_0_50 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5CMT\/CBB\/CBN0_0_29 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7CMT\/CBB\/CBN0_0_15 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8CMT\/CBB\/CBN0_0_8 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/tlckm2CMT\/CBB\/CBN0_0_98 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance HS0\/CI9IOCMT\/SCBR\/SCB_107 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance C\/B2\/CM9BCMT\/SCBR\/SCB_447 type scconbr pin TO_CLKT
[I] [econfig]   Connect instance HS1\/CI9IOCMT\/SCBR\/SCB_1053 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance DFTR\/trckm2CMT\/CBB\/CBN0_0_1143 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG04W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG03W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG02W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG01W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG00W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/HV00W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/AL00W/ITBUSBUF0  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[7]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSENTX
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSENRX
[I] [econfig]   Create instance \IW1/AL00E/ITBUSBUF0  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/HV00E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/HV01E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG00E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG01E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG02E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG03E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Connect instance DFTR\/tlckm2CMT\/CBB\/CBN0_1_1253 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm1CMT\/CBB\/CBN0_1_1540 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm2CMT\/CBB\/CBN0_1_1533 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm2CMT\/CBB\/CBN0_1_1466 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm1CMT\/CBB\/CBN0_1_1459 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm2CMT\/CBB\/CBN0_1_1317 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm9CMT\/CBB\/CBN0_1_1331 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance edt_clk_leaf_C\/B1\/CM0BCMT\/CIB\/CTI0_0\/CKI_1486 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B0\/CM0BCMT\/CIB\/CTI0_0\/CKI_1478 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_clock
[I] [econfig]   Connect instance DFTR\/tlckm1CMT\/CBB\/CBN0_1_1246 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm1CMT\/CBB\/CBN0_1_1324 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm8CMT\/CBB\/CBN0_1_1338 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7CMT\/CBB\/CBN0_1_1345 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm6CMT\/CBB\/CBN0_1_1352 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5CMT\/CBB\/CBN0_1_1359 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm4CMT\/CBB\/CBN0_1_1366 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm3CMT\/CBB\/CBN0_1_1373 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2CMT\/CBB\/CBN0_1_1380 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm1CMT\/CBB\/CBN0_1_1387 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm0CMT\/CBB\/CBN0_1_1452 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1CMT\/CBB\/CBN0_1_1445 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2CMT\/CBB\/CBN0_1_1438 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm3CMT\/CBB\/CBN0_1_1431 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm4CMT\/CBB\/CBN0_1_1424 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5CMT\/CBB\/CBN0_1_1417 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm6CMT\/CBB\/CBN0_1_1410 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7CMT\/CBB\/CBN0_1_1403 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8CMT\/CBB\/CBN0_1_1396 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance edt_clk_leaf_HS1\/CI0IOCMT\/CIB\/CTI0_0\/CKI_1525 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B6\/CM0BCMT\/CIB\/CTI0_0\/CKI_1517 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B5\/CM0BCMT\/CIB\/CTI0_0\/CKI_1512 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B2\/CM0BCMT\/CIB\/CTI0_0\/CKI_1491 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS0\/CI9IOCMT\/CIB\/CTI0_0\/CKI_1257 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B0\/CM9BCMT\/CIB\/CTI0_0\/CKI_1265 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B1\/CM9BCMT\/CIB\/CTI0_0\/CKI_1270 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B4\/CM9BCMT\/CIB\/CTI0_0\/CKI_1291 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B5\/CM9BCMT\/CIB\/CTI0_0\/CKI_1296 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B6\/CM9BCMT\/CIB\/CTI0_0\/CKI_1304 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS0\/CI0IOCMT\/CIB\/CTI0_0\/CKI_1473 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B3\/CM9BCMT\/CIB\/CTI0_0\/CKI_1283 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS1\/CI9IOCMT\/CIB\/CTI0_0\/CKI_1309 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T0
[I] [econfig]   Create instance \IW0/AL00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance DFTR\/lckm9CMB\/CBB\/CBN0_1_1238 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance edt_clk_leaf_C\/B4\/CM0BCMT\/CIB\/CTI0_0\/CKI_1504 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B3\/CM0BCMT\/CIB\/CTI0_0\/CKI_1499 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B2\/CM9BCMT\/CIB\/CTI0_0\/CKI_1278 type eclkinv1_on pin O_Z
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[0]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[5]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[7]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX0
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN0
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANMODE
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TTYPE[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TTYPE[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANREFCLK
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TCK
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPRESETL
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPCAPTUREDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPSHIFTDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPUPDATEDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPINSTSEL
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPTDI
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPTDO
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP1
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX1
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[0]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[5]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[7]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX3
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN3
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP3
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN3
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP3
[I] [econfig]   Instance Q0N_unused type M16GP_GF28HPP_04_GF pin IDDQ already connected to net DFTR_NET_2348
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_6
[I] [econfig]   Create instance \HS0/SCB17/SE  with type scbufcri
[I] [econfig]   Connect instance HS0\/SCB17\/SE type scbufcri pin I_IN
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANEN
[I] [econfig]   Create instance \HS1/SCB17/SE  with type scbufcri
[I] [econfig]   Connect instance HS1\/SCB17\/SE type scbufcri pin I_IN
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_7
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin ACMODE
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITCLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T10_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_6
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/AL00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/AL00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_channels_in
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_channels_out
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T12_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH0  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH0 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH0  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH0 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH2  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH2 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH2  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH2 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH1  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH1 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH1  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH1 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH3  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH3 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH3  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH3 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH1  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH1 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/AL00E/GLOBBUFH2  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW1\/AL00E\/GLOBBUFH2 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH0  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH0 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_0
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH3  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH3 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_1
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH4  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH4 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_0
[I] [econfig]   Create instance \IW1/AL00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/AL00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_5
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_reset
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_update
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_low_power_shift_en
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_bypass
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_1
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_7
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_5
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_3
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_6
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_3
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_7
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_4
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_2
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_6
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[1]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[2]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[3]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[4]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[5]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[7]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[8]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[9]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[10]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[11]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[12]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_4
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_5
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_1
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_6
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_7
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_3
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T5
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T6
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_1
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_6
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_7
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_5
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_2
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_6
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_1
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_6
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_6
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_1
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_7
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_2
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_3
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_1
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[0]
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T11_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_5
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T12_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_6
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_3_14377 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_2_14378 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_1_14379 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_0_14380 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_3_14381 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_2_14382 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_1_14383 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_0_14384 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_3_14385 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_2_14386 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_1_14387 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_0_14388 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN1_3_14389 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN1_2_14390 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_3_14391 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_2_14392 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_1_14393 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_0_14394 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_3_14395 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_2_14396 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_1_14397 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_0_14398 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_3_14399 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_2_14400 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_1_14401 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_0_14402 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN1_3_14403 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN1_2_14404 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_3_14405 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_2_14406 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_1_14407 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_0_14408 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_3_14409 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_2_14410 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_1_14411 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_0_14412 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_3_14413 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_2_14414 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_1_14415 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_0_14416 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_3_14417 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_2_14418 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_1_14419 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_0_14420 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_3_14421 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_2_14422 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_1_14423 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_0_14424 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN1_3_14425 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN1_2_14426 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_3_14427 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_2_14428 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_1_14429 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_0_14430 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_3_14431 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_2_14432 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_1_14433 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_0_14434 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_3_14435 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_2_14436 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_1_14437 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_0_14438 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN1_3_14439 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN1_2_14440 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_3_14441 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_2_14442 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_1_14443 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_0_14444 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_3_14445 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_2_14446 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_1_14447 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_0_14448 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_3_14449 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_2_14450 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_1_14451 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_0_14452 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_3_14453 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_2_14454 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_1_14455 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_0_14456 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_3_14457 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_2_14458 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_1_14459 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_0_14460 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN1_3_14461 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN1_2_14462 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_3_14463 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_2_14464 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_1_14465 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_0_14466 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_3_14467 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_2_14468 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_1_14469 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_0_14470 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_3_14471 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_2_14472 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_1_14473 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_0_14474 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN1_3_14475 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN1_2_14476 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_3_14477 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_2_14478 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_1_14479 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_0_14480 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_3_14481 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_2_14482 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_1_14483 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_3_14484 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_2_14485 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_1_14486 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_0_14487 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN1_3_14488 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN0_3_14489 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN0_2_14490 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_3_14491 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_2_14492 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_1_14493 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_0_14494 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_3_14495 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_2_14496 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_1_14497 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_0_14498 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_3_14499 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_2_14500 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_1_14501 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_0_14502 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN1_3_14503 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN1_2_14504 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_3_14505 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_2_14506 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_1_14507 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_0_14508 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_3_14509 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_2_14510 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_1_14511 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_0_14512 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_3_14513 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_2_14514 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_1_14515 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_0_14516 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN1_3_14517 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN1_2_14518 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_3_14519 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_2_14520 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_1_14521 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_0_14522 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_3_14523 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_2_14524 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_1_14525 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_0_14526 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_3_14527 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_2_14528 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_1_14529 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_0_14530 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_3_14531 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_2_14532 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_1_14533 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_0_14534 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_3_14535 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_2_14536 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_1_14537 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_0_14538 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN1_3_14539 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN1_2_14540 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_3_14541 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_2_14542 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_1_14543 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_0_14544 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_3_14545 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_2_14546 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_1_14547 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_0_14548 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_3_14549 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_2_14550 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_1_14551 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_0_14552 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN1_3_14553 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN1_2_14554 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_3_14555 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_2_14556 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_1_14557 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_0_14558 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_3_14559 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_2_14560 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_1_14561 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_0_14562 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_3_14563 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_2_14564 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_1_14565 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_0_14566 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_3_14567 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_2_14568 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_1_14569 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_0_14570 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_3_14571 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_2_14572 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_1_14573 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_0_14574 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN1_3_14575 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN1_2_14576 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_3_14577 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_2_14578 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_1_14579 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_0_14580 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_3_14581 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_2_14582 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_1_14583 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_0_14584 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_3_14585 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_2_14586 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_1_14587 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_0_14588 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN1_3_14589 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN1_2_14590 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_3_14591 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_2_14592 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_1_14593 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_0_14594 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_3_14595 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_2_14596 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_1_14597 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_3_14598 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_2_14599 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_1_14600 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_0_14601 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN1_3_14602 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN0_3_14603 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN0_2_14604 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN0_3_14605 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN0_2_14606 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_1
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[8]
[I] [econfig] Done for 2226/2226
[I] [econfig] Net EASIC_TIE1 not found in design
[I] [econfig] Add dummy nets to unconnected bits of busses
[I] [econfig]   Create instance term SCANDOLN3[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN1[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN0[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN2[8] for instance Q0N_unused
[I] [econfig]   4 dummy nets inserted in design ar
[I] [econfig] Done
[I] [econfig] Doing simple design rule checks.
[I] [econfig]   Check hanging ports
[W] [econfig] (60) User design port<Z[32]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[31]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[30]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[29]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[28]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[27]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[26]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[25]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[24]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[23]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[22]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[21]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[20]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[19]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[18]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[17]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[16]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[15]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[14]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[13]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[12]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[11]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[10]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[9]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[8]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[7]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[6]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[5]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[4]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[3]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[2]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[1]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[0]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[16]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[15]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[14]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[13]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[12]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[11]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[10]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[9]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[8]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[7]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[6]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[5]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[4]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[3]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[2]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[1]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[0]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A2[16]> is not connected to any pad instance.
[W] [econfig] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I] [econfig]   Check nets
[W] [econfig] (67) Design net has no routable sinks: Z[32].
[W] [econfig] (67) Design net has no routable sinks: Z[31].
[W] [econfig] (67) Design net has no routable sinks: Z[30].
[W] [econfig] (67) Design net has no routable sinks: Z[29].
[W] [econfig] (67) Design net has no routable sinks: Z[28].
[W] [econfig] (67) Design net has no routable sinks: Z[27].
[W] [econfig] (67) Design net has no routable sinks: Z[26].
[W] [econfig] (67) Design net has no routable sinks: Z[25].
[W] [econfig] (67) Design net has no routable sinks: Z[24].
[W] [econfig] (67) Design net has no routable sinks: Z[23].
[W] [econfig] (67) Design net has no routable sinks: Z[22].
[W] [econfig] (67) Design net has no routable sinks: Z[21].
[W] [econfig] (67) Design net has no routable sinks: Z[20].
[W] [econfig] (67) Design net has no routable sinks: Z[19].
[W] [econfig] (67) Design net has no routable sinks: Z[18].
[W] [econfig] (67) Design net has no routable sinks: Z[17].
[W] [econfig] (67) Design net has no routable sinks: Z[16].
[W] [econfig] (67) Design net has no routable sinks: Z[15].
[W] [econfig] (67) Design net has no routable sinks: Z[14].
[W] [econfig] (67) Design net has no routable sinks: Z[13].
[W] [econfig] (67) Design net has no routable sinks: Z[12].
[W] [econfig] (67) Design net has no routable sinks: Z[11].
[W] [econfig] (67) Design net has no routable sinks: Z[10].
[W] [econfig] (67) Design net has no routable sinks: Z[9].
[W] [econfig] (67) Design net has no routable sinks: Z[8].
[W] [econfig] (67) Design net has no routable sinks: Z[7].
[W] [econfig] (67) Design net has no routable sinks: Z[6].
[W] [econfig] (67) Design net has no routable sinks: Z[5].
[W] [econfig] (67) Design net has no routable sinks: Z[4].
[W] [econfig] (67) Design net has no routable sinks: Z[3].
[W] [econfig] (67) Design net has no routable sinks: Z[2].
[W] [econfig] (67) Design net has no routable sinks: Z[1].
[W] [econfig] (67) Design net has no routable sinks: Z[0].
[W] [econfig] (67) Design net has no routable sinks: DFTR_NET_102.
[W] [econfig] (67) Design net has no routable sinks: DFTR_NET_104.
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[19].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[18].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[17].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[16].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[15].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[14].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[13].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[12].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[11].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[10].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[9].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[8].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[7].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[6].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[5].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[4].
[W] [econfig] (18) Stopped printing messages for message id <67> due to exceed of limit.
[I] [econfig]   Check top port name unique
[I] [econfig]   Check MGIO top nets
[I] [econfig]   Done
[I] [econfig]   Check MGIOs IDDQ pin connection
[I] [econfig]     Create defparam UNUSED_QUAD for Q0N_unused
[I] [econfig]   Done
[I] [econfig]   Check unconnected instances
[I] [econfig]   Done for 0 instances
[I] [econfig]   Check routable nets
[I] [econfig]   Check instances
[I] [econfig]   Check combined pins
[I] [econfig]   Done for 0 instances
[I] [econfig]   Check MGIOs AREFENABLE pin connection
[I] [econfig]   Done
[I] [econfig] Done
[I] [econfig] Check VDDA/VSSA pins are bound out
[I] [econfig] Done for 0 instances
[I] [econfig] Check BRAM/REGFILE for clock gate path
[I] [econfig]   checked 0 instances
[I] [econfig] Done
[I] [econfig] Doing user intrinsic net connectivity check.
[I] [econfig] Done
[I] [econfig] Check temperature diodes pins for bounding out
[I] [econfig] Done for 0 diodes
[I] [econfig] Starting supply configuration.
[I] [econfig] Done
[I] [econfig] Doing void logic configuration.
[I] [econfig] Done
[I] [econfig] Doing all io drcs.
[I] [econfig]   check VCCIO in banks
[I] [econfig]   check VREF in banks
[I] [econfig]     done for 0/0 IOs
[I] [econfig]   check vreftune in banks
[I] [econfig]     checked 0/0 vref tune groups
[I] [econfig]   check COMP_UPD/COMP_EN
[I] [econfig]     checked 0/0 IO pads
[I] [econfig]   check ODTEN and odt configuration
[I] [econfig]     checked 0 configurations of 0 odt instances
[I] [econfig]   check edlygenddr4s
[I] [econfig]     checked 0/0 edlygenddr4s
[I] [econfig]   check 'uided/tided' bsch cells
[I] [econfig]   done
[I] [econfig]   check test pins for bounding out
[I] [econfig]   done for 96 top pins
[I] [econfig]   check dedicated test pins
[I] [econfig]   done
[I] [econfig]   check IO prohibited configurations for test pin sites
[I] [econfig]   done
[I] [econfig]   check WKE connections
[I] [econfig]   check top ports
[I] [econfig]   check LVDS output pads
[I] [econfig]     checked 0 top ports/0 LVDS pads
[I] [econfig]   check inout direction for IO
[I] [econfig] Done
[I] [econfig] Starting change masters
[I] [econfig] Done for 347 of 347 instances
[I] [econfig] Doing scan chain connections
[I] [econfig] Number of super motifs 72, motif 9 x 8
[I] [econfig] Number of IO super motifs 18, motif 9 x 2
[I] [econfig] Scan chain connections done
[I] [econfig] Configuring IDCODE and USERCODE ports of jtag controller.
[I] [econfig] Done
[I] [econfig] Check and fix DLL tieoff
[I] [econfig] Done
[I] [econfig] Add dummy clock macros in order to adjust wireload and to enable trim optimization
[W] [econfig] (605) User net 'Z[32]' has not physical counter part
[W] [econfig] (605) User net 'Z[31]' has not physical counter part
[W] [econfig] (605) User net 'Z[30]' has not physical counter part
[W] [econfig] (605) User net 'Z[29]' has not physical counter part
[W] [econfig] (605) User net 'Z[28]' has not physical counter part
[W] [econfig] (605) User net 'Z[27]' has not physical counter part
[W] [econfig] (605) User net 'Z[26]' has not physical counter part
[W] [econfig] (605) User net 'Z[25]' has not physical counter part
[W] [econfig] (605) User net 'Z[24]' has not physical counter part
[W] [econfig] (605) User net 'Z[23]' has not physical counter part
[W] [econfig] (605) User net 'Z[22]' has not physical counter part
[W] [econfig] (605) User net 'Z[21]' has not physical counter part
[W] [econfig] (605) User net 'Z[20]' has not physical counter part
[W] [econfig] (605) User net 'Z[19]' has not physical counter part
[W] [econfig] (605) User net 'Z[18]' has not physical counter part
[W] [econfig] (605) User net 'Z[17]' has not physical counter part
[W] [econfig] (605) User net 'Z[16]' has not physical counter part
[W] [econfig] (605) User net 'Z[15]' has not physical counter part
[W] [econfig] (605) User net 'Z[14]' has not physical counter part
[W] [econfig] (605) User net 'Z[13]' has not physical counter part
[W] [econfig] (605) User net 'Z[12]' has not physical counter part
[W] [econfig] (605) User net 'Z[11]' has not physical counter part
[W] [econfig] (605) User net 'Z[10]' has not physical counter part
[W] [econfig] (605) User net 'Z[9]' has not physical counter part
[W] [econfig] (605) User net 'Z[8]' has not physical counter part
[W] [econfig] (605) User net 'Z[7]' has not physical counter part
[W] [econfig] (605) User net 'Z[6]' has not physical counter part
[W] [econfig] (605) User net 'Z[5]' has not physical counter part
[W] [econfig] (605) User net 'Z[4]' has not physical counter part
[W] [econfig] (605) User net 'Z[3]' has not physical counter part
[W] [econfig] (605) User net 'Z[2]' has not physical counter part
[W] [econfig] (605) User net 'Z[1]' has not physical counter part
[W] [econfig] (605) User net 'Z[0]' has not physical counter part
[W] [econfig] (605) User net 'A1[16]' has not physical counter part
[W] [econfig] (605) User net 'A1[15]' has not physical counter part
[W] [econfig] (605) User net 'A1[14]' has not physical counter part
[W] [econfig] (605) User net 'A1[13]' has not physical counter part
[W] [econfig] (605) User net 'A1[12]' has not physical counter part
[W] [econfig] (605) User net 'A1[11]' has not physical counter part
[W] [econfig] (605) User net 'A1[10]' has not physical counter part
[W] [econfig] (605) User net 'A1[9]' has not physical counter part
[W] [econfig] (605) User net 'A1[8]' has not physical counter part
[W] [econfig] (605) User net 'A1[7]' has not physical counter part
[W] [econfig] (605) User net 'A1[6]' has not physical counter part
[W] [econfig] (605) User net 'A1[5]' has not physical counter part
[W] [econfig] (605) User net 'A1[4]' has not physical counter part
[W] [econfig] (605) User net 'A1[3]' has not physical counter part
[W] [econfig] (605) User net 'A1[2]' has not physical counter part
[W] [econfig] (605) User net 'A1[1]' has not physical counter part
[W] [econfig] (605) User net 'A1[0]' has not physical counter part
[W] [econfig] (605) User net 'A2[16]' has not physical counter part
[W] [econfig] (18) Stopped printing messages for message id <605> due to exceed of limit.
[I] [econfig]   add unused instances
[I] [econfig]     added 540 instances
[I] [econfig]   do not add unused BRAMs and BRIDGEs
[I] [econfig]   configure VDDL connections for used instances
[I] [econfig]   add unused instances by predefined list
[I] [econfig]   configure VDDL connections for unused instances
[I] [econfig]   add intrinsic tie-off connections
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP2: '::add_pin_constraints 0 Q0N_RXP2 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN2: '::add_pin_constraints 0 Q0N_RXN2 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP3: '::add_pin_constraints 0 Q0N_RXP3 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN3: '::add_pin_constraints 0 Q0N_RXN3 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN1: '::add_pin_constraints 0 Q0N_RXN1 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP1: '::add_pin_constraints 0 Q0N_RXP1 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/REFCLKN: '::add_pin_constraints 0 Q0N_REFCLKN -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/REFCLKP: '::add_pin_constraints 0 Q0N_REFCLKP -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP0: '::add_pin_constraints 0 Q0N_RXP0 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN0: '::add_pin_constraints 0 Q0N_RXN0 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RREF: '::add_pin_constraints 1 Q0N_RREF -module n3xst150f -revised'
[I] [econfig]   check tie-off
[W] [econfig] M16GP_GF28HPP_04_GF.ALTVREF0P850V (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.ALTVREF0P425V (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKRP (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKRN (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKLN (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKLP (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] por_globbufh_r2l.PORBUF_RIGHT_IO (IW0\/EW\/GLOBBUFH0) is not tied off neither in the user design nor on the device
[W] [econfig] 7 different types of undriven inputs found
[I] [econfig] Done
[I] [econfig] Doing net name configuration.
[I] [econfig] 12400 user nets will be renamed
[I] [econfig] Done
[I] [econfig] Doing void logic configuration.
[I] [econfig] Done
[I] [econfig]   check PLL defparams
[I] [econfig]   done
[I] [econfig] Generate BRAM usage reports
[I] [econfig] Generate scan nets file
[I] [econfig] Check design nets and instances name conflicts
[I] [econfig] done
[I] [econfig] Check device nets and instances name conflicts
[I] [econfig] done
[I] [econfig] Printing status of all drc checks
[I] [econfig] -----------------------------------------
[I] [econfig] | ID  | Check Type            | Status  |
[I] [econfig] -----------------------------------------
[I] [econfig] |  0  | Placement check       | PASS    |
[I] [econfig] |  1  | Simple drc check      | PASS    |
[I] [econfig] |  2  | Clock conn check      | NOT RUN |
[I] [econfig] |  3  | IO check              | PASS    |
[I] [econfig] |  4  | Memory check          | PASS    |
[I] [econfig] |  5  | Intrinsic conn check  | PASS    |
[I] [econfig] |  6  | Jtag IO config check  | NOT RUN |
[I] [econfig] |  7  | PNC number check      | NOT RUN |
[I] [econfig] |  8  | Corner block check    | NOT RUN |
[I] [econfig] |  9  | Edff name check       | NOT RUN |
[I] [econfig] -----------------------------------------
[I] [econfig] | 10  | All checks            | PASS    |
[I] [econfig] -----------------------------------------
[I] [econfig] Memory used : 0.7 Gb
[I] [econfig] Time Elapsed             : 19s
[I] [econfig] *
[I] [econfig] * Thank you for using eASIC design tools.
[I] [econfig] *
[I] [econfig] exit code: 0
[I] [econfig] num errors detected: 0, suppressed: 0, ignored: 0
[I] Device Mapping Insertion finished
[O] [oa2verilog] *****************************************************************************
[O] [oa2verilog] Tool:		oa2verilog          22.50.047
[O] [oa2verilog] *****************************************************************************
[O] [oa2verilog] Running: oa2verilog -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2verilog.device_mapping.log -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -cell ar -view physical -verilog /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/ar.clock_inserted.v -defparams
[O] [oa2verilog] Started: Fri Mar 15 15:13:52 2019 (Hostname: mos018.ru.easic.com)
[O] [oa2verilog] Finished:	oa2verilog
[O] [oa2verilog] Time elapsed:	1.15 seconds
[O] [oa2verilog] CPU Time:	1.12333 seconds
[O] [oa2verilog] System Time:	0.047928 seconds
[O] [oa2verilog] Peak VM:	10522624 bytes
[O] [oa2verilog] Messages:	0 errors, 0 warnings
[I] [oa2verilog] exit code: 0
[I] [oa2verilog] num errors detected: 0, suppressed: 0, ignored: 0
[I] Skip base spef generation for Ruby
[I] Start Detailed Router (filtered)
[O] [erouter] Using RC file from /home/dmitriev/augustine//augustine.rc
[O] [erouter] 
[O] [erouter] 
[O] [erouter] 		********** Augustine Version 12.dev ***********
[O] [erouter] 		Compiled on: Feb 28 2019 15:59:57
[O] [erouter] 		Change: $Change: 86872 $
[O] [erouter] 
[O] [erouter] 		Copyright 2010 (c) eASIC Corporation
[O] [erouter] 
[O] [erouter] 		Process id is 28508
[O] [erouter] Current time:
[O] [erouter] Fri Mar 15 15:13:53 2019
[O] [erouter] 
[O] [erouter] Current directory:
[O] [erouter] /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter
[O] [erouter] Command line:
[O] [erouter] /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/erouter -star -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/erouter.tcl 
[I] [erouter] DUMPPINSINDEF is set on for N3X Technology
[I] [erouter] Timer: Start: eRouter
[I] [erouter] Process priority: 0
[O] [erouter] erouter.tcl
[O] [erouter] erouter_args.tcl
[I] [erouter] >>> logging attach file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/erouter.log 
[O] [erouter] 
[O] [erouter] 
[O] [erouter] 		********** Augustine Version 12.dev ***********
[O] [erouter] 		Compiled on: Feb 28 2019 15:59:57
[O] [erouter] 		Change: $Change: 86872 $
[O] [erouter] 
[I] [erouter] 		********** Augustine Version 12.dev ***********
[I] [erouter] 		Compiled on: Feb 28 2019 15:59:57
[I] [erouter] 		Change: $Change: 86872 $
[I] [erouter] >>> database load --libdef=/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs --lib=UserDesign --cell=ar --view=physical --chip=n3xst150f 
[I] [erouter] Tech: name: 'techlib'; path: '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/techlib'; build time: 'Fri Jan  8 05:01:49 2016'
[I] [erouter] Lib: name: 'HierPhysicalDesign'; path: '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/PhysicalDesign'
[I] [erouter] Lib: name: 'egroup_tech'; path: '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/egroup_tech'
[I] [erouter] Lib: name: 'tech'; path: '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/tech'
[I] [erouter] Lib: name: 'base_solid_io'; path: '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/base_solid_io'
[I] [erouter] Lib: name: 'UserDesign'; path: '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/UserDesign'
[I] [erouter]       lib 'techlib'
[I] [erouter] Value of design property 'RDB_device' and option '--chip' agree: 'n3xst150f'
[I] [erouter] >>> fabric load --hierarchical --file=/home/dmitriev/lastperf/etools2/src/output/data_n3xs/erouter/data/n3xst150f.hgraph --skipCorunLoad 
[I] [erouter] Timer: Start: Load rtgraph
[I] [erouter] Hierarchical fabric DB
[I] [erouter] Number of fibers: 13491259
[I] [erouter] Model Version: n3xst150f__Nov__4_2016_06_35_51__6387591959575611659
[I] [erouter] Timer: Before Lef Macros
[I] [erouter] ************Before Lef Macros***********
[I] [erouter] Memory: RSS size:                         302,583,808 b (     288 MB)
[I] [erouter] Memory: in use by OA:                       9,851,313 b (       9 MB)
[I] [erouter] Populating 171 lef macros
[I] [erouter] Load coruns from cells
[I] [erouter] Populating component 0
[I] [erouter] Populating component 100000
[I] [erouter] Populating component 200000
[I] [erouter] Populating component 300000
[I] [erouter] Populating component 400000
[I] [erouter] Populating component 465682
[I] [erouter] Populating component 500000
[I] [erouter] 538353 out of 538353 component loaded from fabric-buffer
[I] [erouter] Timer (1): after component read : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:02)
[I] [erouter] Populating 13491259 fibers
[I] [erouter] Timer: Before FibMsg
[I] [erouter] ************Before FibMesg***********
[I] [erouter] Memory: RSS size:                         711,327,744 b (     678 MB)
[I] [erouter] Memory: in use by OA:                       8,374,993 b (       7 MB)
[I] [erouter] Total Adjacency of fibers 62982104
[I] [erouter] ************After adjacency***********
[I] [erouter] Memory: RSS size:                       1,361,674,240 b (   1,298 MB)
[I] [erouter] Memory: in use by OA:                       8,374,993 b (       7 MB)
[I] [erouter] Populating fiber 0
[I] [erouter] Populating fiber 10000000
[I] [erouter] Number fibers in egroups 12684976
[I] [erouter] Timer (1): End FibMsg : U(0:00:04): S(0:00:00): T(0:00:04) Elapsed(0:00:04)
[I] [erouter] 13491259 out of 0 Fibers Loaded, max fiber capacity is 16
[I] [erouter] Marked :0 as Medium Odd Fibers
[I] [erouter] MET_1: Number-Fibers: horz 87044, vert 617, Max-Len: horz 24168, vert 3733859
[I] [erouter] MET_2: Number-Fibers: horz 1740256, vert 3488516, Max-Len: horz 245994, vert 80994
[I] [erouter] MET_3: Number-Fibers: horz 3601587, vert 492297, Max-Len: horz 42787, vert 79370
[I] [erouter] MET_4: Number-Fibers: horz 841718, vert 1486171, Max-Len: horz 341899, vert 79390
[I] [erouter] MET_5: Number-Fibers: horz 1215222, vert 304297, Max-Len: horz 144300, vert 65530
[I] [erouter] MET_6: Number-Fibers: horz 20800, vert 153516, Max-Len: horz 118490, vert 319100
[I] [erouter] MET_7: Number-Fibers: horz 16696, vert 20758, Max-Len: horz 209391, vert 326995
[I] [erouter] MET_8: Number-Fibers: horz 11656, vert 10108, Max-Len: horz 366614, vert 319240
[I] [erouter] MET_9: Number-Fibers: horz 0, vert 0, Max-Len: horz 0, vert 0
[I] [erouter] MET_10: Number-Fibers: horz 0, vert 0, Max-Len: horz 0, vert 0
[I] [erouter] MET_11: Number-Fibers: horz 0, vert 0, Max-Len: horz 0, vert 0
[I] [erouter] Num fibers 13491259 == Sum num fibs per layer 13491259
[I] [erouter] Total adj Fibers 62982104
[I] [erouter] ************Before Internal Data Update***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                       8,374,993 b (       7 MB)
[I] [erouter] Timer: Update Internal
[I] [erouter] Timer (1): End Update Internal : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] Checking planar neighbors
[I] [erouter] Finished checking planar neighbors
[I] [erouter] There are 3411666 non-pin fibers with one neighbor
[I] [erouter] Timer (2): after populate FiberDB : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] ************Done***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                       8,374,993 b (       7 MB)
[I] [erouter] Pin fibers: multi track 0, single track 4415522, zero track 0
[I] [erouter] Timer (3): after report multi track pins : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] num removed PowerStrong 0
[I] [erouter] Number of changed capacity fibers 54864 number of efa sites 54864
[I] [erouter] DIAMAND DIAMAND DIAMAND DIAMAND DIAMAND
[I] [erouter] Timer: setUnroutableToInst
[I] [erouter] Timer (1): setUnroutableToInst : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] Timer: setRoutableProperty
[I] [erouter] setRoutableProperty
[I] [erouter] Timer (1): setRoutableProperty : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************loader.load_hier finished***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                       8,645,454 b (       8 MB)
[I] [erouter] Timer (1): End: Load rtgraph : U(0:00:07): S(0:00:00): T(0:00:07) Elapsed(0:00:08)
[I] [erouter] >>> rtenv set_int_var --var=NumThreads --val=2 
[I] [erouter] >>> rtenv set_str_var --var=HecellExtraBufferResources --val=/home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_semi.ecell 
[I] [erouter] >>> rtenv set_str_var --var=HecellMustJoinPins --val=/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/commondata/hecell_pin_join.dat 
[I] [erouter] >>> configure route --rtdb=/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/ar_logical.rtdb --rtoutfile=/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/filtered_netlist0.incr --padlessDesign --qorfile=/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/out/erouter.stats --logicalNetlist 
[I] [erouter] Timer: Starting router
[I] [erouter] Routing a N3XS design
[I] [erouter] Num Parallel Buf Removed :0
[I] [erouter] ************Before Creating Routing***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                       8,528,566 b (       8 MB)
[I] [erouter] ************Before saving Direct GND***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                       8,528,566 b (       8 MB)
[I] [erouter] RtWriterDirectGnd with must connect false
[I] [erouter] Timer: Start: Writing direct constant vias
[I] [erouter] Start Write Direct Constant Source Via
[I] [erouter] Number of constant nets: ground 794, power 18
[I] [erouter] Making direct connections for constant net number 0
[I] [erouter] Making direct connections for constant net number 100
[I] [erouter] Making direct connections for constant net number 200
[I] [erouter] Making direct connections for constant net number 300
[I] [erouter] Making direct connections for constant net number 400
[I] [erouter] Making direct connections for constant net number 500
[I] [erouter] Making direct connections for constant net number 600
[I] [erouter] Making direct connections for constant net number 700
[I] [erouter] Making direct connections for constant net number 800
[I] [erouter] Total Num constant terms WITH direct vias: Ground 1363, Power 91
[I] [erouter] Total Num constant terms WITHOUT direct vias: Ground 0, Power 0
[I] [erouter] Timer (1): End: Writing direct constant vias : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************After saving Direct GND***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                       9,880,124 b (       9 MB)
[I] [erouter] 0 created for power and ground
[I] [erouter] Loading Join pins file /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/commondata/hecell_pin_join.dat

[I] [erouter]  76 cells loaded 
[I] [erouter] 0 nets created on unconnected must-join output pins
[I] [erouter] ************Before Creating Routing Nets***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      12,695,389 b (      12 MB)
[I] [erouter] Found 11028 routable and 15374 unroutable nets
[I] [erouter] Found 11028 routable nets in the Design
[I] [erouter] Timer: Start: Tree array
[I] [erouter] Timer (1): End: Tree array : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] Timer: Start: Make Routing Nets
[I] [erouter] Creating routing net with padless ports: 'Z[0]'
[I] [erouter] Creating routing net with padless ports: 'Z[10]'
[I] [erouter] Creating routing net with padless ports: 'Z[11]'
[I] [erouter] Creating routing net with padless ports: 'Z[12]'
[I] [erouter] Creating routing net with padless ports: 'Z[13]'
[I] [erouter] Creating routing net with padless ports: 'Z[14]'
[I] [erouter] Creating routing net with padless ports: 'Z[15]'
[I] [erouter] Creating routing net with padless ports: 'Z[16]'
[I] [erouter] Creating routing net with padless ports: 'Z[17]'
[I] [erouter] Creating routing net with padless ports: 'Z[18]'
[I] [erouter] Creating routing net with padless ports: 'Z[19]'
[I] [erouter] Creating routing net with padless ports: 'Z[1]'
[I] [erouter] Creating routing net with padless ports: 'Z[20]'
[I] [erouter] Creating routing net with padless ports: 'Z[21]'
[I] [erouter] Creating routing net with padless ports: 'Z[22]'
[I] [erouter] Creating routing net with padless ports: 'Z[23]'
[I] [erouter] Creating routing net with padless ports: 'Z[24]'
[I] [erouter] Creating routing net with padless ports: 'Z[25]'
[I] [erouter] Creating routing net with padless ports: 'Z[26]'
[I] [erouter] Creating routing net with padless ports: 'Z[27]'
[I] [erouter] Creating routing net with padless ports: 'Z[28]'
[I] [erouter] Creating routing net with padless ports: 'Z[29]'
[I] [erouter] Creating routing net with padless ports: 'Z[2]'
[I] [erouter] Creating routing net with padless ports: 'Z[30]'
[I] [erouter] Creating routing net with padless ports: 'Z[31]'
[I] [erouter] Creating routing net with padless ports: 'Z[32]'
[I] [erouter] Creating routing net with padless ports: 'Z[3]'
[I] [erouter] Creating routing net with padless ports: 'Z[4]'
[I] [erouter] Creating routing net with padless ports: 'Z[5]'
[I] [erouter] Creating routing net with padless ports: 'Z[6]'
[I] [erouter] Creating routing net with padless ports: 'Z[7]'
[I] [erouter] Creating routing net with padless ports: 'Z[8]'
[I] [erouter] Creating routing net with padless ports: 'Z[9]'
[I] [erouter] Timer (1): End: Make Routing Nets : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] Number of created padless nets is 33
[I] [erouter] ************After Creating Routing Nets***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      11,742,032 b (      11 MB)
[O] [erouter] $Change: 86872 $ -- Compiled on Feb 28 2019 15:59:57
[O] [erouter] Process id is 28508
[I] [erouter] Created 11028 Routing Nets
[I] [erouter] $Change: 86872 $ -- Compiled on Feb 28 2019 15:59:57 (process id is 28508)
[I] [erouter] ************Before creating cost manager***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,637,040 b (      10 MB)
[I] [erouter] ************Begin Congestion constructor***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,637,040 b (      10 MB)
[I] [erouter] m_NumFibers 13491259 m_CongSize 9075737
[I] [erouter] Fiber router: Using standard congestion
[I] [erouter]  PrintLayoutReport: 15
[I] [erouter]  CongestionCostNewAlg: true
[I] [erouter]  CongestionPresentInitFactor:   1.5
[I] [erouter]  CongestionHistoryInitFactor:   1
[I] [erouter]  CongestionPresentUpdateFactor: 0.1
[I] [erouter]  CongestionHistoryUpdateFactor: 0
[I] [erouter]  History and present factors will be update as: PresentFactor += UpdateFactor
[I] [erouter] UseMillerFactor: true (with MillerFactorCriticalValue 200)
[I] [erouter] ************End Congestion constructor***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,637,040 b (      10 MB)
[I] [erouter] ************Begin CostMgr constructor***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,737,646 b (      10 MB)
[I] [erouter]  WaveExpandCostFactor 2.000000 
[I] [erouter]  ViaCost 1 
[I] [erouter] ************End CostMgr constructor***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,737,646 b (      10 MB)
[I] [erouter] ************After creating cost manager, before creating signal router***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,737,646 b (      10 MB)
[I] [erouter]  UseDedicatedFabricForScanNets = False
[I] [erouter] ************After creating signal router***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,737,646 b (      10 MB)
[I] [erouter]  NumberOfCongestionIterations 1 
[I] [erouter] ************After Creating Global, before doing global routing***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,737,646 b (      10 MB)
[I] [erouter] Start: Global Route
[I] [erouter] ************Before Grouting***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      10,737,646 b (      10 MB)
[I] [erouter] Timer: Start: Global Router
[I] [erouter] Number of RoutingTrees with same Src/Target Fibers: 0
[I] [erouter] Source and Destination are swapped for 0 supply/padless nets
[I] [erouter]  Total forbid 0 fibers
[I] [erouter] Timer: Start: MST
[I] [erouter] Timer (1): End: MST : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] Changing Pin Order based on ECO
[I] [erouter] No global routing file provided
[I] [erouter] Perform sanity check for the input design netlist ...
[I] [erouter] BBoxOfFibers (80276,40136)-(3691976,3176210)
[I] [erouter] BBoxOfEcells (1071055,130420)-(2701197,3015060)
[I] [erouter] Full BBox    (0,0)-(3772260,4413560)
[I] [erouter] Bram columns 14 Bram rows 9 
[I] [erouter] Using strict clock shielding
[I] [erouter] Routing total of 11028 RoutingTrees
[I] [erouter] Total 0 shielded nets
[I] [erouter] Not-routed nets are more or equal than 10%, congestion refinement will be performed
[I] [erouter] netWthGuides 0 netWithoutGuides 11028
[I] [erouter] millerValue 2.000000
[I] [erouter]  
[I] [erouter] Run iteration on 2 threads
[I] [erouter]  UseShiftWindows:  True
[I] [erouter] Timer: Start: Grouter Iteration
[I] [erouter] Routing in 6x5 windows on 2 threads
[I] [erouter] Number of congested fibers: 0
[I] [erouter] Routing Critical Nets
[I] [erouter] Routing Non-Critical Nets
[I] [erouter]  netsForWindows 9799 netsForShiftedWindows 999 netsForOther 135
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(0,4) 1 of 30. Nets to reroute 826 total trees 826
[I] [erouter] Window(0,2) 2 of 30. Nets to reroute 472 total trees 472
[I] [erouter] Window(2,4) 3 of 30. Nets to reroute 401 total trees 401
[I] [erouter] Window(2,0) 4 of 30. Nets to reroute 280 total trees 280
[I] [erouter] Window(4,4) 5 of 30. Nets to reroute 257 total trees 257
[I] [erouter] Window(4,0) 6 of 30. Nets to reroute 214 total trees 214
[I] [erouter] Window(0,0) 7 of 30. Nets to reroute 180 total trees 180
[I] [erouter] Window(4,2) 8 of 30. Nets to reroute 44 total trees 44
[I] [erouter] Window(2,2) 9 of 30. Nets to reroute 26 total trees 26
[I] [erouter] ************Started routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,566,232,576 b (   1,493 MB)
[I] [erouter] Memory: in use by OA:                      11,873,718 b (      11 MB)
[I] [erouter]  Window(0,2) 2 finished: routed 472 nets
[I] [erouter] Window 2 update data. Congested fibers 9
[I] [erouter]  Window(2,4) 3 finished: routed 401 nets
[I] [erouter] Window 3 update data. Congested fibers 9
[I] [erouter]  Window(0,4) 1 finished: routed 826 nets
[I] [erouter] Window 1 update data. Congested fibers 64
[I] [erouter]  Window(2,0) 4 finished: routed 280 nets
[I] [erouter] Window 4 update data. Congested fibers 64
[I] [erouter]  Window(4,4) 5 finished: routed 257 nets
[I] [erouter] Window 5 update data. Congested fibers 64
[I] [erouter]  Window(4,0) 6 finished: routed 214 nets
[I] [erouter] Window 6 update data. Congested fibers 64
[I] [erouter]  Window(0,0) 7 finished: routed 180 nets
[I] [erouter] Window 7 update data. Congested fibers 64
[I] [erouter]  Window(4,2) 8 finished: routed 44 nets
[I] [erouter] Window 8 update data. Congested fibers 64
[I] [erouter]  Window(2,2) 9 finished: routed 26 nets
[I] [erouter] Window 9 update data. Congested fibers 64
[I] [erouter] Timer (1): End: Threads pass : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,616,506,880 b (   1,541 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(5,4) 10 of 30. Nets to reroute 571 total trees 571
[I] [erouter] Window(3,4) 11 of 30. Nets to reroute 438 total trees 438
[I] [erouter] Window(5,2) 12 of 30. Nets to reroute 429 total trees 429
[I] [erouter] Window(1,4) 13 of 30. Nets to reroute 281 total trees 281
[I] [erouter] Window(3,0) 14 of 30. Nets to reroute 261 total trees 261
[I] [erouter] Window(1,0) 15 of 30. Nets to reroute 208 total trees 208
[I] [erouter] Window(5,0) 16 of 30. Nets to reroute 169 total trees 169
[I] [erouter] Window(1,2) 17 of 30. Nets to reroute 44 total trees 44
[I] [erouter] Window(3,2) 18 of 30. Nets to reroute 26 total trees 26
[I] [erouter] ************Started routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,616,506,880 b (   1,541 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(3,4) 11 finished: routed 438 nets
[I] [erouter] Window 11 update data. Congested fibers 70
[I] [erouter]  Window(5,4) 10 finished: routed 571 nets
[I] [erouter] Window 10 update data. Congested fibers 72
[I] [erouter]  Window(5,2) 12 finished: routed 429 nets
[I] [erouter] Window 12 update data. Congested fibers 72
[I] [erouter]  Window(1,4) 13 finished: routed 281 nets
[I] [erouter] Window 13 update data. Congested fibers 72
[I] [erouter]  Window(3,0) 14 finished: routed 261 nets
[I] [erouter] Window 14 update data. Congested fibers 72
[I] [erouter]  Window(1,0) 15 finished: routed 208 nets
[I] [erouter] Window 15 update data. Congested fibers 72
[I] [erouter]  Window(5,0) 16 finished: routed 169 nets
[I] [erouter] Window 16 update data. Congested fibers 72
[I] [erouter]  Window(1,2) 17 finished: routed 44 nets
[I] [erouter] Window 17 update data. Congested fibers 72
[I] [erouter]  Window(3,2) 18 finished: routed 26 nets
[I] [erouter] Window 18 update data. Congested fibers 72
[I] [erouter] Timer (1): End: Threads pass : U(0:00:02): S(0:00:00): T(0:00:02) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,618,874,368 b (   1,543 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(0,3) 19 of 30. Nets to reroute 566 total trees 566
[I] [erouter] Window(0,1) 20 of 30. Nets to reroute 429 total trees 429
[I] [erouter] Window(4,1) 21 of 30. Nets to reroute 40 total trees 40
[I] [erouter] Window(4,3) 22 of 30. Nets to reroute 40 total trees 40
[I] [erouter] Window(2,1) 23 of 30. Nets to reroute 22 total trees 22
[I] [erouter] Window(2,3) 24 of 30. Nets to reroute 22 total trees 22
[I] [erouter] ************Started routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,618,874,368 b (   1,543 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,1) 20 finished: routed 429 nets
[I] [erouter] Window 20 update data. Congested fibers 72
[I] [erouter]  Window(4,1) 21 finished: routed 40 nets
[I] [erouter] Window 21 update data. Congested fibers 72
[I] [erouter]  Window(0,3) 19 finished: routed 566 nets
[I] [erouter] Window 19 update data. Congested fibers 88
[I] [erouter]  Window(4,3) 22 finished: routed 40 nets
[I] [erouter] Window 22 update data. Congested fibers 88
[I] [erouter]  Window(2,1) 23 finished: routed 22 nets
[I] [erouter] Window 23 update data. Congested fibers 88
[I] [erouter]  Window(2,3) 24 finished: routed 22 nets
[I] [erouter] Window 24 update data. Congested fibers 88
[I] [erouter] Timer (1): End: Threads pass : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,672,892,416 b (   1,595 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(1,1) 25 of 30. Nets to reroute 2595 total trees 2595
[I] [erouter] Window(5,3) 26 of 30. Nets to reroute 450 total trees 450
[I] [erouter] Window(5,1) 27 of 30. Nets to reroute 424 total trees 424
[I] [erouter] Window(1,3) 28 of 30. Nets to reroute 40 total trees 40
[I] [erouter] Window(3,1) 29 of 30. Nets to reroute 22 total trees 22
[I] [erouter] Window(3,3) 30 of 30. Nets to reroute 22 total trees 22
[I] [erouter] ************Started routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,672,892,416 b (   1,595 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(5,3) 26 finished: routed 450 nets
[I] [erouter] Window 26 update data. Congested fibers 88
[I] [erouter]  Window(5,1) 27 finished: routed 424 nets
[I] [erouter] Window 27 update data. Congested fibers 90
[I] [erouter]  Window(1,3) 28 finished: routed 40 nets
[I] [erouter] Window 28 update data. Congested fibers 90
[I] [erouter]  Window(3,1) 29 finished: routed 22 nets
[I] [erouter] Window 29 update data. Congested fibers 90
[I] [erouter]  Window(3,3) 30 finished: routed 22 nets
[I] [erouter] Window 30 update data. Congested fibers 90
[I] [erouter]  Window(1,1) 25 finished: routed 2595 nets
[I] [erouter] Window 25 update data. Congested fibers 274
[I] [erouter] Timer (1): End: Threads pass : U(0:00:02): S(0:00:00): T(0:00:02) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,672,892,416 b (   1,595 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with non shifted window finished routed 9799 nets
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(0,0) 1 of 20. Nets to reroute 78 total trees 78
[I] [erouter] Shifted Window(0,2) 2 of 20. Nets to reroute 70 total trees 70
[I] [erouter] Shifted Window(4,0) 3 of 20. Nets to reroute 65 total trees 65
[I] [erouter] Shifted Window(4,2) 4 of 20. Nets to reroute 45 total trees 45
[I] [erouter] Shifted Window(2,0) 5 of 20. Nets to reroute 21 total trees 21
[I] [erouter] Shifted Window(2,2) 6 of 20. Nets to reroute 2 total trees 2
[I] [erouter] ************Started routing for 6 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,672,892,416 b (   1,595 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,0) 1 finished: routed 78 nets
[I] [erouter] Window 1 update data. Congested fibers 274
[I] [erouter]  Window(0,2) 2 finished: routed 70 nets
[I] [erouter] Window 2 update data. Congested fibers 278
[I] [erouter]  Window(4,2) 4 finished: routed 45 nets
[I] [erouter] Window 4 update data. Congested fibers 278
[I] [erouter]  Window(2,0) 5 finished: routed 21 nets
[I] [erouter] Window 5 update data. Congested fibers 278
[I] [erouter]  Window(4,0) 3 finished: routed 65 nets
[I] [erouter] Window 3 update data. Congested fibers 278
[I] [erouter]  Window(2,2) 6 finished: routed 2 nets
[I] [erouter] Window 6 update data. Congested fibers 278
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 6 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,672,892,416 b (   1,595 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(3,0) 7 of 20. Nets to reroute 24 total trees 24
[I] [erouter] Shifted Window(1,0) 8 of 20. Nets to reroute 23 total trees 23
[I] [erouter] Shifted Window(1,2) 9 of 20. Nets to reroute 2 total trees 2
[I] [erouter] Shifted Window(3,2) 10 of 20. Nets to reroute 2 total trees 2
[I] [erouter] ************Started routing for 4 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,672,892,416 b (   1,595 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(3,0) 7 finished: routed 24 nets
[I] [erouter]  Window(1,0) 8 finished: routed 23 nets
[I] [erouter] Window 7 update data. Congested fibers 278
[I] [erouter] Window 8 update data. Congested fibers 278
[I] [erouter]  Window(1,2) 9 finished: routed 2 nets
[I] [erouter] Window 9 update data. Congested fibers 278
[I] [erouter]  Window(3,2) 10 finished: routed 2 nets
[I] [erouter] Window 10 update data. Congested fibers 278
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 4 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,726,910,464 b (   1,646 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(0,3) 11 of 20. Nets to reroute 232 total trees 232
[I] [erouter] Shifted Window(4,3) 12 of 20. Nets to reroute 145 total trees 145
[I] [erouter] Shifted Window(2,3) 13 of 20. Nets to reroute 79 total trees 79
[I] [erouter] Shifted Window(0,1) 14 of 20. Nets to reroute 53 total trees 53
[I] [erouter] Shifted Window(4,1) 15 of 20. Nets to reroute 47 total trees 47
[I] [erouter] Shifted Window(2,1) 16 of 20. Nets to reroute 2 total trees 2
[I] [erouter] ************Started routing for 6 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,726,910,464 b (   1,646 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(4,3) 12 finished: routed 145 nets
[I] [erouter] Window 12 update data. Congested fibers 296
[I] [erouter]  Window(2,3) 13 finished: routed 79 nets
[I] [erouter] Window 13 update data. Congested fibers 310
[I] [erouter]  Window(0,3) 11 finished: routed 232 nets
[I] [erouter] Window 11 update data. Congested fibers 354
[I] [erouter]  Window(0,1) 14 finished: routed 53 nets
[I] [erouter] Window 14 update data. Congested fibers 355
[I] [erouter]  Window(4,1) 15 finished: routed 47 nets
[I] [erouter] Window 15 update data. Congested fibers 355
[I] [erouter]  Window(2,1) 16 finished: routed 2 nets
[I] [erouter] Window 16 update data. Congested fibers 355
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:02): S(0:00:00): T(0:00:02) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 6 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,726,910,464 b (   1,646 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(1,3) 17 of 20. Nets to reroute 54 total trees 54
[I] [erouter] Shifted Window(3,3) 18 of 20. Nets to reroute 51 total trees 51
[I] [erouter] Shifted Window(1,1) 19 of 20. Nets to reroute 2 total trees 2
[I] [erouter] Shifted Window(3,1) 20 of 20. Nets to reroute 2 total trees 2
[I] [erouter] ************Started routing for 4 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,726,910,464 b (   1,646 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(3,3) 18 finished: routed 51 nets
[I] [erouter]  Window(1,3) 17 finished: routed 54 nets
[I] [erouter] Window 18 update data. Congested fibers 358
[I] [erouter] Window 17 update data. Congested fibers 360
[I] [erouter]  Window(1,1) 19 finished: routed 2 nets
[I] [erouter]  Window(3,1) 20 finished: routed 2 nets
[I] [erouter] Window 19 update data. Congested fibers 360
[I] [erouter] Window 20 update data. Congested fibers 360
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 4 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,726,910,464 b (   1,646 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with shifted window finished routed 10798 nets
[I] [erouter]  Added 0 unrouted nets to other part
[I] [erouter] Proceed other trees, the number of trees: 135
[I] [erouter]  UseDedicatedFabricForScanNets = False
[I] [erouter]  Window(0,0) 1 finished: routed 135 nets
[I] [erouter] Window 1 update data. Congested fibers 390
[I] [erouter]  Pass with other window finished routed 10933 nets
[I] [erouter] Timer (1): End: Grouter Iteration : U(0:00:09): S(0:00:00): T(0:00:09) Elapsed(0:00:05)
[I] [erouter] /***********************************************/
[I] [erouter] Iter: 1
[I] [erouter] NumRouted: 10933
[I] [erouter] Congested Fiber: 390
[I] [erouter] Congested Non-Shield Fiber: 390
[I] [erouter] iter: 1  num routed nets: 10933  num congested fibers: 390
[I] [erouter] Congestion distribution without buckets
[I] [erouter] Number of all overflown fibers: 390
[I] [erouter]   Fib |     NumAll |    NumUsed |      Total |      Ave |        Num 
[I] [erouter]   wid |       fibs |       fibs |        Occ |      Occ |    Ovflown 
[I] [erouter] ------------------------------------------------------------------
[I] [erouter]     0 |      54864 |          0 |          0 |    0.000 |          0 
[I] [erouter]     1 |    5581813 |       6728 |       6864 |    1.020 |        134 
[I] [erouter]     2 |     557448 |       1375 |       1416 |    0.515 |          0 
[I] [erouter]     3 |      17280 |          0 |          0 |    0.000 |          0 
[I] [erouter]     4 |     610672 |       1107 |       1414 |    0.319 |          0 
[I] [erouter]     5 |    1484424 |      11472 |      26892 |    0.469 |         56 
[I] [erouter]     6 |       7902 |          0 |          0 |    0.000 |          0 
[I] [erouter]     8 |     125916 |        340 |        431 |    0.158 |          0 
[I] [erouter]     9 |      54720 |        277 |        615 |    0.247 |          0 
[I] [erouter]    10 |      32496 |      18195 |      89180 |    0.490 |        200 
[I] [erouter]    11 |     294384 |       1565 |       4062 |    0.236 |          0 
[I] [erouter]    12 |     247934 |       1317 |       2304 |    0.146 |          0 
[I] [erouter]    15 |       3688 |          3 |          3 |    0.067 |          0 
[I] [erouter]    16 |       2196 |          0 |          0 |    0.000 |          0 
[I] [erouter] Total number of wires is 24,789,425
[I] [erouter] Printing layer congestion
[I] [erouter] Timer: Start: Save occupancy
[I] [erouter] Timer (1): End: Save occupancy : U(0:00:04): S(0:00:00): T(0:00:04) Elapsed(0:00:04)
[I] [erouter] /***********************************************/
[I] [erouter]  Total 0 miller violations for value 2.000000
[I] [erouter] ************After first iteration***********
[I] [erouter] Memory: RSS size:                       1,781,145,600 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Reports after iteration
[I] [erouter]  =100     1260     1260
[I] [erouter]  > 90      805     2065
[I] [erouter]  > 80     2393     4458
[I] [erouter]  > 70     1931     6389
[I] [erouter]  > 60     5359    11748
[I] [erouter]  > 50     4812    16560
[I] [erouter]  > 40     6408    22968
[I] [erouter]  > 30     1822    24790
[I] [erouter]  > 20     5728    30518
[I] [erouter]  > 10     3360    33878
[I] [erouter]  >  0     1232    35110
[I] [erouter] Num Checked: 0 Num Detoured/Num-Critical: 0/0
[I] [erouter]  updateHistoryCongestion m_HistoryFac 1.000000 
[I] [erouter]  maxHistoryFacPrev 1.000000 maxHistoryFac 4.000000
[I] [erouter]  totalHistoryFacPrev 0.000000 totalHistoryFac 416.000000
[I] [erouter] ************Iteration Ends***********
[I] [erouter] Memory: RSS size:                       1,781,145,600 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Routed Wire Length: 1500083
[I] [erouter] Timer (1): End: Reports after iteration : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:00)
[I] [erouter]  
[I] [erouter] Run iteration on 2 threads
[I] [erouter]  UseShiftWindows:  True
[I] [erouter] Timer: Start: Grouter Iteration
[I] [erouter] Routing in 6x5 windows on 2 threads
[I] [erouter] Number of congested fibers: 390
[I] [erouter] Routing Non-Critical Nets
[I] [erouter] Routing Critical Nets
[I] [erouter]  netsForWindows 9799 netsForShiftedWindows 999 netsForOther 135
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(0,4) 1 of 30. Nets to reroute 782 total trees 826
[I] [erouter] Window(0,2) 2 of 30. Nets to reroute 405 total trees 472
[I] [erouter] Window(2,4) 3 of 30. Nets to reroute 374 total trees 401
[I] [erouter] Window(4,4) 4 of 30. Nets to reroute 244 total trees 257
[I] [erouter] Window(0,0) 5 of 30. Nets to reroute 106 total trees 180
[I] [erouter] Window(4,0) 6 of 30. Nets to reroute 103 total trees 214
[I] [erouter] Window(2,0) 7 of 30. Nets to reroute 76 total trees 280
[I] [erouter] ************Started routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,2) 2 finished: routed 381 nets
[I] [erouter] Window 2 update data. Congested fibers 376
[I] [erouter]  Window(2,4) 3 finished: routed 377 nets
[I] [erouter] Window 3 update data. Congested fibers 368
[I] [erouter]  Window(4,4) 4 finished: routed 242 nets
[I] [erouter] Window 4 update data. Congested fibers 339
[I] [erouter]  Window(0,0) 5 finished: routed 95 nets
[I] [erouter] Window 5 update data. Congested fibers 339
[I] [erouter]  Window(4,0) 6 finished: routed 56 nets
[I] [erouter] Window 6 update data. Congested fibers 339
[I] [erouter]  Window(2,0) 7 finished: routed 40 nets
[I] [erouter] Window 7 update data. Congested fibers 339
[I] [erouter]  Window(0,4) 1 finished: routed 767 nets
[I] [erouter] Window 1 update data. Congested fibers 288
[I] [erouter] Timer (1): End: Threads pass : U(0:00:02): S(0:00:00): T(0:00:02) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(5,4) 10 of 30. Nets to reroute 447 total trees 571
[I] [erouter] Window(3,4) 11 of 30. Nets to reroute 394 total trees 438
[I] [erouter] Window(1,4) 12 of 30. Nets to reroute 262 total trees 281
[I] [erouter] Window(5,2) 13 of 30. Nets to reroute 151 total trees 429
[I] [erouter] Window(1,0) 14 of 30. Nets to reroute 78 total trees 208
[I] [erouter] Window(5,0) 15 of 30. Nets to reroute 76 total trees 169
[I] [erouter] Window(3,0) 16 of 30. Nets to reroute 58 total trees 261
[I] [erouter] ************Started routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(3,4) 11 finished: routed 416 nets
[I] [erouter] Window 11 update data. Congested fibers 268
[I] [erouter]  Window(5,4) 10 finished: routed 455 nets
[I] [erouter] Window 10 update data. Congested fibers 267
[I] [erouter]  Window(1,4) 12 finished: routed 262 nets
[I] [erouter] Window 12 update data. Congested fibers 246
[I] [erouter]  Window(1,0) 14 finished: routed 37 nets
[I] [erouter] Window 14 update data. Congested fibers 246
[I] [erouter]  Window(5,2) 13 finished: routed 141 nets
[I] [erouter] Window 13 update data. Congested fibers 247
[I] [erouter]  Window(5,0) 15 finished: routed 70 nets
[I] [erouter] Window 15 update data. Congested fibers 247
[I] [erouter]  Window(3,0) 16 finished: routed 29 nets
[I] [erouter] Window 16 update data. Congested fibers 247
[I] [erouter] Timer (1): End: Threads pass : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(0,3) 19 of 30. Nets to reroute 521 total trees 566
[I] [erouter] Window(0,1) 20 of 30. Nets to reroute 285 total trees 429
[I] [erouter] ************Started routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,1) 20 finished: routed 198 nets
[I] [erouter] Window 20 update data. Congested fibers 247
[I] [erouter]  Window(0,3) 19 finished: routed 511 nets
[I] [erouter] Window 19 update data. Congested fibers 227
[I] [erouter] Timer (1): End: Threads pass : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(1,1) 25 of 30. Nets to reroute 2023 total trees 2595
[I] [erouter] Window(5,3) 26 of 30. Nets to reroute 243 total trees 450
[I] [erouter] Window(5,1) 27 of 30. Nets to reroute 169 total trees 424
[I] [erouter] ************Started routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(5,3) 26 finished: routed 176 nets
[I] [erouter] Window 26 update data. Congested fibers 227
[I] [erouter]  Window(5,1) 27 finished: routed 137 nets
[I] [erouter] Window 27 update data. Congested fibers 226
[I] [erouter]  Window(1,1) 25 finished: routed 1629 nets
[I] [erouter] Window 25 update data. Congested fibers 149
[I] [erouter] Timer (1): End: Threads pass : U(0:00:02): S(0:00:00): T(0:00:02) Elapsed(0:00:02)
[I] [erouter] ************Finished routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with non shifted window finished routed 6019 nets
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(0,2) 1 of 20. Nets to reroute 56 total trees 70
[I] [erouter] Shifted Window(0,0) 2 of 20. Nets to reroute 29 total trees 78
[I] [erouter] Shifted Window(4,0) 3 of 20. Nets to reroute 29 total trees 65
[I] [erouter] Shifted Window(4,2) 4 of 20. Nets to reroute 27 total trees 45
[I] [erouter] Shifted Window(2,0) 5 of 20. Nets to reroute 6 total trees 21
[I] [erouter] ************Started routing for 6 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,0) 2 finished: routed 30 nets
[I] [erouter] Window 2 update data. Congested fibers 149
[I] [erouter]  Window(0,2) 1 finished: routed 50 nets
[I] [erouter] Window 1 update data. Congested fibers 149
[I] [erouter]  Window(4,2) 4 finished: routed 23 nets
[I] [erouter] Window 4 update data. Congested fibers 149
[I] [erouter]  Window(4,0) 3 finished: routed 29 nets
[I] [erouter] Window 3 update data. Congested fibers 149
[I] [erouter]  Window(2,0) 5 finished: routed 3 nets
[I] [erouter] Window 5 update data. Congested fibers 149
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 6 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(1,0) 7 of 20. Nets to reroute 13 total trees 23
[I] [erouter] Shifted Window(3,0) 8 of 20. Nets to reroute 10 total trees 24
[I] [erouter] ************Started routing for 4 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(3,0) 8 finished: routed 12 nets
[I] [erouter] Window 8 update data. Congested fibers 149
[I] [erouter]  Window(1,0) 7 finished: routed 10 nets
[I] [erouter] Window 7 update data. Congested fibers 149
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 4 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(0,3) 11 of 20. Nets to reroute 210 total trees 232
[I] [erouter] Shifted Window(4,3) 12 of 20. Nets to reroute 115 total trees 145
[I] [erouter] Shifted Window(2,3) 13 of 20. Nets to reroute 67 total trees 79
[I] [erouter] Shifted Window(0,1) 14 of 20. Nets to reroute 31 total trees 53
[I] [erouter] Shifted Window(4,1) 15 of 20. Nets to reroute 25 total trees 47
[I] [erouter] ************Started routing for 6 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(4,3) 12 finished: routed 115 nets
[I] [erouter] Window 12 update data. Congested fibers 149
[I] [erouter]  Window(2,3) 13 finished: routed 74 nets
[I] [erouter] Window 13 update data. Congested fibers 149
[I] [erouter]  Window(0,1) 14 finished: routed 27 nets
[I] [erouter] Window 14 update data. Congested fibers 149
[I] [erouter]  Window(0,3) 11 finished: routed 210 nets
[I] [erouter] Window 11 update data. Congested fibers 143
[I] [erouter]  Window(4,1) 15 finished: routed 30 nets
[I] [erouter] Window 15 update data. Congested fibers 143
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 6 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(1,3) 17 of 20. Nets to reroute 39 total trees 54
[I] [erouter] Shifted Window(3,3) 18 of 20. Nets to reroute 35 total trees 51
[I] [erouter] ************Started routing for 4 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(1,3) 17 finished: routed 42 nets
[I] [erouter]  Window(3,3) 18 finished: routed 37 nets
[I] [erouter] Window 17 update data. Congested fibers 143
[I] [erouter] Window 18 update data. Congested fibers 143
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 4 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with shifted window finished routed 6711 nets
[I] [erouter]  Added 0 unrouted nets to other part
[I] [erouter] Proceed other trees, the number of trees: 135
[I] [erouter]  UseDedicatedFabricForScanNets = False
[I] [erouter]  Window(0,0) 1 finished: routed 72 nets
[I] [erouter] Window 1 update data. Congested fibers 150
[I] [erouter]  Pass with other window finished routed 6783 nets
[I] [erouter] Timer (1): End: Grouter Iteration : U(0:00:09): S(0:00:00): T(0:00:09) Elapsed(0:00:06)
[I] [erouter] /***********************************************/
[I] [erouter] Iter: 2
[I] [erouter] NumRouted: 6783
[I] [erouter] Congested Fiber: 150
[I] [erouter] Congested Non-Shield Fiber: 150
[I] [erouter] iter: 2  num routed nets: 6783  num congested fibers: 150 (ratio 2.60)
[I] [erouter] Congestion distribution without buckets
[I] [erouter] Number of all overflown fibers: 150
[I] [erouter]   Fib |     NumAll |    NumUsed |      Total |      Ave |        Num 
[I] [erouter]   wid |       fibs |       fibs |        Occ |      Occ |    Ovflown 
[I] [erouter] ------------------------------------------------------------------
[I] [erouter]     0 |      54864 |          0 |          0 |    0.000 |          0 
[I] [erouter]     1 |    5581813 |       7294 |       7403 |    1.015 |        109 
[I] [erouter]     2 |     557448 |       1425 |       1445 |    0.507 |          0 
[I] [erouter]     3 |      17280 |          0 |          0 |    0.000 |          0 
[I] [erouter]     4 |     610672 |       1477 |       1884 |    0.319 |          0 
[I] [erouter]     5 |    1484424 |      11513 |      24321 |    0.422 |          6 
[I] [erouter]     6 |       7902 |          0 |          0 |    0.000 |          0 
[I] [erouter]     8 |     125916 |        386 |        517 |    0.167 |          0 
[I] [erouter]     9 |      54720 |        310 |        664 |    0.238 |          0 
[I] [erouter]    10 |      32496 |      19358 |      89090 |    0.460 |         35 
[I] [erouter]    11 |     294384 |       1716 |       4520 |    0.239 |          0 
[I] [erouter]    12 |     247934 |       1578 |       3418 |    0.181 |          0 
[I] [erouter]    15 |       3688 |          1 |          1 |    0.067 |          0 
[I] [erouter]    16 |       2196 |          0 |          0 |    0.000 |          0 
[I] [erouter] Total number of wires is 24,789,425
[I] [erouter] Printing layer congestion
[I] [erouter] /***********************************************/
[I] [erouter]  Total 0 miller violations for value 2.000000
[I] [erouter] ************After first iteration***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Reports after iteration
[I] [erouter]  =100      484      484
[I] [erouter]  > 90      401      885
[I] [erouter]  > 80     1643     2528
[I] [erouter]  > 70     1858     4386
[I] [erouter]  > 60     5238     9624
[I] [erouter]  > 50     6145    15769
[I] [erouter]  > 40     7983    23752
[I] [erouter]  > 30     2223    25975
[I] [erouter]  > 20     6714    32689
[I] [erouter]  > 10     3332    36021
[I] [erouter]  >  0     1186    37207
[I] [erouter] Num Checked: 0 Num Detoured/Num-Critical: 0/0
[I] [erouter]  
[I] [erouter] Nets with the largest detour length:
[I] [erouter]   net 'DFTR_NET_10019': current length 421589, initial length 303159 (detour 118430, ratio 1.391)
[I] [erouter]   net 'DFTR_NET_2942': current length 332630, initial length 220805 (detour 111825, ratio 1.506)
[I] [erouter] Average detour for 10 worst length cases: 98831
[I] [erouter] Nets with the largest detour ratio:
[I] [erouter]   net 'LB_NET267_536': current length 30001, initial length 17579 (detour 12422, ratio 1.707)
[I] [erouter]   net '\mult_4_3/n74 ': current length 33444, initial length 19941 (detour 13503, ratio 1.677)
[I] [erouter] Average detour ratio for 10 worst ratio cases: 1.604
[I] [erouter]  updateHistoryCongestion m_HistoryFac 1.000000 
[I] [erouter]  maxHistoryFacPrev 4.000000 maxHistoryFac 4.000000
[I] [erouter]  totalHistoryFacPrev 416.000000 totalHistoryFac 567.000000
[I] [erouter]  m_PresentFac 1.600000 
[I] [erouter]  m_HistoryFac 1.000000 
[I] [erouter] ************Iteration Ends***********
[I] [erouter] Memory: RSS size:                       1,781,157,888 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Routed Wire Length: 1500051
[I] [erouter] Timer (1): End: Reports after iteration : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter]  
[I] [erouter] Run iteration on 2 threads
[I] [erouter]  UseShiftWindows:  True
[I] [erouter] Timer: Start: Grouter Iteration
[I] [erouter] Routing in 6x5 windows on 2 threads
[I] [erouter] Number of congested fibers: 150
[I] [erouter] Routing Non-Critical Nets
[I] [erouter] Routing Critical Nets
[I] [erouter]  netsForWindows 9799 netsForShiftedWindows 999 netsForOther 135
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(0,4) 1 of 30. Nets to reroute 121 total trees 826
[I] [erouter] Window(2,4) 2 of 30. Nets to reroute 25 total trees 401
[I] [erouter] ************Started routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,781,166,080 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(2,4) 2 finished: routed 4 nets
[I] [erouter] Window 2 update data. Congested fibers 142
[I] [erouter]  Window(0,4) 1 finished: routed 49 nets
[I] [erouter] Window 1 update data. Congested fibers 123
[I] [erouter] Timer (1): End: Threads pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,781,166,080 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(5,2) 10 of 30. Nets to reroute 11 total trees 429
[I] [erouter] Window(5,4) 11 of 30. Nets to reroute 2 total trees 571
[I] [erouter] ************Started routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,781,166,080 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(5,2) 10 finished: routed 1 nets
[I] [erouter] Window 10 update data. Congested fibers 122
[I] [erouter]  Window(5,4) 11 finished: routed 1 nets
[I] [erouter] Window 11 update data. Congested fibers 121
[I] [erouter] Timer (1): End: Threads pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 9 windows***********
[I] [erouter] Memory: RSS size:                       1,781,174,272 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(0,3) 19 of 30. Nets to reroute 8 total trees 566
[I] [erouter] ************Started routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,174,272 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,3) 19 finished: routed 1 nets
[I] [erouter] Window 19 update data. Congested fibers 120
[I] [erouter] Timer (1): End: Threads pass : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(1,1) 25 of 30. Nets to reroute 221 total trees 2595
[I] [erouter] Window(5,1) 26 of 30. Nets to reroute 12 total trees 424
[I] [erouter] ************Started routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(5,1) 26 finished: routed 2 nets
[I] [erouter] Window 26 update data. Congested fibers 119
[I] [erouter]  Window(1,1) 25 finished: routed 123 nets
[I] [erouter] Window 25 update data. Congested fibers 26
[I] [erouter] Timer (1): End: Threads pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with non shifted window finished routed 181 nets
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(0,3) 11 of 20. Nets to reroute 16 total trees 232
[I] [erouter] Shifted Window(2,3) 12 of 20. Nets to reroute 7 total trees 79
[I] [erouter] ************Started routing for 20 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(2,3) 12 finished: routed 0 nets
[I] [erouter]  Window(0,3) 11 finished: routed 4 nets
[I] [erouter] Window 12 update data. Congested fibers 26
[I] [erouter] Window 11 update data. Congested fibers 18
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 20 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with shifted window finished routed 185 nets
[I] [erouter]  Added 0 unrouted nets to other part
[I] [erouter] Proceed other trees, the number of trees: 135
[I] [erouter]  UseDedicatedFabricForScanNets = False
[I] [erouter]  Window(0,0) 1 finished: routed 0 nets
[I] [erouter] Window 1 update data. Congested fibers 18
[I] [erouter]  Pass with other window finished routed 185 nets
[I] [erouter] Timer (1): End: Grouter Iteration : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] /***********************************************/
[I] [erouter] Iter: 3
[I] [erouter] NumRouted: 185
[I] [erouter] Congested Fiber: 18
[I] [erouter] Congested Non-Shield Fiber: 18
[I] [erouter] iter: 3  num routed nets: 185  num congested fibers: 18 (ratio 8.33)
[I] [erouter] Congestion distribution without buckets
[I] [erouter] Number of all overflown fibers: 18
[I] [erouter]   Fib |     NumAll |    NumUsed |      Total |      Ave |        Num 
[I] [erouter]   wid |       fibs |       fibs |        Occ |      Occ |    Ovflown 
[I] [erouter] ------------------------------------------------------------------
[I] [erouter]     0 |      54864 |          0 |          0 |    0.000 |          0 
[I] [erouter]     1 |    5581813 |       7314 |       7329 |    1.002 |         15 
[I] [erouter]     2 |     557448 |       1417 |       1437 |    0.507 |          0 
[I] [erouter]     3 |      17280 |          0 |          0 |    0.000 |          0 
[I] [erouter]     4 |     610672 |       1507 |       1926 |    0.320 |          0 
[I] [erouter]     5 |    1484424 |      11529 |      24436 |    0.424 |          0 
[I] [erouter]     6 |       7902 |          0 |          0 |    0.000 |          0 
[I] [erouter]     8 |     125916 |        395 |        524 |    0.166 |          0 
[I] [erouter]     9 |      54720 |        310 |        676 |    0.242 |          0 
[I] [erouter]    10 |      32496 |      19357 |      89094 |    0.460 |          3 
[I] [erouter]    11 |     294384 |       1711 |       4492 |    0.239 |          0 
[I] [erouter]    12 |     247934 |       1568 |       3423 |    0.182 |          0 
[I] [erouter]    15 |       3688 |          1 |          1 |    0.067 |          0 
[I] [erouter]    16 |       2196 |          0 |          0 |    0.000 |          0 
[I] [erouter] Total number of wires is 24,789,425
[I] [erouter] Printing layer congestion
[I] [erouter] /***********************************************/
[I] [erouter]  Total 0 miller violations for value 2.000000
[I] [erouter] ************After first iteration***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Reports after iteration
[I] [erouter]  =100      446      446
[I] [erouter]  > 90      464      910
[I] [erouter]  > 80     1668     2578
[I] [erouter]  > 70     1843     4421
[I] [erouter]  > 60     5244     9665
[I] [erouter]  > 50     6158    15823
[I] [erouter]  > 40     8019    23842
[I] [erouter]  > 30     2184    26026
[I] [erouter]  > 20     6678    32704
[I] [erouter]  > 10     3379    36083
[I] [erouter]  >  0     1163    37246
[I] [erouter] Num Checked: 0 Num Detoured/Num-Critical: 0/0
[I] [erouter]  
[I] [erouter] Nets with the largest detour length:
[I] [erouter]   net 'DFTR_NET_10019': current length 421589, initial length 303159 (detour 118430, ratio 1.391)
[I] [erouter]   net 'DFTR_NET_2942': current length 332630, initial length 220805 (detour 111825, ratio 1.506)
[I] [erouter] Average detour for 10 worst length cases: 99516
[I] [erouter] Nets with the largest detour ratio:
[I] [erouter]   net 'LB_NET267_536': current length 30001, initial length 17579 (detour 12422, ratio 1.707)
[I] [erouter]   net '\mult_4_3/n74 ': current length 33444, initial length 19941 (detour 13503, ratio 1.677)
[I] [erouter] Average detour ratio for 10 worst ratio cases: 1.604
[I] [erouter]  updateHistoryCongestion m_HistoryFac 1.000000 
[I] [erouter]  maxHistoryFacPrev 4.000000 maxHistoryFac 4.000000
[I] [erouter]  totalHistoryFacPrev 567.000000 totalHistoryFac 585.000000
[I] [erouter]  m_PresentFac 1.700000 
[I] [erouter]  m_HistoryFac 1.000000 
[I] [erouter] ************Iteration Ends***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Routed Wire Length: 1500388
[I] [erouter] Timer (1): End: Reports after iteration : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:00)
[I] [erouter]  
[I] [erouter] Run iteration on 2 threads
[I] [erouter]  UseShiftWindows:  True
[I] [erouter] Timer: Start: Grouter Iteration
[I] [erouter] Routing in 6x5 windows on 2 threads
[I] [erouter] Number of congested fibers: 18
[I] [erouter] Routing Non-Critical Nets
[I] [erouter] Routing Critical Nets
[I] [erouter]  netsForWindows 9799 netsForShiftedWindows 999 netsForOther 135
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(0,4) 1 of 30. Nets to reroute 15 total trees 826
[I] [erouter] ************Started routing for 18 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,4) 1 finished: routed 1 nets
[I] [erouter] Window 1 update data. Congested fibers 15
[I] [erouter] Timer (1): End: Threads pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 18 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(0,3) 19 of 30. Nets to reroute 1 total trees 566
[I] [erouter] ************Started routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,3) 19 finished: routed 1 nets
[I] [erouter] Window 19 update data. Congested fibers 14
[I] [erouter] Timer (1): End: Threads pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(1,1) 25 of 30. Nets to reroute 28 total trees 2595
[I] [erouter] ************Started routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(1,1) 25 finished: routed 18 nets
[I] [erouter] Window 25 update data. Congested fibers 3
[I] [erouter] Timer (1): End: Threads pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:01)
[I] [erouter] ************Finished routing for 6 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with non shifted window finished routed 20 nets
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] Shifted Window(0,3) 11 of 20. Nets to reroute 1 total trees 232
[I] [erouter] ************Started routing for 20 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(0,3) 11 finished: routed 0 nets
[I] [erouter] Window 11 update data. Congested fibers 3
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 20 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with shifted window finished routed 20 nets
[I] [erouter]  Added 0 unrouted nets to other part
[I] [erouter] Proceed other trees, the number of trees: 135
[I] [erouter]  Pass with other window finished routed 20 nets
[I] [erouter] Timer (1): End: Grouter Iteration : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:01)
[I] [erouter] /***********************************************/
[I] [erouter] Iter: 4
[I] [erouter] NumRouted: 20
[I] [erouter] Congested Fiber: 3
[I] [erouter] Congested Non-Shield Fiber: 3
[I] [erouter] iter: 4  num routed nets: 20  num congested fibers: 3 (ratio 6.00)
[I] [erouter] Congestion distribution without buckets
[I] [erouter] Number of all overflown fibers: 3
[I] [erouter]   Fib |     NumAll |    NumUsed |      Total |      Ave |        Num 
[I] [erouter]   wid |       fibs |       fibs |        Occ |      Occ |    Ovflown 
[I] [erouter] ------------------------------------------------------------------
[I] [erouter]     0 |      54864 |          0 |          0 |    0.000 |          0 
[I] [erouter]     1 |    5581813 |       7322 |       7325 |    1.000 |          3 
[I] [erouter]     2 |     557448 |       1416 |       1436 |    0.507 |          0 
[I] [erouter]     3 |      17280 |          0 |          0 |    0.000 |          0 
[I] [erouter]     4 |     610672 |       1506 |       1922 |    0.319 |          0 
[I] [erouter]     5 |    1484424 |      11528 |      24448 |    0.424 |          0 
[I] [erouter]     6 |       7902 |          0 |          0 |    0.000 |          0 
[I] [erouter]     8 |     125916 |        395 |        524 |    0.166 |          0 
[I] [erouter]     9 |      54720 |        310 |        688 |    0.247 |          0 
[I] [erouter]    10 |      32496 |      19357 |      89096 |    0.460 |          0 
[I] [erouter]    11 |     294384 |       1714 |       4496 |    0.238 |          0 
[I] [erouter]    12 |     247934 |       1568 |       3424 |    0.182 |          0 
[I] [erouter]    15 |       3688 |          1 |          1 |    0.067 |          0 
[I] [erouter]    16 |       2196 |          0 |          0 |    0.000 |          0 
[I] [erouter] Total number of wires is 24,789,425
[I] [erouter] Printing layer congestion
[I] [erouter] /***********************************************/
[I] [erouter]  Total 0 miller violations for value 2.000000
[I] [erouter] ************After first iteration***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Reports after iteration
[I] [erouter]  =100      446      446
[I] [erouter]  > 90      469      915
[I] [erouter]  > 80     1661     2576
[I] [erouter]  > 70     1840     4416
[I] [erouter]  > 60     5259     9675
[I] [erouter]  > 50     6157    15832
[I] [erouter]  > 40     8015    23847
[I] [erouter]  > 30     2188    26035
[I] [erouter]  > 20     6671    32706
[I] [erouter]  > 10     3377    36083
[I] [erouter]  >  0     1164    37247
[I] [erouter] Num Checked: 0 Num Detoured/Num-Critical: 0/0
[I] [erouter]  
[I] [erouter] Nets with the largest detour length:
[I] [erouter]   net 'DFTR_NET_10019': current length 421589, initial length 303159 (detour 118430, ratio 1.391)
[I] [erouter]   net 'DFTR_NET_2942': current length 332630, initial length 220805 (detour 111825, ratio 1.506)
[I] [erouter] Average detour for 10 worst length cases: 100025
[I] [erouter] Nets with the largest detour ratio:
[I] [erouter]   net 'LB_NET267_536': current length 30001, initial length 17579 (detour 12422, ratio 1.707)
[I] [erouter]   net '\mult_4_3/n74 ': current length 33444, initial length 19941 (detour 13503, ratio 1.677)
[I] [erouter] Average detour ratio for 10 worst ratio cases: 1.604
[I] [erouter]  updateHistoryCongestion m_HistoryFac 1.000000 
[I] [erouter]  maxHistoryFacPrev 4.000000 maxHistoryFac 4.000000
[I] [erouter]  totalHistoryFacPrev 585.000000 totalHistoryFac 588.000000
[I] [erouter]  m_PresentFac 1.800000 
[I] [erouter]  m_HistoryFac 1.000000 
[I] [erouter] ************Iteration Ends***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Routed Wire Length: 1500526
[I] [erouter] Timer (1): End: Reports after iteration : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter]  
[I] [erouter] Run iteration on 2 threads
[I] [erouter]  UseShiftWindows:  True
[I] [erouter] Timer: Start: Grouter Iteration
[I] [erouter] Routing in 6x5 windows on 2 threads
[I] [erouter] Number of congested fibers: 3
[I] [erouter] Routing Non-Critical Nets
[I] [erouter] Routing Critical Nets
[I] [erouter]  netsForWindows 9799 netsForShiftedWindows 999 netsForOther 135
[I] [erouter] Timer: Start: Threads pass
[I] [erouter] Window(1,1) 25 of 30. Nets to reroute 6 total trees 2595
[I] [erouter] ************Started routing for 30 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Window(1,1) 25 finished: routed 4 nets
[I] [erouter] Window 25 update data. Congested fibers 0
[I] [erouter] Timer (1): End: Threads pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 30 windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with non shifted window finished routed 4 nets
[I] [erouter] Timer: Start: Threads shift windows pass
[I] [erouter] ************Started routing for 20 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer (1): End: Threads shift windows pass : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************Finished routing for 20 shifted windows***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  Pass with shifted window finished routed 4 nets
[I] [erouter]  Added 0 unrouted nets to other part
[I] [erouter] Proceed other trees, the number of trees: 135
[I] [erouter]  Pass with other window finished routed 4 nets
[I] [erouter] Timer (1): End: Grouter Iteration : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] /***********************************************/
[I] [erouter] Iter: 5
[I] [erouter] NumRouted: 4
[I] [erouter] Congested Fiber: 0
[I] [erouter] Congested Non-Shield Fiber: 0
[I] [erouter] iter: 5  num routed nets: 4  num congested fibers: 0
[I] [erouter] Congestion distribution without buckets
[I] [erouter] Number of all overflown fibers: 0
[I] [erouter]   Fib |     NumAll |    NumUsed |      Total |      Ave |        Num 
[I] [erouter]   wid |       fibs |       fibs |        Occ |      Occ |    Ovflown 
[I] [erouter] ------------------------------------------------------------------
[I] [erouter]     0 |      54864 |          0 |          0 |    0.000 |          0 
[I] [erouter]     1 |    5581813 |       7322 |       7322 |    1.000 |          0 
[I] [erouter]     2 |     557448 |       1416 |       1436 |    0.507 |          0 
[I] [erouter]     3 |      17280 |          0 |          0 |    0.000 |          0 
[I] [erouter]     4 |     610672 |       1506 |       1922 |    0.319 |          0 
[I] [erouter]     5 |    1484424 |      11528 |      24451 |    0.424 |          0 
[I] [erouter]     6 |       7902 |          0 |          0 |    0.000 |          0 
[I] [erouter]     8 |     125916 |        395 |        524 |    0.166 |          0 
[I] [erouter]     9 |      54720 |        310 |        688 |    0.247 |          0 
[I] [erouter]    10 |      32496 |      19357 |      89096 |    0.460 |          0 
[I] [erouter]    11 |     294384 |       1714 |       4496 |    0.238 |          0 
[I] [erouter]    12 |     247934 |       1568 |       3424 |    0.182 |          0 
[I] [erouter]    15 |       3688 |          1 |          1 |    0.067 |          0 
[I] [erouter]    16 |       2196 |          0 |          0 |    0.000 |          0 
[I] [erouter] Total number of wires is 24,789,425
[I] [erouter] Printing layer congestion
[I] [erouter] Timer: Start: Save occupancy
[I] [erouter] Timer (1): End: Save occupancy : U(0:00:05): S(0:00:00): T(0:00:05) Elapsed(0:00:04)
[I] [erouter] /***********************************************/
[I] [erouter]  Total 0 miller violations for value 2.000000
[I] [erouter] ************After first iteration***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: Reports after iteration
[I] [erouter]  =100      447      447
[I] [erouter]  > 90      469      916
[I] [erouter]  > 80     1661     2577
[I] [erouter]  > 70     1840     4417
[I] [erouter]  > 60     5259     9676
[I] [erouter]  > 50     6157    15833
[I] [erouter]  > 40     8014    23847
[I] [erouter]  > 30     2188    26035
[I] [erouter]  > 20     6671    32706
[I] [erouter]  > 10     3377    36083
[I] [erouter]  >  0     1164    37247
[I] [erouter] Num Checked: 0 Num Detoured/Num-Critical: 0/0
[I] [erouter]  
[I] [erouter] Nets with the largest detour length:
[I] [erouter]   net 'DFTR_NET_10019': current length 421589, initial length 303159 (detour 118430, ratio 1.391)
[I] [erouter]   net 'DFTR_NET_2942': current length 332630, initial length 220805 (detour 111825, ratio 1.506)
[I] [erouter] Average detour for 10 worst length cases: 100025
[I] [erouter] Nets with the largest detour ratio:
[I] [erouter]   net 'LB_NET267_536': current length 30001, initial length 17579 (detour 12422, ratio 1.707)
[I] [erouter]   net '\mult_4_3/n74 ': current length 33444, initial length 19941 (detour 13503, ratio 1.677)
[I] [erouter] Average detour ratio for 10 worst ratio cases: 1.604
[I] [erouter] Final Routed Wire Length: 1500533
[I] [erouter]  
[I] [erouter] Nets with the largest detour length:
[I] [erouter]   net 'DFTR_NET_10019': current length 421589, initial length 303159 (detour 118430, ratio 1.391)
[I] [erouter]   net 'DFTR_NET_2942': current length 332630, initial length 220805 (detour 111825, ratio 1.506)
[I] [erouter] Average detour for 10 worst length cases: 100025
[I] [erouter] Nets with the largest detour ratio:
[I] [erouter]   net 'LB_NET267_536': current length 30001, initial length 17579 (detour 12422, ratio 1.707)
[I] [erouter]   net '\mult_4_3/n74 ': current length 33444, initial length 19941 (detour 13503, ratio 1.677)
[I] [erouter] Average detour ratio for 10 worst ratio cases: 1.604
[I] [erouter]  Total 0 miller violations for value 2.000000
[I] [erouter] ************After the last global router iteration***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Grouter Capacity DRC
[I] [erouter] Starting Histogram for netlength post routing
[I] [erouter] Destination To Source Delta Histogram
[I] [erouter] ---------------------------------------
[I] [erouter] < 10                  2656                
[I] [erouter] < 20                  4276                
[I] [erouter] < 40                  2737                
[I] [erouter] < 60                  939                 
[I] [erouter] < 100                 3862                
[I] [erouter] < 120                 103                 
[I] [erouter] < 140                 63                  
[I] [erouter] < 160                 19                  
[I] [erouter] < 200                 10                  
[I] [erouter] < 400                 5                   
[I] [erouter] > 400                 0                   
[I] [erouter] ---------------------------------------
[I] [erouter] Timer (1): End: Global Router : U(0:00:40): S(0:00:00): T(0:00:40) Elapsed(0:00:32)
[I] [erouter] Writing CSV file :/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/out//router_util.csv
[I] [erouter] Done writing CSV file: /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/out//router_util.csv
[I] [erouter] Writing CSV file :/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/out//router_shortutil.csv
[I] [erouter] Done writing CSV file: /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/out//router_shortutil.csv
[I] [erouter] Writing CSV file :/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/out//router_pins.csv
[I] [erouter] Done writing CSV file: /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/out//router_pins.csv
[I] [erouter] End: Global Route: Deleting Data
[I] [erouter] ************After Grouting***********
[I] [erouter] Memory: RSS size:                       1,781,202,944 b (   1,698 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  History was saved to file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/filtered_netlist0.incr.history
[I] [erouter] End: cleanup the global router data
[I] [erouter] Starting netlist preparation
[I] [erouter] Number of routed constant nets, gnd: 0 , power: 0
[I] [erouter] Finished netlist preparation
[I] [erouter] Number of channels is 10640743
[I] [erouter] Checking physical channels (fibs 13491259, chans 10640743)
[I] [erouter] ************before testForLoops:chans***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,859,446 b (      10 MB)
[I] [erouter] ************after testForLoops:chans***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Finished checking physical channels
[I] [erouter] Maximal channel length is 2321
[I] [erouter]  CrossTalkAssignmentType:  1
[I] [erouter]  CrossTalkAssignmentCosts: 100:30 (CriticalityWeight:BoundaryWeight)
[I] [erouter] ************After Creating detail router, before executing detail router***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Start: Detailed Route
[I] [erouter] ************Before Drouting***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter]  RunSegmentDistribution:  True
[I] [erouter]  SwapSegmentDistribution: True
[I] [erouter] Timer: Start: Detail Router
[I] [erouter] Running regular LE detail router
[I] [erouter] ************le_drouter: before route_me***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: timing detail route starts
[I] [erouter] Timer: Start creation routing channels
[I] [erouter] ************segnetwork: before creating seg lines***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] ************segnetwork: after creating seg lines***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer (1): End creation routing channels : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] Timer: Start routing channels
[I] [erouter] Start routing
[I] [erouter] Timer (1): End routing channels : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter]  Routed 9694 of 10640743 channels
[I] [erouter]  cost for internal critical nets                 0
[I] [erouter]  cost for boundary critical nets                 0
[I] [erouter]  total cost for critical nets                    0
[I] [erouter] Deleting 35297 SegChannels
[I] [erouter] ************le_drouter: after route_me***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Detailed routing successful
[I] [erouter] Timer (1): timing detail route ends : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] Finished running regular LE detail router
[I] [erouter] ************drouter: before doDrc***********
[I] [erouter] Memory: RSS size:                       1,787,142,144 b (   1,704 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer: Start: checkRoutingDrc
[I] [erouter] DRC planar track: Tracks match accross planar boxes
[I] [erouter] Detailed router DRC1 successful!
[I] [erouter] Timer (1): End: checkRoutingDrc : U(0:00:00): S(0:00:00): T(0:00:00) Elapsed(0:00:00)
[I] [erouter] ************drouter: after doDrc***********
[I] [erouter] Memory: RSS size:                       1,895,223,296 b (   1,807 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Timer (1): End: Detail Router : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] End: Detailed Route
[I] [erouter] ************After Drouting***********
[I] [erouter] Memory: RSS size:                       1,895,223,296 b (   1,807 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] ************After executing detail router, before deleting detail router***********
[I] [erouter] Memory: RSS size:                       1,895,223,296 b (   1,807 MB)
[I] [erouter] Memory: in use by OA:                      10,825,030 b (      10 MB)
[I] [erouter] Writing Routing output to '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/filtered_netlist0.incr'
[I] [erouter] Timer: Start writing incremental routing file
[I] [erouter] Setting netlist id 1902101133
[I] [erouter] Timer (1): End writing incremental routing file : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] Deleting 0 SegChannels
[I] [erouter] ************After deleting detail router***********
[I] [erouter] Memory: RSS size:                       1,895,223,296 b (   1,807 MB)
[I] [erouter] Memory: in use by OA:                      11,875,714 b (      11 MB)
[I] [erouter] Timer: Start Shielding
[I] [erouter] ************Before shielding***********
[I] [erouter] Memory: RSS size:                       1,895,223,296 b (   1,807 MB)
[I] [erouter] Memory: in use by OA:                      10,827,026 b (      10 MB)
[I] [erouter] Start: Shielding User Requested Nets
[I] [erouter] Box step 11200
[I] [erouter] Number cols=339, number rows=397
[I] [erouter] Num of all boxes is 134583
[I] [erouter] Shielding User Specified Nets only. No Flooding
[I] [erouter] Number of original signal trees is 11028
[I] [erouter] Counting hot and cold boxes
[I] [erouter] Mesh: Num boxes: total 134583, hot, 0, cold 134583
[I] [erouter] Mesh: Num fibers: total 13491259, hot 0, cold 13491259
[I] [erouter]  Collected 1187516 strong gnd pins
[I] [erouter] Shielding created: 0 vias + 0 pin shapes = 0 total shapes
[I] [erouter] ************After shielding***********
[I] [erouter] Memory: RSS size:                       1,895,223,296 b (   1,807 MB)
[I] [erouter] Memory: in use by OA:                      10,827,026 b (      10 MB)
[I] [erouter] Timer (1): End Shielding : U(0:00:01): S(0:00:00): T(0:00:01) Elapsed(0:00:01)
[I] [erouter] ************Before writing routing***********
[I] [erouter] Memory: RSS size:                       1,895,223,296 b (   1,807 MB)
[I] [erouter] Memory: in use by OA:                      10,827,026 b (      10 MB)
[I] [erouter] Writing rtdb file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/ar_logical.rtdb' with model version 'n3xst150f__Nov__4_2016_06_35_51__6387591959575611659', netlist id 1902101133
[I] [erouter] Number of Routing to write: 11733

[I] [erouter] Writing rtdb file with fabric version 'n3xst150f__Nov__4_2016_06_35_51__6387591959575611659'
[I] [erouter] Regular Writing begin
[I] [erouter] Regular Writing end, wrote 148125 reg, 0 par vias
[I] [erouter] Direct gnd writing begin
[I] [erouter] Direct gnd writing end, wrote 1454 reg, 0 par vias
[I] [erouter] Shield writing begin
[I] [erouter] Shield writing end, wrote 0 reg, 0 par vias
[I] [erouter] ************After writing routing***********
[I] [erouter] Memory: RSS size:                       1,895,223,296 b (   1,807 MB)
[I] [erouter] Memory: in use by OA:                      11,875,714 b (      11 MB)
[I] [erouter] Writing signoff report
[I] [erouter]       lib 'techlib'
[I] [erouter] Start marking routed nets
[I] [erouter] End marking 11028 routed nets
[I] [erouter] Clean up temporary properties
[I] [erouter] Writing ECO buffering nets to file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/filtered_netlist0.incr.eco.rpt'
[I] [erouter] Memory used:   1.8 Gb
[I] [erouter] Timer (1): Ending router: routed : U(0:00:50): S(0:00:00): T(0:00:50) Elapsed(0:00:43)
[O] [erouter] copying file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/ar_logical.rtdb -> filtered_netlist0.rtdb
[I] [erouter] >>> database save --lib=UserDesign --cell=ar --view=filtered_netlist0 
[I] [erouter] >>> fabric free 
[I] [erouter] ************Before 'fabric free'***********
[I] [erouter] Memory: RSS size:                       1,899,024,384 b (   1,811 MB)
[I] [erouter] Memory: in use by OA:                      12,439,602 b (      11 MB)
[I] [erouter] ************After delete FiberDB***********
[I] [erouter] Memory: RSS size:                       1,899,024,384 b (   1,811 MB)
[I] [erouter] Memory: in use by OA:                      11,117,442 b (      10 MB)
[I] [erouter] ************After delete PhysDevice***********
[I] [erouter] Memory: RSS size:                       1,899,024,384 b (   1,811 MB)
[I] [erouter] Memory: in use by OA:                      11,117,442 b (      10 MB)
[I] [erouter] ************After delete FiberCorunDB***********
[I] [erouter] Memory: RSS size:                       1,899,024,384 b (   1,811 MB)
[I] [erouter] Memory: in use by OA:                      11,117,442 b (      10 MB)
[I] [erouter] ************After 'fabric free'***********
[I] [erouter] Memory: RSS size:                       1,899,024,384 b (   1,811 MB)
[I] [erouter] Memory: in use by OA:                      11,117,442 b (      10 MB)
[I] [erouter] >>> database free 
[I] [erouter] Closing Design Library
[I] [erouter] >>> logging detach file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/erouter.log 
[O] [erouter] 
[O] [erouter] 
[O] [erouter] Thank you for using eASIC router.
[O] [erouter] 
[I] [erouter] exit code: 0
[I] [erouter] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Router (filtered) finished
[I] Detailed Router finished
[I] Project saved
[C] run_cview -view filtered_netlist0 -view_type OA -timing_model UNBUFFERED -sdc - -phys 1 -propagate_clock 0 -eramode routing
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Running ERA in routing mode
[I] 15:29:38 Starting ERA ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] Reading OA technology libraries
[I]   Reading library techlib from /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/techlib
[I] Detected changes in file list. Raising events.
[I] Detected changes in option list. Raising events.
[I]   Reading library stechlib from /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/logical/stechlib
[I]   Reading defparams from file /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/params_physical.txt
[I]   Modules = 2889, sites = 2889, properties/values = 15/4181
[I] Reading OA design /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/UserDesign/ar/filtered_netlist0
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 135
[I]   Instances = 9208
[I]   Nets = 31256
[W] Can't find defparam UNUSED_QUAD in module M16GP_GF28HPP_04_GF
[I]   Intrinsic nets = 12535, don't touch nets = 453
[I]   Properties/values = 31/7141
[I] Reading simulation models /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xssim_semi.v
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs_semi.ecell
[I] Setting register legalization data = register_legalization.data
[I] Appending floorplan from the text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/regions.txt
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] 15:29:45 Loading eplanner engine ...
[I] Design architechture is 28nm_n3xs
[I] Use pintable file '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv'
[I] Start loading nets
[I] Start building full site list
[I] Got 14882 cells from design (load time 0.07 sec)
[I] Got 31256 nets (load time 0.21 sec)
[I] 100061 sites were skipped (NO_DISPLAY)
[I] Got 475151 sites from device (load time 0.78 sec)
[I] Start to detect cell assignments
[I] There are 6 VREF banks
[I] There are 1 DQ groups
[I] There are 12 VCCIO banks
[I] There are 2 VCCPD banks
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/ioinfo.txt
[I] 278 device pins
[I] Set VCCIO bank HV00W as high voltage bank
[I] Set VCCIO bank HV00E as high voltage bank
[I] Set VCCIO bank HV01E as high voltage bank
[I] Detected 9208/9208 assigned cells (time 0.02 sec)
[I] 222 pins are available in the package (including 5 jtag pins)
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] >>> logging attach file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/era_erouter.log 
[I] 		********** Augustine Version 12.dev ***********
[I] 		Compiled on: Feb 28 2019 15:59:57
[I] 		Change: $Change: 86872 $
[I] Loading fibers from file: /home/dmitriev/lastperf/nextreme-2/data_n3xs/erouter/data/n3xst150f.hgeom
[I] >>> fabric loadphys --hierarchical --physfabric=/home/dmitriev/lastperf/nextreme-2/data_n3xs/erouter/data/n3xst150f.hgeom 
[I] Timer: Start: Read physical geom file
[I] Device: x_min=-1685, y_min=37, x_max=3691976, y_max=3176210
[I] Physical fabric version read = 'n3xst150f__Nov__4_2016_06_35_51__6387591959575611659'
[I] Number of rectangle types read = 5175
[I] Number of fiber wire types read = 12208
[I] Number of fiber types read = 9997
[I] Device coord read: left -1685, bottom 37, right 3691976, top 3176210
[I] Number of egroup cells to read: 25
[I] Number of egroup components to read: 1809
[I] Number of top fibers to read: 806283
[I] Number of fibers to read = 13491259
[I] Reading physical info for fiber 0 of 13491259
[I] ************Reading physical info***********
[I] Memory: RSS size:                       1,015,214,080 b (     968 MB)
[I] Memory: in use by OA:                      39,377,650 b (      37 MB)
[I] Reading physical info for fiber 10000000 of 13491259
[I] ************Reading physical info***********
[I] Memory: RSS size:                       1,451,311,104 b (   1,384 MB)
[I] Memory: in use by OA:                       9,571,050 b (       9 MB)
[I]  
[I] 12684976 Fibers from eGroups Loaded
[I] 48081096 Adj Fibers in eGroups

[I]  
[I] 806283 Fibers on the top level loaded
[I] 14901008 Adj Fibers on the top level

[I] Total number of Adj Fibers: 62982104

[I] ************Reading hierarchical info***********
[I] Memory: RSS size:                       1,607,450,624 b (   1,532 MB)
[I] Memory: in use by OA:                       9,571,050 b (       9 MB)
[I] Updating fiber track indexes...
[I] updating phys fiber track indexes done
[I] Read rtdb file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/filtered_netlist0.rtdb', version 'n3xst150f__Nov__4_2016_06_35_51__6387591959575611659'
[I] Parallel Vias inserted: 0
[I] DB: Loading RTDB file: '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/filtered_netlist0.rtdb'
[I] Updating programmable vias connection status...
[I] Number of connected programmable vias: 
[I] MEMORY: void easic::era::ModuleAugustine::createConnMap(bool) (Diff/Used/Heap): 0/1411.000/1619.000 Mb
[I] Fiber track connection map has been created (0.04 sec)
[I] 15:29:52 ERA is about to start. Please wait
[C] reset_task flowSynth
[I] Task flowSynth has been reset
[I] Project saved
[C] run -io
[I] Start Synopsys Design Compiler (single pass mode)
[I] /home/dmitriev/lastperf/nextreme-2/etools/scripts/synopsys/dc/run_dc_syn.csh {*}-exe /home/anikishin/bin/dc_shell -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/dc_single_run.log -use_ultra -single_pass
[I] [run_dc_syn.csh] DC SINGLE_PASS Mode: Running DC Elaboration, SDC, Compile and Finalize Steps in single pass
[O] [run_dc_syn.csh] Information: License queuing is enabled. (DCSH-18)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                            Design Compiler Graphical 
[O] [run_dc_syn.csh]                                  DC Ultra (TM)
[O] [run_dc_syn.csh]                                   DFTMAX (TM)
[O] [run_dc_syn.csh]                               Power Compiler (TM)
[O] [run_dc_syn.csh]                                  DesignWare (R)
[O] [run_dc_syn.csh]                                  DC Expert (TM)
[O] [run_dc_syn.csh]                                Design Vision (TM)
[O] [run_dc_syn.csh]                                HDL Compiler (TM)
[O] [run_dc_syn.csh]                                VHDL Compiler (TM)
[O] [run_dc_syn.csh]                                   DFT Compiler
[O] [run_dc_syn.csh]                                Design Compiler(R)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                Version N-2017.09-SP4 for linux64 - Mar 01, 2018 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                     Copyright (c) 1988 - 2018 Synopsys, Inc.
[O] [run_dc_syn.csh]    This software and the associated documentation are proprietary to Synopsys,
[O] [run_dc_syn.csh]  Inc. This software may only be used in accordance with the terms and conditions
[O] [run_dc_syn.csh]  of a written license agreement with Synopsys, Inc. All other use, reproduction,
[O] [run_dc_syn.csh]             or distribution of this software is strictly prohibited.
[O] [run_dc_syn.csh] Initializing...
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] User specified DC-Ultra(dc_use_ultra=1), license checkout success
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[I] [run_dc_syn.csh] Target library  : n3xs_phys_ecellc_0v807ssn40c.db n3xs_phys_efac_0v807ssn40c.db n3xs_logic_dcmisc.db n3xs_phys_edff_0v807ssn40c.db n3xs_phys_clk_0v807ssn40c.db n3xs_phys_bram_0v807ssn40c.db n3xs_phys_core_0v807ssn40c.db n3xs_phys_corner_0v807ssn40c.db n3xs_phys_nw_0v807ssn40c.db n3xs_phys_otp_0v807ssn40c.db n3xs_logic_eio_0v807ssn40c.db n3xs_phys_eio_0v807ssn40c.db n3xs_phys_sys_0v807ssn40c.db n3xs_phys_m16gp_0v807ssn40c.db n3xs_phys_m28gp_0v807ssn40c.db
[I] [run_dc_syn.csh] Link library    : * n3xs_phys_ecellc_0v807ssn40c.db n3xs_phys_efac_0v807ssn40c.db n3xs_logic_dcmisc.db n3xs_phys_edff_0v807ssn40c.db n3xs_phys_clk_0v807ssn40c.db n3xs_phys_bram_0v807ssn40c.db n3xs_phys_core_0v807ssn40c.db n3xs_phys_corner_0v807ssn40c.db n3xs_phys_nw_0v807ssn40c.db n3xs_phys_otp_0v807ssn40c.db n3xs_logic_eio_0v807ssn40c.db n3xs_phys_eio_0v807ssn40c.db n3xs_phys_sys_0v807ssn40c.db n3xs_phys_m16gp_0v807ssn40c.db n3xs_phys_m28gp_0v807ssn40c.db dw_foundation.sldb standard.sldb
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Re/Syncronizers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Configurable Clock Divider : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv
[I] [run_dc_syn.csh] Filtering IP (Common Port Configurator for All Memory Types : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common
[I] [run_dc_syn.csh] Filtering IP (bRAM Dual True Dual Port Array(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp
[I] [run_dc_syn.csh] Filtering IP (bRAM Simple Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp
[I] [run_dc_syn.csh] Filtering IP (bRAM Single Port Array (1RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp
[I] [run_dc_syn.csh] Filtering IP (bRAM Double/Quad Pumped Arrays : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump
[I] [run_dc_syn.csh] Filtering IP (bROM Dual Port Array (2R) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp
[I] [run_dc_syn.csh] Filtering IP (bROM Single Port Array (1R) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp
[I] [run_dc_syn.csh] Filtering IP (Register File True Dual Port Array (2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp
[I] [run_dc_syn.csh] Filtering IP (Register File Simple Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp
[I] [run_dc_syn.csh] Filtering IP (Register File Single Port Array (1RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Dual Port Array (2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Simpe Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array Backend RAM(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base
[I] [run_dc_syn.csh] Filtering IP (FF Based Simple DualPort Array(1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp
[I] [run_dc_syn.csh] Filtering IP (Single Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo
[I] [run_dc_syn.csh] Filtering IP (Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo
[I] [run_dc_syn.csh] Filtering IP (Set of Simplified Memory Wrappers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Memory Generator : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Shift Taps : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Single Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (MGIO Wrappers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers
[I] [run_dc_syn.csh] Filtering IP (MGIO APB Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb
[I] [run_dc_syn.csh] Filtering IP (MGIO Auxiliary Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary
[I] [run_dc_syn.csh] Filtering IP (MGIO Configware : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware
[I] [run_dc_syn.csh] Filtering IP (MGIO Initware : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware
[I] [run_dc_syn.csh] Filtering IP (MGIO Memory Array : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray
[I] [run_dc_syn.csh] Filtering IP (MGIO Calibration Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal
[I] [run_dc_syn.csh] Filtering IP (Single Ended IO Pad : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads
[I] [run_dc_syn.csh] Filtering IP (IO Pad Calibraion logic (RCAL) and APB Slave to RCAL : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal
[I] [run_dc_syn.csh] Filtering IP (Differential IO Pad : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads
[I] [run_dc_syn.csh] Filtering IP (Double Data Rate Delay Locked Loop Generator (DDR DLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr
[I] [run_dc_syn.csh] Filtering IP (Delay Locked Loop Generator (MP DLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp
[I] [run_dc_syn.csh] Filtering IP (Clock Generator (General Purpose PLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen
[I] [run_dc_syn.csh] Filtering IP (Corner Block Generic Wrapper : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock
[I] [run_dc_syn.csh] Filtering IP (Generic Serializer/Deserializer : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant DDR IO Logic : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Memory Generator : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_syncrst.v eip_n3xs_resync.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mem_oe_gen.v eip_n3xs_mem_regout_merge.v eip_n3xs_mem_inst_port_config.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_inst.v eip_n3xs_bram_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_sdp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_sp_array.v eip_n3xs_bram_sp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_dblpump_array.v eip_n3xs_bram_quadpump_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_brom_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_brom_sp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_inst.v eip_n3xs_rfile_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_sdp_array.v eip_n3xs_rfile_sdp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_sp_array.v eip_n3xs_rfile_sp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_hram_array.v eip_n3xs_hram_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_hram_sdp_inst.v eip_n3xs_hram_sdp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_scfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_simplemem_rw_rw.v eip_n3xs_simplemem_rw_r.v eip_n3xs_simplemem_w_r.v eip_n3xs_simplemem_w_a_a.v eip_n3xs_simplemem_w_a.v eip_n3xs_simplemem_w_r_r.v eip_n3xs_simplemem_rw.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_syncram.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_shift_taps.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_scfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio_clock_mux2.v eip_n3xs_mgio_phfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio_configware_sdp.v eip_n3xs_mgio_configware_tdp.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio28g_pma_memarray.v eip_n3xs_mgio16g_pma_memarray.v eip_n3xs_mgio_apb_memarray.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eio_vrefcalpad.v eip_n3xs_eio_pad_std.v eip_n3xs_eio_pad.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eio_diffpad.v eip_n3xs_eio_diffpad_std.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_edelaygenddr.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_edelaygenmp.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eclkgen_hysteresis.v eip_n3xs_eclkgen_urst_sniffer.v eip_n3xs_eclkgen_cfg_arbiter.v eip_n3xs_eclkgen_scm.v eip_n3xs_eclkgen.v eip_n3xs_eclkgen_flock.v eip_n3xs_eclkgen_counter.v eip_n3xs_eclkgen_phaseshift.v eip_n3xs_eclkgen_dynrst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_cornerblockwrapper.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_serializer.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_dcfifo_as.v eip_n3xs_xfpga_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_oddr.v eip_n3xs_xfpga_iddr.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_gen.v
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Re/Syncronizers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Configurable Clock Divider : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv
[I] [run_dc_syn.csh] Filtering IP (Common Port Configurator for All Memory Types : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common
[I] [run_dc_syn.csh] Filtering IP (bRAM Dual True Dual Port Array(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp
[I] [run_dc_syn.csh] Filtering IP (bRAM Simple Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp
[I] [run_dc_syn.csh] Filtering IP (bRAM Single Port Array (1RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp
[I] [run_dc_syn.csh] Filtering IP (bRAM Double/Quad Pumped Arrays : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump
[I] [run_dc_syn.csh] Filtering IP (bROM Dual Port Array (2R) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp
[I] [run_dc_syn.csh] Filtering IP (bROM Single Port Array (1R) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp
[I] [run_dc_syn.csh] Filtering IP (Register File True Dual Port Array (2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp
[I] [run_dc_syn.csh] Filtering IP (Register File Simple Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp
[I] [run_dc_syn.csh] Filtering IP (Register File Single Port Array (1RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Dual Port Array (2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Simpe Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array Backend RAM(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base
[I] [run_dc_syn.csh] Filtering IP (FF Based Simple DualPort Array(1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp
[I] [run_dc_syn.csh] Filtering IP (Single Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo
[I] [run_dc_syn.csh] Filtering IP (Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo
[I] [run_dc_syn.csh] Filtering IP (Set of Simplified Memory Wrappers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Memory Generator : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Shift Taps : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Single Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (MGIO Wrappers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers
[I] [run_dc_syn.csh] Filtering IP (MGIO APB Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb
[I] [run_dc_syn.csh] Filtering IP (MGIO Auxiliary Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary
[I] [run_dc_syn.csh] Filtering IP (MGIO Configware : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware
[I] [run_dc_syn.csh] Filtering IP (MGIO Initware : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware
[I] [run_dc_syn.csh] Filtering IP (MGIO Memory Array : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray
[I] [run_dc_syn.csh] Filtering IP (MGIO Calibration Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal
[I] [run_dc_syn.csh] Filtering IP (Single Ended IO Pad : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads
[I] [run_dc_syn.csh] Filtering IP (IO Pad Calibraion logic (RCAL) and APB Slave to RCAL : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal
[I] [run_dc_syn.csh] Filtering IP (Differential IO Pad : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads
[I] [run_dc_syn.csh] Filtering IP (Double Data Rate Delay Locked Loop Generator (DDR DLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr
[I] [run_dc_syn.csh] Filtering IP (Delay Locked Loop Generator (MP DLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp
[I] [run_dc_syn.csh] Filtering IP (Clock Generator (General Purpose PLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen
[I] [run_dc_syn.csh] Filtering IP (Corner Block Generic Wrapper : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock
[I] [run_dc_syn.csh] Filtering IP (Generic Serializer/Deserializer : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant DDR IO Logic : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Memory Generator : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_clkdiv.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_array_base.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_sdp_array.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_tdp_array.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio16g_pma.sv eip_n3xs_mgio28g_pma.sv eip_n3xs_mgio16g_pma_wrapper.sv eip_n3xs_mgio28g_pma_wrapper.sv
[I] [run_dc_syn.csh] Appending  IP Packages (sverilog)  => eip_n3xs_mgio_pkg.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_apb_mux.sv eip_n3xs_mgio_apb_arbiter.sv eip_n3xs_mgio_apb2reg.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_configware.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_initware_ln_cmn.sv eip_n3xs_mgio_initware_ln_rx_eq.sv eip_n3xs_mgio_initware_ln_tx.sv eip_n3xs_mgio_initware.sv eip_n3xs_mgio_initware_qd.sv eip_n3xs_mgio_initware_ln_rx.sv eip_n3xs_mgio_initware_ln_rx_pm.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_rcal_init.sv eip_n3xs_mgio_rcal.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_eio_rcal_pad_apb.sv eip_n3xs_eio_rcal_pad.sv
[I] [run_dc_syn.csh] Appending  IP Includes (sverilog)  => /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/include/sverilog
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[O] [run_dc_syn.csh] ***********************************
[O] [run_dc_syn.csh] Read, analyze, and link start time
[O] [run_dc_syn.csh] Fri Mar 15 15:44:53 MSK 2019
[O] [run_dc_syn.csh] ***********************************
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_syncrst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_resync.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_oe_gen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_regout_merge.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_inst_port_config.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp/src/rtl/verilog/eip_n3xs_bram_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_dblpump_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_quadpump_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp/src/rtl/verilog/eip_n3xs_brom_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp/src/rtl/verilog/eip_n3xs_brom_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo/src/rtl/verilog/eip_n3xs_scfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo/src/rtl/verilog/eip_n3xs_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_rw.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a_a.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram/src/rtl/verilog/eip_n3xs_afpga_syncram.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps/src/rtl/verilog/eip_n3xs_afpga_shift_taps.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo/src/rtl/verilog/eip_n3xs_afpga_scfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo/src/rtl/verilog/eip_n3xs_afpga_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_clock_mux2.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_phfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_sdp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_tdp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio28g_pma_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio16g_pma_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio_apb_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_vrefcalpad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad_std.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad_std.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr/src/rtl/verilog/eip_n3xs_edelaygenddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp/src/rtl/verilog/eip_n3xs_edelaygenmp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_hysteresis.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_urst_sniffer.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_cfg_arbiter.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_scm.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_flock.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_counter.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_phaseshift.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_dynrst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock/src/rtl/verilog/eip_n3xs_cornerblockwrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes/src/rtl/verilog/eip_n3xs_serializer.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo_as.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_oddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_iddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory/src/rtl/verilog/eip_n3xs_xfpga_gen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_logic_eio_wrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_sys_wrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_core_wrapper.v
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_syncrst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_resync.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_oe_gen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_regout_merge.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_inst_port_config.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp/src/rtl/verilog/eip_n3xs_bram_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_dblpump_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_quadpump_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp/src/rtl/verilog/eip_n3xs_brom_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp/src/rtl/verilog/eip_n3xs_brom_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo/src/rtl/verilog/eip_n3xs_scfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo/src/rtl/verilog/eip_n3xs_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_rw.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a_a.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram/src/rtl/verilog/eip_n3xs_afpga_syncram.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps/src/rtl/verilog/eip_n3xs_afpga_shift_taps.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo/src/rtl/verilog/eip_n3xs_afpga_scfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo/src/rtl/verilog/eip_n3xs_afpga_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_clock_mux2.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_phfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_sdp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_tdp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio28g_pma_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio16g_pma_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio_apb_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_vrefcalpad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad_std.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad_std.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr/src/rtl/verilog/eip_n3xs_edelaygenddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp/src/rtl/verilog/eip_n3xs_edelaygenmp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_hysteresis.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_urst_sniffer.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_cfg_arbiter.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_scm.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_flock.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_counter.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_phaseshift.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_dynrst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock/src/rtl/verilog/eip_n3xs_cornerblockwrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes/src/rtl/verilog/eip_n3xs_serializer.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo_as.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_oddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_iddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory/src/rtl/verilog/eip_n3xs_xfpga_gen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_logic_eio_wrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_sys_wrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_core_wrapper.v
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb'
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/standard.sldb'
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv/src/rtl/sverilog/eip_n3xs_clkdiv.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base/src/rtl/sverilog/eip_n3xs_dff_array_base.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp/src/rtl/sverilog/eip_n3xs_dff_sdp_array.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp/src/rtl/sverilog/eip_n3xs_dff_tdp_array.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma_wrapper.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma_wrapper.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_mux.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_arbiter.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb2reg.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/sverilog/eip_n3xs_mgio_configware.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_cmn.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_eq.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_tx.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_qd.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_pm.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal_init.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad_apb.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv:1: The package eip_n3xs_mgio_pkg has already been analyzed. It is being replaced. (VER-26)
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv/src/rtl/sverilog/eip_n3xs_clkdiv.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base/src/rtl/sverilog/eip_n3xs_dff_array_base.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp/src/rtl/sverilog/eip_n3xs_dff_sdp_array.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp/src/rtl/sverilog/eip_n3xs_dff_tdp_array.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma_wrapper.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma_wrapper.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_mux.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_arbiter.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb2reg.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/sverilog/eip_n3xs_mgio_configware.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_cmn.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_eq.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_tx.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_qd.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_pm.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal_init.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad_apb.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv:45: Using default enum base size of 32. (VER-533)
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv:130: Using default enum base size of 32. (VER-533)
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/src/ar.v
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/gtech.db'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_ecellc_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_efac_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_logic_dcmisc'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_edff_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_clk_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_bram_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_core_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_corner_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_nw_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_otp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_logic_eio_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_eio_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_sys_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_m16gp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_m28gp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'gtech'
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Elaborated 1 design.
[O] [run_dc_syn.csh] Current design is now 'ar'.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   ar                          /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library) /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[I] [run_dc_syn.csh] Marking vreftune_top_on/VREF as dont_touch
[I] [run_dc_syn.csh] Marking vreftunebsc_act/A* as dont_touch
[I] [run_dc_syn.csh] Start Preserving semi-intrinsic MTX connectivity...
[I] [run_dc_syn.csh] Done Preserving semi-intrinsic MTX connectivity.
[I] [run_dc_syn.csh] Bypass Constraining Periphery Input Buffer connections.
[I] [run_dc_syn.csh] Bypass Constraining the PLL and its related logic/network. (No PLL found within Design).
[I] [run_dc_syn.csh] Bypass Constraining the CORNER BLOCK and its related logic/network. (No CORNER BLOCK found within Design).
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_elaborate.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_elaborate.ddc'.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Id             Severity         Limit    Occurrences   Suppressed
[O] [run_dc_syn.csh] --------------------------------------------------------------------
[O] [run_dc_syn.csh] DCSH-18     Information             0              1            0
[O] [run_dc_syn.csh] UPF-213         Warning             0              0            0
[O] [run_dc_syn.csh] VER-26          Warning             0              1            0
[O] [run_dc_syn.csh] VER-533         Warning             0              2            0
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Diagnostics summary: 3 warnings, 1 informational
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[O] [run_dc_syn.csh] Information: You already have a 'DC-Ultra-Features' license. (UI-31)
[O] [run_dc_syn.csh] Information: You already have a 'DC-Ultra-Opt' license. (UI-31)
[W] [run_dc_syn.csh] DC-Ultra specified (dc_use_ultra=1) but license checkout failed
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[I] [run_dc_syn.csh] Reading SDC file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/src/ar.sdc
[O] [run_dc_syn.csh] create_clock -period 40.0 -waveform {0.0 20.0} -name clk4
[W] [run_dc_syn.csh] Creating virtual clock named 'clk4' with no sources. (UID-348)
[O] [run_dc_syn.csh] set_input_delay 0.0  -clock [get_clocks {clk4}] -add_delay [get_ports {A*}]
[O] [run_dc_syn.csh] set_input_delay 0.0  -clock [get_clocks {clk4}] -add_delay [get_ports {B*}]
[O] [run_dc_syn.csh] set_output_delay 0.0 -clock [get_clocks {clk4}] -add_delay [get_ports {Z*}]
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_constrained.ddc'.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[O] [run_dc_syn.csh] Information: Evaluating DesignWare library utilization. (UISN-27)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] | DesignWare Building Block Library  |         Version         | Available |
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] | Basic DW Building Blocks           | N-2017.09-DWBB_201709.4 |     *     |
[O] [run_dc_syn.csh] | Licensed DW Building Blocks        | N-2017.09-DWBB_201709.4 |     *     |
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] Operating condition SS_-40T_0807V set on design ar has different process,
[O] [run_dc_syn.csh] voltage and temperatures parameters than the parameters at which target library 
[O] [run_dc_syn.csh] n3xs_logic_dcmisc is characterized. Delays may be inaccurate as a result. (OPT-998)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Pass 1 Mapping
[O] [run_dc_syn.csh]   ------------------------
[O] [run_dc_syn.csh]   Processing 'ar'
[W] [run_dc_syn.csh] The trip points for the library named n3xs_phys_eio_0v807ssn40c differ from those in the library named n3xs_phys_ecellc_0v807ssn40c. (TIM-164)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Updating timing information
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Implementation Selection
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh]   Processing 'ar_DW01_sub_0'
[O] [run_dc_syn.csh]   Processing 'ar_DW01_add_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Mapping Optimizations  (Medium effort)
[O] [run_dc_syn.csh]   -------------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Delay Optimization Phase
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Area-Recovery Phase  (cleanup)
[O] [run_dc_syn.csh]   -----------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:08   22394.3      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   22195.5      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   22087.8      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:09   21989.9      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Optimization Complete
[O] [run_dc_syn.csh]   ---------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Current design is 'ar'.
[I] [run_dc_syn.csh] RAM TRIM - start trimming ram inputs...
[I] [run_dc_syn.csh] RAM TRIM - start trimming ram inputs... Overall trimmed ram ports: 0
[I] [run_dc_syn.csh] Removing unconnected edff_sync/bram/regfile instances
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Loading design 'ar'
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
	  Simplifying Design 'ar'
[I] [run_dc_syn.csh] Done removing unconnected edff_sync/bram/regfile instances
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_compile.ddc'.
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] Operating condition SS_-40T_0807V set on design ar has different process,
[O] [run_dc_syn.csh] voltage and temperatures parameters than the parameters at which target library 
[O] [run_dc_syn.csh] n3xs_logic_dcmisc is characterized. Delays may be inaccurate as a result. (OPT-998)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Pass 1 Mapping  (Incremental)
[O] [run_dc_syn.csh]   ------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Updating timing information
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Mapping Optimizations  (High effort)  (Incremental)
[O] [run_dc_syn.csh]   -------------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Incremental Implementation Selection
[O] [run_dc_syn.csh]   ----------------------------------------------
[O] [run_dc_syn.csh]   Selecting implementations
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2_0'
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Delay Optimization Phase
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:05   21989.9      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
	    0:00:08   21989.9      0.00       0.0       0.0                          
	    0:00:08   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:08   21989.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:08   21989.9      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Optimization Complete
[O] [run_dc_syn.csh]   ---------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_compile_incremental.ddc'.
[I] [run_dc_syn.csh] changing names
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc_hier.v_nodefparams'.
[W] [run_dc_syn.csh] Verilog writer has added 3 nets to module ar using EASIC_UNCONNECTED as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   * (6 designs)               /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db, etc
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library)
[O] [run_dc_syn.csh]                               /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[W] [run_dc_syn.csh] Design 'ar' inherited license information from design 'ar_DW_mult_uns_2'. (DDB-74)
[O] [run_dc_syn.csh] Information: Added key list 'DesignWare' to design 'ar'. (DDB-72)
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final_flat.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[I] [run_dc_syn.csh] DC Defparam Extraction: reading template file: /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/../ephysresynthesis/data/params_logical.txt
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Read supplementary sdc file 
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   ar                          /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library)
[O] [run_dc_syn.csh]                               /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[W] [run_dc_syn.csh] Design has no hierarchy.  No cells can be ungrouped. (UID-228)
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final_flat.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[I] [run_dc_syn.csh] DC Defparam Extraction: reading template file: /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/../ephysresynthesis/data/params_logical.txt
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Thank you...
[I] [run_dc_syn.csh] DC SINGLE_PASS Mode Finished Successfully.
[I] [run_dc_syn.csh] exit code: 0
[I] [run_dc_syn.csh] num errors detected: 0, suppressed: 0, ignored: 0
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Convert Synthesis results
[I] verilog2oa -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa -lib ar_oa -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_dc.v " -defparams -refLibs "ltechlib techlib_lut base_solid_io stechlib" -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/verilog2oa_syn.log -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -view abstract -viewType maskLayout -designPerMod
[I] Detected changes in file list. Raising events.
[I] Detected changes in file list. Raising events.
[O] [verilog2oa] *****************************************************************************
[O] [verilog2oa] Tool:		verilog2oa          22.50.047
[O] [verilog2oa] *****************************************************************************
[O] [verilog2oa] Running: verilog2oa -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/verilog2oa_syn.log -lib ar_oa -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa -refLibs "ltechlib techlib_lut base_solid_io stechlib" -refViews "abstract layout" -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_dc.v" -designPerMod -view abstract -viewType maskLayout -defparams
[O] [verilog2oa] Started: Fri Mar 15 15:46:22 2019 (Hostname: mos018.ru.easic.com)
[O] [verilog2oa] Finished:	verilog2oa
[O] [verilog2oa] Time elapsed:	0.87 seconds
[O] [verilog2oa] CPU Time:	0.177632 seconds
[O] [verilog2oa] System Time:	0.025231 seconds
[O] [verilog2oa] Peak VM:	3035136 bytes
[O] [verilog2oa] Messages:	0 errors, 0 warnings
[I] [verilog2oa] exit code: 0
[I] [verilog2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] [flatten] flatten (version #29, Mar 12 2019 11:49:18) started at Fri Mar 15 15:46:23 2019
[I] [flatten] Command line:  flatten ar_oa ar abstract flat_netlist -leafLibs ltechlib techlib_lut base_solid_io stechlib
[I] [flatten] Using BUF12CRRVTIZ cell as buffer, ports A, IZ.
[I] [flatten] Processed 1 modules
[I] [flatten] flatten finished at Fri Mar 15 15:46:24 2019
[I] [flatten] exit code: 0
[I] [flatten] num errors detected: 0, suppressed: 0, ignored: 0
[O] [def2oa] *****************************************************************************
[O] [def2oa] Tool:		def2oa              22.50.047
[O] [def2oa] *****************************************************************************
[O] [def2oa] Running: def2oa -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/def2oa.log -lib ar_oa -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -refLibs "ltechlib techlib_lut base_solid_io stechlib" -dataModel 1 -def "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/oa_ar.def" -techLib ltechlib -view flat_netlist
[O] [def2oa] Started: Fri Mar 15 15:46:24 2019 (Hostname: mos018.ru.easic.com)
[O] [def2oa] Finished:	def2oa
[O] [def2oa] Time elapsed:	0.36 seconds
[O] [def2oa] CPU Time:	0.062636 seconds
[O] [def2oa] System Time:	0.020536 seconds
[O] [def2oa] Peak VM:	2854912 bytes
[O] [def2oa] Messages:	0 errors, 0 warnings
[I] [def2oa] exit code: 0
[I] [def2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] Restoring defparams after synthesis started
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/logical/techlib: version Wed Feb 25 02:36:37 2015
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa: library ar_oa, view flat_netlist, version Fri Mar 15 15:46:24 2019
[I] [eco2oa] Tool : eco2oa  Version : 21640  Build date : Jul 16 2018 16:03:46
[I] [eco2oa] Local time : Fri Mar 15 15:46:24 2019
[I] [eco2oa] Running : eco2oa -ecoFileName /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/defparam_eco.tcl -oaLibName ar_oa -topModule ar -origViewName flat_netlist -newViewName synthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/restore_defparams_eco.log 
[I] [eco2oa] Loading eco list...
[I] [eco2oa] open OA design ...
[I] [eco2oa] apply eco on OA block...
[I] [eco2oa] commiting eco changes to OA...
[I] [eco2oa] eco applied successfully !!!
[I] [eco2oa] exit code: 0
[I] [eco2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] Defparams after synthesis were restored
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Start oa2rdb conversion on OA view synthesis
[I] Read tech parameters for corner 0v807ssn40
[I] Detected changes in option list. Raising events.
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:46:25 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2rdb.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2rdb.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] Reading OA technology libraries
[I] [ephysresynthesis]   Reading library ltechlib from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/techlib
[I] Detected changes in option list. Raising events.
[I] [ephysresynthesis]   Reading library techlib_lut from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/techlib_lut
[I] [ephysresynthesis]   Reading library base_solid_io from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/base_solid_io
[I] [ephysresynthesis]   Reading library stechlib from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/stechlib
[I] [ephysresynthesis]   Reading defparams from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/params_logical.txt
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis] Reading OA design /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa/ar/synthesis
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (1, 1)
[I] [ephysresynthesis]   Ports = 167
[I] [ephysresynthesis]   Instances = 2429
[I] [ephysresynthesis]   Nets = 3345
[I] [ephysresynthesis]   Intrinsic nets = 167, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 25/4867
[I] [ephysresynthesis] Reading simulation models /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xssim.v
[I] [ephysresynthesis] Reading simulation models /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xssim_semi.v
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/synthesis/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:46:28 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] oa2rdb conversion completed
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/lib_ar.defs
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/logical/techlib: version Wed Feb 25 02:36:37 2015
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa: library ar_oa, view synthesis, version Fri Mar 15 15:46:24 2019
[I] execApp rdbeconfig --userLibName snapshots --userDesignName ar --userViewName synthesis --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --deviceType full --userDevice N3XST150 --package FC150 --task initial_drc_only --skipSpefConfig --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --maxMessagePerId 50 --logFile initial_drc.log --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --reducedLib --technology gp --por off --padLess --ntsd=off --ntsd_east=off --jtag_power=3.3 --jtag=off --jtagSelect=JTAG_MODE_0111 --proceedOnErrors
[I] [rdbeconfig] *********************************************************************
[I] [rdbeconfig] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] [rdbeconfig] Econfig command options            :  --logFile initial_drc.log --userLibName snapshots --userDesignName ar --userViewName synthesis --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task initial_drc_only --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --jtag off --jtag_power 3.3 --por off --ntsd off --ntsd_east off --padLess --reducedLib --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] [rdbeconfig] Create user design oa              : 0
[I] [rdbeconfig] User lib name                      : snapshots
[I] [rdbeconfig] User view name                     : synthesis
[I] [rdbeconfig] User libDefsFile                   : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs
[I] [rdbeconfig] User design name                   : ar
[I] [rdbeconfig] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir
[I] [rdbeconfig] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [rdbeconfig] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [rdbeconfig] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] [rdbeconfig] Device name                        : n3xst150f
[I] [rdbeconfig] Device type                        : full
[I] [rdbeconfig] User device name                   : N3XST150
[I] [rdbeconfig] Package name                       : FC150
[I] [rdbeconfig] Task needs to be done              : initial_drc_only
[I] [rdbeconfig] Pad less design                    : true
[I] [rdbeconfig] Ntsd(west) option                  : off
[I] [rdbeconfig] Ntsd(east) option                  : off
[I] [rdbeconfig] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] [rdbeconfig] Power optimized config             : No
[I] [rdbeconfig] *********************************************************************
[I] [rdbeconfig] Found multi chip pintable
[I] [rdbeconfig] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] [rdbeconfig] Unclassified P/G class for pin VCC_TR, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VPP_TR, created new class
[I] [rdbeconfig] *******************************************************************************
[I] [rdbeconfig] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] [rdbeconfig] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] [rdbeconfig] *******************************************************************************
[I] [rdbeconfig] Loading oa design.
[I] [rdbeconfig] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [rdbeconfig] Setting device name = n3xst150f
[I] [rdbeconfig] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [rdbeconfig] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/../snapshots/ar/synthesis/layout.rdb
[I] [rdbeconfig] Reading technology libraries
[I] [rdbeconfig]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ar
[I] [rdbeconfig]   Ports = 167
[I] [rdbeconfig]   Instances = 2429
[I] [rdbeconfig]   Nets = 3345
[I] [rdbeconfig]   Intrinsic nets = 167, don't touch nets = 0
[I] [rdbeconfig]   Properties/values = 25/4867
[I] [rdbeconfig] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [rdbeconfig] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [rdbeconfig] Setting register legalization data = register_legalization.data
[I] [rdbeconfig] Loading hier device from snapshot
[I] [rdbeconfig] Reading technology libraries
[I] [rdbeconfig]   Modules = 189, sites = 189, properties/values = 3/76
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = n3xst150f
[I] [rdbeconfig]   Outline = (0, 0) - (3772260, 4413560)
[I] [rdbeconfig]   Ports = 278
[I] Detected changes in option list. Raising events.
[I] [rdbeconfig]   Instances = 53947
[I] [rdbeconfig]   Nets = 118001
[I] [rdbeconfig]   Intrinsic nets = 114427, don't touch nets = 0
[I] [rdbeconfig]   Properties/values = 5/78
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkcore_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (118000, 69800)
[I] [rdbeconfig]   Ports = 435
[I] [rdbeconfig]   Instances = 345
[I] [rdbeconfig]   Nets = 450
[I] [rdbeconfig]   Intrinsic nets = 448, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (13500, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap_b
[I] [rdbeconfig]   Outline = (0, 0) - (19890, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap_t
[I] [rdbeconfig]   Outline = (0, 0) - (19890, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkhs_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 18820)
[I] [rdbeconfig]   Ports = 296
[I] [rdbeconfig]   Instances = 1199
[I] [rdbeconfig]   Nets = 298
[I] [rdbeconfig]   Intrinsic nets = 296, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkio_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (91220, 69800)
[I] [rdbeconfig]   Ports = 14
[I] [rdbeconfig]   Instances = 266
[I] [rdbeconfig]   Nets = 23
[I] [rdbeconfig]   Intrinsic nets = 21, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkior_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (91220, 69800)
[I] [rdbeconfig]   Ports = 14
[I] [rdbeconfig]   Instances = 266
[I] [rdbeconfig]   Nets = 23
[I] [rdbeconfig]   Intrinsic nets = 21, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ehsgenblock_rt
[I] [rdbeconfig]   Outline = (0, 0) - (25220, 23540)
[I] [rdbeconfig]   Ports = 2
[I] [rdbeconfig]   Instances = 75
[I] [rdbeconfig]   Nets = 4
[I] [rdbeconfig]   Intrinsic nets = 2, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ehsvtile_rt
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 61430)
[I] [rdbeconfig]   Instances = 148
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eioclkmotifc10_cntrl
[I] [rdbeconfig]   Outline = (0, 0) - (40709, 321000)
[I] [rdbeconfig]   Ports = 646
[I] [rdbeconfig]   Instances = 1919
[I] [rdbeconfig]   Nets = 648
[I] [rdbeconfig]   Intrinsic nets = 646, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eiomotifc10_cntrl
[I] [rdbeconfig]   Outline = (0, 0) - (40709, 321000)
[I] [rdbeconfig]   Ports = 646
[I] [rdbeconfig]   Instances = 1919
[I] [rdbeconfig]   Nets = 648
[I] [rdbeconfig]   Intrinsic nets = 646, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = mhsbarc9
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 7260)
[I] [rdbeconfig]   Ports = 296
[I] [rdbeconfig]   Instances = 34
[I] [rdbeconfig]   Nets = 298
[I] [rdbeconfig]   Intrinsic nets = 296, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = smotifc10
[I] [rdbeconfig]   Outline = (0, 0) - (91532, 321000)
[I] [rdbeconfig]   Ports = 12
[I] [rdbeconfig]   Instances = 4237
[I] [rdbeconfig]   Nets = 14
[I] [rdbeconfig]   Intrinsic nets = 12, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = dft_invh_blk_row_240
[I] [rdbeconfig]   Outline = (0, 0) - (5000, 33600)
[I] [rdbeconfig]   Instances = 48
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = dft_invv_blk2_row_240
[I] [rdbeconfig]   Outline = (0, 0) - (30888, 3792)
[I] [rdbeconfig]   Instances = 24
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Done
[I] [rdbeconfig] Populating chip hier structure
[I] [rdbeconfig] Done
[I] [rdbeconfig] Device version 'd'
[I] [rdbeconfig] Doing simple design rule checks.
[I] [rdbeconfig] Number of checks 16, max.threads=8
[I] [rdbeconfig]   check hanging ports
[W] [rdbeconfig] (60) User design port<Z[0]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[1]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[2]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[3]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[4]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[5]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[6]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[7]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[8]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[9]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[10]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[11]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[12]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[13]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[14]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[15]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[16]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[17]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[18]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[19]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[20]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[21]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[22]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[23]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[24]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[25]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[26]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[27]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[28]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[29]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[30]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[31]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[32]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[33]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[34]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[35]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[36]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[37]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[38]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[39]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[40]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[0]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[1]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[2]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[3]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[4]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[5]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[6]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[7]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[8]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[9]> is not connected to any pad instance.
[W] [rdbeconfig] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I] [rdbeconfig]   check nets
[W] [rdbeconfig] (63) Hanging constant net in the design: EASIC_TIE0.
[W] [rdbeconfig] (63) Hanging constant net in the design: EASIC_TIE1.
[W] [rdbeconfig] (63) Hanging constant net in the design: tie0.
[W] [rdbeconfig] (63) Hanging constant net in the design: tie1.
[I] [rdbeconfig]   check routable input pins
[I] [rdbeconfig]   check PLL out pins
[I] [rdbeconfig]   check types pins by patterns
[I] [rdbeconfig]   check top ports names unique
[I] [rdbeconfig]   check edlygenddr4s
[I] [rdbeconfig]     checked 0/0 edlygenddr4s
[I] [rdbeconfig]   check intrinsic pins tieoff
[I] [rdbeconfig]     checked 0 pins
[I] [rdbeconfig] Check MGIO top nets
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check MGIOs IDDQ pin connection
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check MGIOs AREFENABLE pin connection
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check unconnected instances
[I] [rdbeconfig] Done for 0 instances
[I] [rdbeconfig] Check matching of edff and eclkgate polarity
[I] [rdbeconfig] Check dcdl types for used device
[I] [rdbeconfig] Check DCDL instances connection to mrx*/mtx*
[I] [rdbeconfig] Done for 0 instances
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check temperature diodes pins for bounding out
[I] [rdbeconfig] Done for 0 diodes
[I] [rdbeconfig] Check BRAM/REGFILE for clock gate path
[I] [rdbeconfig]   checked 0 instances
[I] [rdbeconfig] Done
[I] [rdbeconfig] Mixed nets check
[I] [rdbeconfig]   checked 3341/3345 nets
[I] [rdbeconfig] Done
[W] [rdbeconfig] Corner block not instantiated in design
[I] [rdbeconfig] Doing all io drcs.
[I] [rdbeconfig]   check top ports connections
[I] [rdbeconfig]   done for 167 top ports
[I] [rdbeconfig]   check IO pad connections
[I] [rdbeconfig]   done for 0 IO instances
[I] [rdbeconfig]   check WKE connections
[I] [rdbeconfig]   check odt configuration
[I] [rdbeconfig]   done
[I] [rdbeconfig]   check COMP_UPD/COMP_EN
[I] [rdbeconfig]     checked 0/0 IO pads
[I] [rdbeconfig]   check inout direction for IO
[I] [rdbeconfig] Done
[I] [rdbeconfig]   check LVDS output pads
[I] [rdbeconfig] Check design nets and instances name conflicts
[I] [rdbeconfig] Number of task 2, max.threads=2
[I] [rdbeconfig] done
[I] [rdbeconfig] Check device nets and instances name conflicts
[I] [rdbeconfig] Number of task 2, max.threads=2
[I] [rdbeconfig] done
[I] [rdbeconfig] Printing status of all drc checks
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | ID | Check Type            | Status  |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | 0  | Simple DRC check      | PASS    |
[I] [rdbeconfig] | 1  | IO check              | PASS    |
[I] [rdbeconfig] | 2  | Intrinsic conn check  | PASS    |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | 3  | All checks            | PASS    |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] Memory used : 0.5 Gb
[I] [rdbeconfig] Time Elapsed             : 2s
[O] [rdbeconfig] 
[O] [rdbeconfig] 
[O] [rdbeconfig] Thank you for using eASIC design tools.
[O] [rdbeconfig] 
[I] [rdbeconfig] exit code: 0
[I] [rdbeconfig] num errors detected: 0, suppressed: 0, ignored: 0
[I] Initial DRC finished
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Preplacement (before FP)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:46:30 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_prefp.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_prefp.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 921
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Wall time: Fri Mar 15 15:46:41 2019 1552654001
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/synthesis/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Ports = 167
[I] [eplacer]   Instances = 2429
[I] [eplacer]   Nets = 3345
[I] [eplacer]   Intrinsic nets = 167, don't touch nets = 0
[I] [eplacer]   Properties/values = 25/4867
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/ar.flatten.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:46:54 2019 1552654014
[I] [eplacer] Memory used: 0.68 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:46:54 2019 1552654014
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Pad inferring is off
[I] [eplacer] No custom procedures registered at stage prepacking
[I] [eplacer] Start mapping DCDLs cells according to control pin connections
[I] [eplacer] Total number of DCDLs in the netlist: 0. Number of replaced: 0
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 15:46:54 2019 1552654014
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:46:54 2019 1552654014
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Running device fitter
[I] [eplacer]   Printing fitter report /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/drc_ar_N3XST150_fit.txt
[I] [eplacer]   Design ar fits in the selected device/package N3XST150_FC150
[I] [eplacer] Wall time: Fri Mar 15 15:46:54 2019 1552654014
[I] [eplacer] Memory used: 0.79 Gb
[I] [eplacer] Worst Slack:   35.12 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =      10196, reg =          0, log =      10196
[I] [eplacer]   Less  35.22: reg+log =   6.002354, reg =       -nan, log =   6.002354
[I] [eplacer]   Less  35.32: reg+log =   8.424872, reg =       -nan, log =   8.424872
[I] [eplacer]   Less  35.42: reg+log =  12.632404, reg =       -nan, log =  12.632404
[I] [eplacer]   Less  35.52: reg+log =  15.574736, reg =       -nan, log =  15.574736
[I] [eplacer]   Less  35.62: reg+log =  18.968224, reg =       -nan, log =  18.968224
[I] [eplacer]   Less  35.72: reg+log =  22.145939, reg =       -nan, log =  22.145939
[I] [eplacer]   Less  35.82: reg+log =  25.431541, reg =       -nan, log =  25.431541
[I] [eplacer]   Less  35.92: reg+log =  28.825029, reg =       -nan, log =  28.825029
[I] [eplacer]   Less  36.02: reg+log =  32.306786, reg =       -nan, log =  32.306786
[I] [eplacer]   Less  36.12: reg+log =  35.906239, reg =       -nan, log =  35.906239
[I] [eplacer]   Less  36.22: reg+log =  39.888191, reg =       -nan, log =  39.888191
[I] [eplacer]   Less  36.32: reg+log =  44.811691, reg =       -nan, log =  44.811691
[I] [eplacer]   Less  36.42: reg+log =  49.823460, reg =       -nan, log =  49.823460
[I] [eplacer]   Less  36.52: reg+log =  54.256569, reg =       -nan, log =  54.256569
[I] [eplacer]   Less  36.62: reg+log =  58.807373, reg =       -nan, log =  58.807373
[I] [eplacer]   Less  36.72: reg+log =  62.887405, reg =       -nan, log =  62.887405
[I] [eplacer]   Less  36.82: reg+log =  66.329933, reg =       -nan, log =  66.329933
[I] [eplacer]   Less  36.92: reg+log =  69.968620, reg =       -nan, log =  69.968620
[I] [eplacer]   Less  37.02: reg+log =  72.597099, reg =       -nan, log =  72.597099
[I] [eplacer]   Less  37.12: reg+log =  75.451157, reg =       -nan, log =  75.451157
[I] [eplacer]   Less  37.22: reg+log =  77.491173, reg =       -nan, log =  77.491173
[I] [eplacer]   Less  37.32: reg+log =  79.648880, reg =       -nan, log =  79.648880
[I] [eplacer]   Less  37.42: reg+log =  81.463318, reg =       -nan, log =  81.463318
[I] [eplacer]   Less  37.52: reg+log =  83.748535, reg =       -nan, log =  83.748535
[I] [eplacer]   Less  37.62: reg+log =  85.798355, reg =       -nan, log =  85.798355
[I] [eplacer]   Less  37.72: reg+log =  88.005104, reg =       -nan, log =  88.005104
[I] [eplacer]   Less  37.82: reg+log =  89.584145, reg =       -nan, log =  89.584145
[I] [eplacer]   Less  37.92: reg+log =  91.428009, reg =       -nan, log =  91.428009
[I] [eplacer]   Less  38.02: reg+log =  92.673599, reg =       -nan, log =  92.673599
[I] [eplacer]   Less  38.12: reg+log =  93.772064, reg =       -nan, log =  93.772064
[I] [eplacer]   Less  38.22: reg+log =  94.821503, reg =       -nan, log =  94.821503
[I] [eplacer]   Less  38.32: reg+log =  95.763046, reg =       -nan, log =  95.763046
[I] [eplacer]   Less  38.42: reg+log =  96.792862, reg =       -nan, log =  96.792862
[I] [eplacer]   Less  38.52: reg+log =  97.724602, reg =       -nan, log =  97.724602
[I] [eplacer]   Less  38.62: reg+log =  98.411140, reg =       -nan, log =  98.411140
[I] [eplacer]   Less  38.72: reg+log =  98.715179, reg =       -nan, log =  98.715179
[I] [eplacer]   Less  38.82: reg+log =  99.136917, reg =       -nan, log =  99.136917
[I] [eplacer]   Less  38.92: reg+log =  99.323265, reg =       -nan, log =  99.323265
[I] [eplacer]   Less  39.02: reg+log =  99.391922, reg =       -nan, log =  99.391922
[I] [eplacer]   Less  39.12: reg+log =  99.617500, reg =       -nan, log =  99.617500
[I] [eplacer]   Less  39.22: reg+log =  99.676338, reg =       -nan, log =  99.676338
[I] [eplacer]   Less  39.32: reg+log =  99.803848, reg =       -nan, log =  99.803848
[I] [eplacer]   Less  39.42: reg+log =  99.843071, reg =       -nan, log =  99.843071
[I] [eplacer]   Less  39.52: reg+log =  99.882301, reg =       -nan, log =  99.882301
[I] [eplacer]   Less  39.62: reg+log =  99.911728, reg =       -nan, log =  99.911728
[I] [eplacer]   Less  39.72: reg+log =  99.950966, reg =       -nan, log =  99.950966
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_initial_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_initial_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_initial_all_violators_verbose.rpt
[I] [eplacer] Wall time: Fri Mar 15 15:46:54 2019 1552654014
[I] [eplacer] Memory used: 0.79 Gb
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer]   0 (out of 101) buffers/inverters removed
[I] [eplacer] Temporary removed property don't touch of 0 nets
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer] Restored property don't touch of 0 nets
[I] [eplacer] Initializing logic cells functionality structures
[I] [eplacer] Merging LUT cell types: 104 into 11
[I] [eplacer] Initializing ecell map (231624 sites, 0 rsc types)
[I] [eplacer] Initializing rtbuf map (0 sites)
[I] [eplacer] Initializing mnbuf map (0 sites)
[I] [eplacer] Initializing erbuf map (576 sites)
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer]   reset region groups
[I] [eplacer]   load region groups
[I] [eplacer] Motif matrix 72 x 18
[I] [eplacer] Bram matrix 9 x 14
[I] [eplacer] Reg file matrix 9 x 14
[I] [eplacer] Initializing edff map (77040 sites, 40-60 per group, 5 rsc types (1 group occ))
[I] [eplacer] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [eplacer]   Supported logical module number = 102, with defparams = 0
[I] [eplacer] Constant nets optimization procedure is started.
[I] [eplacer] Assigning initial expressions to nets in design...
[I] [eplacer] Topological order net traversal is started.
[I] [eplacer] Detected 0 synchronizers of 0 registers
[I] [eplacer] Initializing repeaters list
[I] [eplacer]   Detected buffer efa_bufc: I_CI->O_CO
[I] [eplacer]   Detected buffer BUF12V1CRRVTIY: D->IY
[I] [eplacer]   Detected inverter INVX2CRRVTZ: A->Z
[I] [eplacer]   Detected inverter INVD2CRRVTIZ: IA->IZ
[I] [eplacer]   Detected buffer BUF24CRRVTZ: IA->Z
[I] [eplacer]   Detected inverter INVX4CRRVTZ: A->Z
[I] [eplacer]   Detected inverter efa_invc: I_CI->O_S
[I] [eplacer]   Detected inverter INVD2V1CRRVTIY: IB->IY
[I] [eplacer]   Detected buffer BUF12CRRVTIZ: A->IZ
[I] [eplacer]   Detected inverter INVX2V1CRRVTY: D->Y
[I] [eplacer]   Detected inverter efa_inv: A->Z
[I] [eplacer] Constant nets optimization is completed, 28 instances have been optimized in total.
[I] [eplacer] Replacement statistics:
	( IND3AX1CRRVTY ) -> ( IND3X1CRRVTY ): 27
	( XORX1CRRVTY ) -> ( XORX1CRRVTY ): 1
	
[I] [eplacer] Started tail removing procedure
[I] [eplacer] Tail removing finished
[I] [eplacer] Wall time: Fri Mar 15 15:46:55 2019 1552654015
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Buffer inserted on top level port Z[0]
[I] [eplacer] Buffer inserted on top level port Z[1]
[I] [eplacer] Buffer inserted on top level port Z[2]
[I] [eplacer] Buffer inserted on top level port Z[3]
[I] [eplacer] Buffer inserted on top level port Z[4]
[I] [eplacer] Buffer inserted on top level port Z[5]
[I] [eplacer] Buffer inserted on top level port Z[6]
[I] [eplacer] Buffer inserted on top level port Z[7]
[I] [eplacer] Buffer inserted on top level port Z[8]
[I] [eplacer] Buffer inserted on top level port Z[9]
[I] [eplacer] Buffer inserted on top level port Z[10]
[I] [eplacer] Buffer inserted on top level port Z[11]
[I] [eplacer] Buffer inserted on top level port Z[12]
[I] [eplacer] Buffer inserted on top level port Z[13]
[I] [eplacer] Buffer inserted on top level port Z[14]
[I] [eplacer] Buffer inserted on top level port Z[15]
[I] [eplacer] Buffer inserted on top level port Z[16]
[I] [eplacer] Buffer inserted on top level port Z[17]
[I] [eplacer] Buffer inserted on top level port Z[18]
[I] [eplacer] Buffer inserted on top level port Z[19]
[I] [eplacer] Buffer inserted on top level port Z[20]
[I] [eplacer] Buffer inserted on top level port Z[21]
[I] [eplacer] Buffer inserted on top level port Z[22]
[I] [eplacer] Buffer inserted on top level port Z[23]
[I] [eplacer] Buffer inserted on top level port Z[24]
[I] [eplacer] Buffer inserted on top level port Z[25]
[I] [eplacer] Buffer inserted on top level port Z[26]
[I] [eplacer] Buffer inserted on top level port Z[27]
[I] [eplacer] Buffer inserted on top level port Z[28]
[I] [eplacer] Buffer inserted on top level port Z[29]
[I] [eplacer] Buffer inserted on top level port Z[30]
[I] [eplacer] Buffer inserted on top level port Z[31]
[I] [eplacer] Buffer inserted on top level port Z[32]
[I] [eplacer] Buffer inserted on top level port Z[33]
[I] [eplacer] Buffer inserted on top level port Z[34]
[I] [eplacer] Buffer inserted on top level port Z[35]
[I] [eplacer] Buffer inserted on top level port Z[36]
[I] [eplacer] Buffer inserted on top level port Z[37]
[I] [eplacer] Buffer inserted on top level port Z[38]
[I] [eplacer] Buffer inserted on top level port Z[39]
[I] [eplacer] Buffer inserted on top level port Z[40]
[I] [eplacer] Buffer inserted on top level port A1[0]
[I] [eplacer] Buffer inserted on top level port A1[1]
[I] [eplacer] Buffer inserted on top level port A1[2]
[I] [eplacer] Buffer inserted on top level port A1[3]
[I] [eplacer] Buffer inserted on top level port A1[4]
[I] [eplacer] Buffer inserted on top level port A1[5]
[I] [eplacer] Buffer inserted on top level port A1[6]
[I] [eplacer] Buffer inserted on top level port A1[7]
[I] [eplacer] Buffer inserted on top level port A1[8]
[I] [eplacer] Buffer inserted on top level port A1[9]
[I] [eplacer] Buffer inserted on top level port A1[10]
[I] [eplacer] Buffer inserted on top level port A1[11]
[I] [eplacer] Buffer inserted on top level port A1[12]
[I] [eplacer] Buffer inserted on top level port A1[13]
[I] [eplacer] Buffer inserted on top level port A1[14]
[I] [eplacer] Buffer inserted on top level port A1[15]
[I] [eplacer] Buffer inserted on top level port A1[16]
[I] [eplacer] Buffer inserted on top level port A1[17]
[I] [eplacer] Buffer inserted on top level port A1[18]
[I] [eplacer] Buffer inserted on top level port A1[19]
[I] [eplacer] Buffer inserted on top level port A1[20]
[I] [eplacer] Buffer inserted on top level port A2[0]
[I] [eplacer] Buffer inserted on top level port A2[1]
[I] [eplacer] Buffer inserted on top level port A2[2]
[I] [eplacer] Buffer inserted on top level port A2[3]
[I] [eplacer] Buffer inserted on top level port A2[4]
[I] [eplacer] Buffer inserted on top level port A2[5]
[I] [eplacer] Buffer inserted on top level port A2[6]
[I] [eplacer] Buffer inserted on top level port A2[7]
[I] [eplacer] Buffer inserted on top level port A2[8]
[I] [eplacer] Buffer inserted on top level port A2[9]
[I] [eplacer] Buffer inserted on top level port A2[10]
[I] [eplacer] Buffer inserted on top level port A2[11]
[I] [eplacer] Buffer inserted on top level port A2[12]
[I] [eplacer] Buffer inserted on top level port A2[13]
[I] [eplacer] Buffer inserted on top level port A2[14]
[I] [eplacer] Buffer inserted on top level port A2[15]
[I] [eplacer] Buffer inserted on top level port A2[16]
[I] [eplacer] Buffer inserted on top level port A2[17]
[I] [eplacer] Buffer inserted on top level port A2[18]
[I] [eplacer] Buffer inserted on top level port A2[19]
[I] [eplacer] Buffer inserted on top level port A2[20]
[I] [eplacer] Buffer inserted on top level port A3[0]
[I] [eplacer] Buffer inserted on top level port A3[1]
[I] [eplacer] Buffer inserted on top level port A3[2]
[I] [eplacer] Buffer inserted on top level port A3[3]
[I] [eplacer] Buffer inserted on top level port A3[4]
[I] [eplacer] Buffer inserted on top level port A3[5]
[I] [eplacer] Buffer inserted on top level port A3[6]
[I] [eplacer] Buffer inserted on top level port A3[7]
[I] [eplacer] Buffer inserted on top level port A3[8]
[I] [eplacer] Buffer inserted on top level port A3[9]
[I] [eplacer] Buffer inserted on top level port A3[10]
[I] [eplacer] Buffer inserted on top level port A3[11]
[I] [eplacer] Buffer inserted on top level port A3[12]
[I] [eplacer] Buffer inserted on top level port A3[13]
[I] [eplacer] Buffer inserted on top level port A3[14]
[I] [eplacer] Buffer inserted on top level port A3[15]
[I] [eplacer] Buffer inserted on top level port A3[16]
[I] [eplacer] Buffer inserted on top level port A3[17]
[I] [eplacer] Buffer inserted on top level port A3[18]
[I] [eplacer] Buffer inserted on top level port A3[19]
[I] [eplacer] Buffer inserted on top level port A3[20]
[I] [eplacer] Buffer inserted on top level port B1[0]
[I] [eplacer] Buffer inserted on top level port B1[1]
[I] [eplacer] Buffer inserted on top level port B1[2]
[I] [eplacer] Buffer inserted on top level port B1[3]
[I] [eplacer] Buffer inserted on top level port B1[4]
[I] [eplacer] Buffer inserted on top level port B1[5]
[I] [eplacer] Buffer inserted on top level port B1[6]
[I] [eplacer] Buffer inserted on top level port B1[7]
[I] [eplacer] Buffer inserted on top level port B1[8]
[I] [eplacer] Buffer inserted on top level port B1[9]
[I] [eplacer] Buffer inserted on top level port B1[10]
[I] [eplacer] Buffer inserted on top level port B1[11]
[I] [eplacer] Buffer inserted on top level port B1[12]
[I] [eplacer] Buffer inserted on top level port B1[13]
[I] [eplacer] Buffer inserted on top level port B1[14]
[I] [eplacer] Buffer inserted on top level port B1[15]
[I] [eplacer] Buffer inserted on top level port B1[16]
[I] [eplacer] Buffer inserted on top level port B1[17]
[I] [eplacer] Buffer inserted on top level port B1[18]
[I] [eplacer] Buffer inserted on top level port B1[19]
[I] [eplacer] Buffer inserted on top level port B1[20]
[I] [eplacer] Buffer inserted on top level port B2[0]
[I] [eplacer] Buffer inserted on top level port B2[1]
[I] [eplacer] Buffer inserted on top level port B2[2]
[I] [eplacer] Buffer inserted on top level port B2[3]
[I] [eplacer] Buffer inserted on top level port B2[4]
[I] [eplacer] Buffer inserted on top level port B2[5]
[I] [eplacer] Buffer inserted on top level port B2[6]
[I] [eplacer] Buffer inserted on top level port B2[7]
[I] [eplacer] Buffer inserted on top level port B2[8]
[I] [eplacer] Buffer inserted on top level port B2[9]
[I] [eplacer] Buffer inserted on top level port B2[10]
[I] [eplacer] Buffer inserted on top level port B2[11]
[I] [eplacer] Buffer inserted on top level port B2[12]
[I] [eplacer] Buffer inserted on top level port B2[13]
[I] [eplacer] Buffer inserted on top level port B2[14]
[I] [eplacer] Buffer inserted on top level port B2[15]
[I] [eplacer] Buffer inserted on top level port B2[16]
[I] [eplacer] Buffer inserted on top level port B2[17]
[I] [eplacer] Buffer inserted on top level port B2[18]
[I] [eplacer] Buffer inserted on top level port B2[19]
[I] [eplacer] Buffer inserted on top level port B2[20]
[I] [eplacer] Buffer inserted on top level port B3[0]
[I] [eplacer] Buffer inserted on top level port B3[1]
[I] [eplacer] Buffer inserted on top level port B3[2]
[I] [eplacer] Buffer inserted on top level port B3[3]
[I] [eplacer] Buffer inserted on top level port B3[4]
[I] [eplacer] Buffer inserted on top level port B3[5]
[I] [eplacer] Buffer inserted on top level port B3[6]
[I] [eplacer] Buffer inserted on top level port B3[7]
[I] [eplacer] Buffer inserted on top level port B3[8]
[I] [eplacer] Buffer inserted on top level port B3[9]
[I] [eplacer] Buffer inserted on top level port B3[10]
[I] [eplacer] Buffer inserted on top level port B3[11]
[I] [eplacer] Buffer inserted on top level port B3[12]
[I] [eplacer] Buffer inserted on top level port B3[13]
[I] [eplacer] Buffer inserted on top level port B3[14]
[I] [eplacer] Buffer inserted on top level port B3[15]
[I] [eplacer] Buffer inserted on top level port B3[16]
[I] [eplacer] Buffer inserted on top level port B3[17]
[I] [eplacer] Buffer inserted on top level port B3[18]
[I] [eplacer] Buffer inserted on top level port B3[19]
[I] [eplacer] Buffer inserted on top level port B3[20]
[I] [eplacer] Inserted 167 buffers on top level ports, setting dont touch on top port nets.
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] <00:00:25> Running preplacement DFT insertion (N3XS version)
[I] [eplacer] Initializing modules from library (n3xs version)...
[I] [eplacer] local clock nor : NR2X2CRRVTZ
[I] [eplacer] local clock and : AND3X2CRRVTIZ
[I] [eplacer] local clock andor : AO31X2CRRVTIZ
[I] [eplacer] clkgate mux : MUX21X2CRRVTIY
[I] [eplacer] and cell : AND2X1X2CRRVTIZ
[I] [eplacer] or cell : OR2X1X2CRRVTIZ
[I] [eplacer] nand cell : ND2X2CRRVTZ
[I] [eplacer] inv cell : INVX2CRRVTZ
[I] [eplacer] observation flop : edff
[I] [eplacer] reset disabling flop : edff
[I] [eplacer] capture enabling flop : edff
[I] [eplacer] pos clkgenloc as gate : eclkgenloc_dis1
[I] [eplacer] neg clkgenloc as gate : eclkgenloc_dis0
[I] [eplacer] occ clock inv : eclkinv_on
[I] [eplacer] occ clock inv (ver B) : eclkinv1b_on
[I] [eplacer] clk bbuf (as buf) : ebbuf_buf
[I] [eplacer] clk bbuf (as inv) : ebbuf_inv
[I] [eplacer] logical rtap : edff_rtap
[I] [eplacer] Split buffers insertion for heterogeneous DFT domains is started.
[I] [eplacer] Split buffers insertion for heterogeneous DFT domains is done.
[I] [eplacer] Intercepting MGIO TXSYSCLK clocks...
[I] [eplacer] Done MGIO TXSYSCLK clocks interception
[I] [eplacer] <00:00:00> Preplacement DFT insertion done
[I] [eplacer] Initializing modules from library (n3xs version)...
[I] [eplacer] local clock nor : NR2X2CRRVTZ
[I] [eplacer] local clock and : AND3X2CRRVTIZ
[I] [eplacer] local clock andor : AO31X2CRRVTIZ
[I] [eplacer] clkgate mux : MUX21X2CRRVTIY
[I] [eplacer] and cell : AND2X1X2CRRVTIZ
[I] [eplacer] or cell : OR2X1X2CRRVTIZ
[I] [eplacer] nand cell : ND2X2CRRVTZ
[I] [eplacer] inv cell : INVX2CRRVTZ
[I] [eplacer] observation flop : edff
[I] [eplacer] reset disabling flop : edff
[I] [eplacer] capture enabling flop : edff
[I] [eplacer] pos clkgenloc as gate : eclkgenloc_dis1
[I] [eplacer] neg clkgenloc as gate : eclkgenloc_dis0
[I] [eplacer] occ clock inv : eclkinv_on
[I] [eplacer] occ clock inv (ver B) : eclkinv1b_on
[I] [eplacer] clk bbuf (as buf) : ebbuf_buf
[I] [eplacer] clk bbuf (as inv) : ebbuf_inv
[I] [eplacer] logical rtap : edff_rtap
[I] [eplacer] Skip bram2bram paths interception for N3XS device
[I] [eplacer] Wall time: Fri Mar 15 15:46:55 2019 1552654015
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Pruning clock macros
[I] [eplacer]   0 clock macros removed
[I] [eplacer] Wall time: Fri Mar 15 15:46:55 2019 1552654015
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Reordering clock macros
[I] [eplacer] Temporary removed property don't touch of 167 nets
[I] [eplacer]   0 clock macros reordered
[I] [eplacer] Restored property don't touch of 167 nets
[I] [eplacer] Wall time: Fri Mar 15 15:46:55 2019 1552654015
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Star clock configuration. Large set/reset net erbuf infering threshold is 5000
[I] [eplacer] Configuring clocks
[I] [eplacer] Temporary removed property don't touch of 167 nets
[I] [eplacer] Inserting erbufs on MGIO clock outputs
[I] [eplacer] Removing clock inverters
[I] [eplacer] Identifying clock sources
[I] [eplacer]   0 clock sources found
[I] [eplacer] Inserting erbuf
[I] [eplacer] Identifying large reset nets  clock sources
[I] [eplacer]   0 erbufs are assigned on set/reset nets
[I] [eplacer] Inserting erbuf
[I] [eplacer] Inserting eclkrtap 
[I] [eplacer] Restored property don't touch of 167 nets
[I] [eplacer] Wall time: Fri Mar 15 15:46:55 2019 1552654015
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:46:55 2019 1552654015
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Saving sdc file ar.preplacement.sdc
[I] [eplacer] Saving verilog file ar.preplacement.v
[I] [eplacer] Saving snapshot ../snapshots/ar/preplacement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/preplacement/dn_clone_guide.tcl
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 15:46:56 2019 1552654016
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:15
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:15
[I] [eplacer] Elapsed time:   0:00:26
[I] [eplacer] eplacer finished at Fri Mar 15 15:46:56 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Preplacement finished successfully
[I] Fitter finished successfully
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Checking out EPLACER license ...
[I] 15:47:07 Starting ERA ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Detected changes in file list. Raising events.
[I] Detected changes in option list. Raising events.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Ports = 167
[I]   Instances = 2594
[I]   Nets = 3508
[I]   Intrinsic nets = 167, don't touch nets = 167
[I]   Properties/values = 30/5035
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.preplacement.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Setting all clocks ideal
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] 15:47:22 Loading eplanner engine ...
[I] Design architechture is 28nm_n3xs
[I] Use pintable file '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv'
[I] Start loading nets
[I] Start building full site list
[I] Got 2600 cells from design (load time 0.02 sec)
[I] Created power net 'tie1'
[I] Created ground net 'tie0'
[I] Got 3508 nets (load time 0.02 sec)
[I] Start detect clock nets
[I] Detected 0 clock nets (load time 0.38 sec)
[I] 100061 sites were skipped (NO_DISPLAY)
[I] Got 475151 sites from device (load time 1.03 sec)
[I] Start to detect cell assignments
[I] Detected 0/0 assigned cells (time 0 sec)
[I] There are 6 VREF banks
[I] There are 1 DQ groups
[I] There are 12 VCCIO banks
[I] There are 2 VCCPD banks
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/ioinfo.txt
[I] 278 device pins
[I] Set VCCIO bank HV00W as high voltage bank
[I] Set VCCIO bank HV00E as high voltage bank
[I] Set VCCIO bank HV01E as high voltage bank
[I] 222 pins are available in the package (including 5 jtag pins)
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n2x_sso_spec_fc_m.csv: version 'Id: sso#n2x_sso_spec_fc.csv,v 1.2 2010-04-06 09:23:09+08 yklee Exp '
[I] 15:47:22 ERA is about to start. Please wait
[C] irt_add_region -coords {1315576 447123 1411862 1091672} -hardness hard -name eRegion0 -relation exclusive -type normal 
[I] Region eRegion0 aligned to {1316530 449240 1408062 1091240}
[C] irt_assign_region -hier_instance {{A1[0]_TB} {A1[1]_TB} {A1[2]_TB} {A1[3]_TB} {A1[4]_TB} {A1[5]_TB} {A1[6]_TB} {A1[7]_TB} {A1[8]_TB} {A1[9]_TB} {A1[10]_TB} {A1[11]_TB} {A1[12]_TB} {A1[13]_TB} {A1[14]_TB} {A1[15]_TB} {A1[16]_TB} {A1[17]_TB} {A1[18]_TB} {A1[19]_TB} {A1[20]_TB} {A2[0]_TB} {A2[1]_TB} {A2[2]_TB} {A2[3]_TB} {A2[4]_TB} {A2[5]_TB} {A2[6]_TB} {A2[7]_TB} {A2[8]_TB} {A2[9]_TB} {A2[10]_TB} {A2[11]_TB} {A2[12]_TB} {A2[13]_TB} {A2[14]_TB} {A2[15]_TB} {A2[16]_TB} {A2[17]_TB} {A2[18]_TB} {A2[19]_TB} {A2[20]_TB} {A3[0]_TB} {A3[1]_TB} {A3[2]_TB} {A3[3]_TB} {A3[4]_TB} {A3[5]_TB} {A3[6]_TB} {A3[7]_TB} {A3[8]_TB} {A3[9]_TB} {A3[10]_TB} {A3[11]_TB} {A3[12]_TB} {A3[13]_TB} {A3[14]_TB} {A3[15]_TB} {A3[16]_TB} {A3[17]_TB} {A3[18]_TB} {A3[19]_TB} {A3[20]_TB} {B1[0]_TB} {B1[1]_TB} {B1[2]_TB} {B1[3]_TB} {B1[4]_TB} {B1[5]_TB} {B1[6]_TB} {B1[7]_TB} {B1[8]_TB} {B1[9]_TB} {B1[10]_TB} {B1[11]_TB} {B1[12]_TB} {B1[13]_TB} {B1[14]_TB} {B1[15]_TB} {B1[16]_TB} {B1[17]_TB} {B1[18]_TB} {B1[19]_TB} {B1[20]_TB} {B2[0]_TB} {B2[1]_TB} {B2[2]_TB} {B2[3]_TB} {B2[4]_TB} {B2[5]_TB} {B2[6]_TB} {B2[7]_TB} {B2[8]_TB} {B2[9]_TB} {B2[10]_TB} {B2[11]_TB} {B2[12]_TB} {B2[13]_TB} {B2[14]_TB} {B2[15]_TB} {B2[16]_TB} {B2[17]_TB} {B2[18]_TB} {B2[19]_TB} {B2[20]_TB} {B3[0]_TB} {B3[1]_TB} {B3[2]_TB} {B3[3]_TB} {B3[4]_TB} {B3[5]_TB} {B3[6]_TB} {B3[7]_TB} {B3[8]_TB} {B3[9]_TB} {B3[10]_TB} {B3[11]_TB} {B3[12]_TB} {B3[13]_TB} {B3[14]_TB} {B3[15]_TB} {B3[16]_TB} {B3[17]_TB} {B3[18]_TB} {B3[19]_TB} {B3[20]_TB} {Z[0]_TB} {Z[1]_TB} {Z[2]_TB} {Z[3]_TB} {Z[4]_TB} {Z[5]_TB} {Z[6]_TB} {Z[7]_TB} {Z[8]_TB} {Z[9]_TB} {Z[10]_TB} {Z[11]_TB} {Z[12]_TB} {Z[13]_TB} {Z[14]_TB} {Z[15]_TB} {Z[16]_TB} {Z[17]_TB} {Z[18]_TB} {Z[19]_TB} {Z[20]_TB} {Z[21]_TB} {Z[22]_TB} {Z[23]_TB} {Z[24]_TB} {Z[25]_TB} {Z[26]_TB} {Z[27]_TB} {Z[28]_TB} {Z[29]_TB} {Z[30]_TB} {Z[31]_TB} {Z[32]_TB} {Z[33]_TB} {Z[34]_TB} {Z[35]_TB} {Z[36]_TB} {Z[37]_TB} {Z[38]_TB} {Z[39]_TB} {Z[40]_TB} add_1_root_sub_0_root_sub_4/U1 add_1_root_sub_0_root_sub_4/U1_1 add_1_root_sub_0_root_sub_4/U1_2 add_1_root_sub_0_root_sub_4/U1_3 add_1_root_sub_0_root_sub_4/U1_4 add_1_root_sub_0_root_sub_4/U1_5 add_1_root_sub_0_root_sub_4/U1_6 add_1_root_sub_0_root_sub_4/U1_7 add_1_root_sub_0_root_sub_4/U1_8 add_1_root_sub_0_root_sub_4/U1_9 add_1_root_sub_0_root_sub_4/U1_10 add_1_root_sub_0_root_sub_4/U1_11 add_1_root_sub_0_root_sub_4/U1_12 add_1_root_sub_0_root_sub_4/U1_13 add_1_root_sub_0_root_sub_4/U1_14 add_1_root_sub_0_root_sub_4/U1_15 add_1_root_sub_0_root_sub_4/U1_16 add_1_root_sub_0_root_sub_4/U1_17 add_1_root_sub_0_root_sub_4/U1_18 add_1_root_sub_0_root_sub_4/U1_19 add_1_root_sub_0_root_sub_4/U1_20 add_1_root_sub_0_root_sub_4/U1_21 add_1_root_sub_0_root_sub_4/U1_22 add_1_root_sub_0_root_sub_4/U1_23 add_1_root_sub_0_root_sub_4/U1_24 add_1_root_sub_0_root_sub_4/U1_25 add_1_root_sub_0_root_sub_4/U1_26 add_1_root_sub_0_root_sub_4/U1_27 add_1_root_sub_0_root_sub_4/U1_28 add_1_root_sub_0_root_sub_4/U1_29 add_1_root_sub_0_root_sub_4/U1_30 add_1_root_sub_0_root_sub_4/U1_31 add_1_root_sub_0_root_sub_4/U1_32 add_1_root_sub_0_root_sub_4/U1_33 add_1_root_sub_0_root_sub_4/U1_34 add_1_root_sub_0_root_sub_4/U1_35 add_1_root_sub_0_root_sub_4/U1_36 add_1_root_sub_0_root_sub_4/U1_37 add_1_root_sub_0_root_sub_4/U1_38 add_1_root_sub_0_root_sub_4/U1_39 add_1_root_sub_0_root_sub_4/U1_40 add_1_root_sub_0_root_sub_4/U2 add_1_root_sub_0_root_sub_4/U3 add_1_root_sub_0_root_sub_4/U4 mult_4/U69 mult_4/U70 mult_4/U71 mult_4/U72 mult_4/U73 mult_4/U74 mult_4/U75 mult_4/U76 mult_4/U77 mult_4/U78 mult_4/U79 mult_4/U80 mult_4/U81 mult_4/U82 mult_4/U83 mult_4/U84 mult_4/U85 mult_4/U86 mult_4/U87 mult_4/U88 mult_4/U89 mult_4/U90 mult_4/U91 mult_4/U92 mult_4/U93 mult_4/U94 mult_4/U95 mult_4/U96 mult_4/U97 mult_4/U98 mult_4/U99 mult_4/U100 mult_4/U101 mult_4/U102 mult_4/U103 mult_4/U104 mult_4/U105 mult_4/U106 mult_4/U107 mult_4/U109 mult_4/U111 mult_4/U112 mult_4/U113 mult_4/U114 mult_4/U116 mult_4/U117 mult_4/U118 mult_4/U119 mult_4/U120 mult_4/U121 mult_4/U123 mult_4/U124 mult_4/U125 mult_4/U126 mult_4/U127 mult_4/U128 mult_4/U129 mult_4/U130 mult_4/U132 mult_4/U133 mult_4/U134 mult_4/U135 mult_4/U136 mult_4/U137 mult_4/U138 mult_4/U139 mult_4/U140 mult_4/U141 mult_4/U143 mult_4/U144 mult_4/U145 mult_4/U146 mult_4/U147 mult_4/U148 mult_4/U149 mult_4/U150 mult_4/U151 mult_4/U152 mult_4/U153 mult_4/U154 mult_4/U156 mult_4/U157 mult_4/U158 mult_4/U159 mult_4/U160 mult_4/U161 mult_4/U162 mult_4/U163 mult_4/U164 mult_4/U165 mult_4/U166 mult_4/U167 mult_4/U168 mult_4/U169 mult_4/U171 mult_4/U172 mult_4/U173 mult_4/U174 mult_4/U175 mult_4/U176 mult_4/U177 mult_4/U178 mult_4/U179 mult_4/U180 mult_4/U181 mult_4/U182 mult_4/U183 mult_4/U184 mult_4/U185 mult_4/U186 mult_4/U188 mult_4/U189 mult_4/U190 mult_4/U191 mult_4/U192 mult_4/U193 mult_4/U194 mult_4/U195 mult_4/U196 mult_4/U197 mult_4/U198 mult_4/U199 mult_4/U200 mult_4/U201 mult_4/U202 mult_4/U203 mult_4/U204 mult_4/U205 mult_4/U207 mult_4/U208 mult_4/U209 mult_4/U210 mult_4/U211 mult_4/U212 mult_4/U213 mult_4/U214 mult_4/U215 mult_4/U217 mult_4/U218 mult_4/U219 mult_4/U220 mult_4/U221 mult_4/U222 mult_4/U223 mult_4/U224 mult_4/U225 mult_4/U226 mult_4/U227 mult_4/U228 mult_4/U229 mult_4/U230 mult_4/U231 mult_4/U232 mult_4/U233 mult_4/U234 mult_4/U235 mult_4/U236 mult_4/U237 mult_4/U238 mult_4/U239 mult_4/U240 mult_4/U241 mult_4/U242 mult_4/U243 mult_4/U244 mult_4/U245 mult_4/U246 mult_4/U247 mult_4/U248 mult_4/U249 mult_4/U250 mult_4/U251 mult_4/U252 mult_4/U253 mult_4/U254 mult_4/U255 mult_4/U256 mult_4/U257 mult_4/U258 mult_4/U259 mult_4/U260 mult_4/U261 mult_4/U262 mult_4/U263 mult_4/U264 mult_4/U265 mult_4/U266 mult_4/U267 mult_4/U268 mult_4/U269 mult_4/U270 mult_4/U271 mult_4/U272 mult_4/U273 mult_4/U274 mult_4/U275 mult_4/U276 mult_4/U277 mult_4/U278 mult_4/U279 mult_4/U280 mult_4/U281 mult_4/U282 mult_4/U283 mult_4/U284 mult_4/U285 mult_4/U286 mult_4/U287 mult_4/U288 mult_4/U289 mult_4/U290 mult_4/U291 mult_4/U292 mult_4/U293 mult_4/U294 mult_4/U295 mult_4/U296 mult_4/U297 mult_4/U298 mult_4/U299 mult_4/U300 mult_4/U301 mult_4/U302 mult_4/U303 mult_4/U304 mult_4/U305 mult_4/U306 mult_4/U307 mult_4/U308 mult_4/U309 mult_4/U310 mult_4/U311 mult_4/U312 mult_4/U313 mult_4/U314 mult_4/U315 mult_4/U882 mult_4/U883 mult_4/U884 mult_4/U885 mult_4/U886 mult_4/U887 mult_4/U888 mult_4/U889 mult_4/U890 mult_4/U891 mult_4/U892 mult_4/U893 mult_4/U894 mult_4/U895 mult_4/U896 mult_4/U897 mult_4/U898 mult_4/U899 mult_4/U900 mult_4/U901 mult_4/U902 mult_4/U903 mult_4/U904 mult_4/U905 mult_4/U906 mult_4/U907 mult_4/U908 mult_4/U909 mult_4/U910 mult_4/U911 mult_4/U912 mult_4/U913 mult_4/U914 mult_4/U915 mult_4/U916 mult_4/U917 mult_4/U918 mult_4/U919 mult_4/U920 mult_4/U921 mult_4/U922 mult_4/U923 mult_4/U924 mult_4/U925 mult_4/U926 mult_4/U927 mult_4/U928 mult_4/U929 mult_4/U930 mult_4/U931 mult_4/U932 mult_4/U933 mult_4/U934 mult_4/U935 mult_4/U936 mult_4/U937 mult_4/U938 mult_4/U939 mult_4/U940 mult_4/U941 mult_4/U942 mult_4/U943 mult_4/U944 mult_4/U945 mult_4/U946 mult_4/U947 mult_4/U948 mult_4/U949 mult_4/U950 mult_4/U951 mult_4/U952 mult_4/U953 mult_4/U954 mult_4/U955 mult_4/U956 mult_4/U957 mult_4/U958 mult_4/U959 mult_4/U960 mult_4/U961 mult_4/U962 mult_4/U963 mult_4/U964 mult_4/U965 mult_4/U966 mult_4/U967 mult_4/U968 mult_4/U969 mult_4/U970 mult_4/U971 mult_4/U972 mult_4/U973 mult_4/U974 mult_4/U975 mult_4/U976 mult_4/U977 mult_4/U978 mult_4/U979 mult_4/U980 mult_4/U981 mult_4/U982 mult_4/U983 mult_4/U984 mult_4/U985 mult_4/U986 mult_4/U987 mult_4/U988 mult_4/U989 mult_4/U990 mult_4/U991 mult_4/U992 mult_4/U993 mult_4/U994 mult_4/U995 mult_4/U996 mult_4/U997 mult_4/U998 mult_4/U999 mult_4/U1000 mult_4/U1001 mult_4/U1002 mult_4/U1003 mult_4/U1004 mult_4/U1005 mult_4/U1006 mult_4/U1007 mult_4/U1008 mult_4/U1009 mult_4/U1010 mult_4/U1011 mult_4/U1012 mult_4/U1013 mult_4/U1014 mult_4/U1015 mult_4/U1016 mult_4/U1017 mult_4/U1018 mult_4/U1019 mult_4/U1020 mult_4/U1021 mult_4/U1022 mult_4/U1023 mult_4/U1024 mult_4/U1025 mult_4/U1026 mult_4/U1027 mult_4/U1028 mult_4/U1029 mult_4/U1030 mult_4/U1031 mult_4/U1032 mult_4/U1033 mult_4/U1034 mult_4/U1035 mult_4/U1036 mult_4/U1037 mult_4/U1038 mult_4/U1039 mult_4/U1040 mult_4/U1041 mult_4/U1042 mult_4/U1043 mult_4/U1044 mult_4/U1045 mult_4/U1046 mult_4/U1047 mult_4/U1048 mult_4/U1049 mult_4/U1050 mult_4/U1051 mult_4/U1052 mult_4/U1053 mult_4/U1054 mult_4/U1055 mult_4/U1056 mult_4/U1057 mult_4/U1058 mult_4/U1059 mult_4/U1060 mult_4/U1061 mult_4/U1062 mult_4/U1063 mult_4/U1064 mult_4/U1065 mult_4/U1066 mult_4/U1067 mult_4/U1068 mult_4/U1069 mult_4/U1070 mult_4/U1071 mult_4/U1072 mult_4/U1073 mult_4/U1074 mult_4/U1075 mult_4/U1076 mult_4/U1077 mult_4/U1078 mult_4/U1079 mult_4/U1080 mult_4/U1081 mult_4/U1082 mult_4/U1083 mult_4/U1084 mult_4/U1085 mult_4/U1086 mult_4/U1087 mult_4/U1088 mult_4/U1089 mult_4/U1090 mult_4/U1091 mult_4/U1092 mult_4/U1093 mult_4/U1094 mult_4/U1095 mult_4/U1096 mult_4/U1097 mult_4/U1098 mult_4/U1099 mult_4/U1100 mult_4/U1101 mult_4/U1102 mult_4/U1103 mult_4/U1104 mult_4/U1105 mult_4/U1106 mult_4/U1107 mult_4/U1108 mult_4/U1109 mult_4/U1110 mult_4/U1111 mult_4/U1112 mult_4/U1113 mult_4/U1114 mult_4/U1115 mult_4/U1116 mult_4/U1117 mult_4/U1118 mult_4/U1119 mult_4/U1120 mult_4/U1121 mult_4/U1122 mult_4/U1123 mult_4/U1124 mult_4/U1125 mult_4/U1126 mult_4/U1127 mult_4/U1128 mult_4/U1129 mult_4/U1130 mult_4/U1131 mult_4/U1132 mult_4/U1133 mult_4/U1134 mult_4/U1135 mult_4/U1136 mult_4/U1137 mult_4/U1138 mult_4/U1139 mult_4/U1140 mult_4/U1141 mult_4/U1142 mult_4/U1143 mult_4/U1144 mult_4/U1145 mult_4/U1146 mult_4/U1147 mult_4/U1148 mult_4/U1149 mult_4/U1150 mult_4/U1151 mult_4/U1152 mult_4/U1153 mult_4/U1154 mult_4/U1155 mult_4/U1156 mult_4/U1157 mult_4/U1158 mult_4/U1159 mult_4/U1160 mult_4/U1161 mult_4/U1162 mult_4/U1163 mult_4/U1164 mult_4/U1165 mult_4/U1166 mult_4/U1167 mult_4/U1168 mult_4/U1169 mult_4/U1170 mult_4/U1171 mult_4/U1172 mult_4/U1173 mult_4/U1174 mult_4/U1175 mult_4/U1176 mult_4/U1177 mult_4/U1178 mult_4/U1179 mult_4/U1180 mult_4/U1181 mult_4/U1182 mult_4/U1183 mult_4/U1184 mult_4/U1185 mult_4/U1186 mult_4/U1187 mult_4/U1188 mult_4/U1189 mult_4/U1190 mult_4/U1191 mult_4/U1192 mult_4/U1193 mult_4/U1194 mult_4/U1195 mult_4/U1196 mult_4/U1197 mult_4/U1198 mult_4/U1199 mult_4/U1200 mult_4/U1201 mult_4/U1202 mult_4/U1203 mult_4/U1204 mult_4/U1205 mult_4/U1206 mult_4/U1207 mult_4/U1208 mult_4/U1209 mult_4/U1210 mult_4/U1211 mult_4/U1212 mult_4/U1213 mult_4/U1214 mult_4/U1215 mult_4/U1216 mult_4/U1217 mult_4/U1218 mult_4/U1219 mult_4/U1220 mult_4/U1221 mult_4/U1222 mult_4/U1223 mult_4/U1224 mult_4/U1225 mult_4/U1226 mult_4/U1227 mult_4/U1228 mult_4/U1229 mult_4/U1230 mult_4/U1231 mult_4/U1232 mult_4/U1233 mult_4/U1234 mult_4/U1235 mult_4/U1236 mult_4/U1237 mult_4/U1238 mult_4/U1239 mult_4/U1240 mult_4/U1241 mult_4/U1242 mult_4/U1243 mult_4/U1244 mult_4/U1245 mult_4/U1246 mult_4/U1247 mult_4/U1248 mult_4/U1249 mult_4/U1250 mult_4/U1251 mult_4/U1252 mult_4/U1253 mult_4/U1254 mult_4/U1255 mult_4/U1256 mult_4/U1257 mult_4/U1258 mult_4/U1259 mult_4/U1260 mult_4/U1261 mult_4/U1262 mult_4/U1263 mult_4/U1264 mult_4/U1265 mult_4/U1266 mult_4/U1267 mult_4/U1268 mult_4/U1269 mult_4/U1270 mult_4/U1271 mult_4/U1272 mult_4/U1273 mult_4/U1274 mult_4/U1275 mult_4/U1276 mult_4/U1277 mult_4/U1278 mult_4/U1279 mult_4/U1280 mult_4/U1281 mult_4/U1282 mult_4/U1283 mult_4/U1284 mult_4/U1285 mult_4/U1286 mult_4/U1287 mult_4/U1288 mult_4/U1289 mult_4/U1290 mult_4/U1291 mult_4/U1292 mult_4/U1293 mult_4/U1294 mult_4/U1295 mult_4/U1296 mult_4/U1297 mult_4/U1298 mult_4/U1299 mult_4/U1300 mult_4/U1301 mult_4/U1302 mult_4/U1303 mult_4/U1304 mult_4/U1305 mult_4/U1306 mult_4/U1307 mult_4/U1308 mult_4/U1309 mult_4/U1310 mult_4/U1311 mult_4/U1312 mult_4/U1313 mult_4/U1314 mult_4/U1315 mult_4/U1316 mult_4/U1317 mult_4/U1318 mult_4/U1319 mult_4/U1320 mult_4/U1321 mult_4/U1322 mult_4/U1323 mult_4/U1324 mult_4/U1325 mult_4/U1326 mult_4/U1327 mult_4/U1328 mult_4/U1329 mult_4/U1330 mult_4/U1331 mult_4/U1332 mult_4/U1333 mult_4/U1334 mult_4/U1335 mult_4/U1336 mult_4/U1337 mult_4/U1338 mult_4/U1339 mult_4/U1340 mult_4/U1341 mult_4/U1342 mult_4/U1343 mult_4/U1344 mult_4/U1345 mult_4/U1346 mult_4/U1347 mult_4/U1348 mult_4/U1349 mult_4/U1350 mult_4/U1351 mult_4/U1352 mult_4/U1353 mult_4/U1354 mult_4/U1355 mult_4/U1356 mult_4/U1357 mult_4/U1358 mult_4/U1359 mult_4/U1360 mult_4/U1361 mult_4/U1362 mult_4/U1363 mult_4/U1364 mult_4/U1365 mult_4/U1366 mult_4/U1367 mult_4/U1368__replaced_9 mult_4/U1369 mult_4/U1370 mult_4/U1371 mult_4/U1372__replaced_8 mult_4/U1373 mult_4/U1374 mult_4/U1375 mult_4/U1376__replaced_7 mult_4/U1377 mult_4/U1378 mult_4/U1379 mult_4/U1380__replaced_6 mult_4/U1381 mult_4/U1382 mult_4/U1383 mult_4/U1384__replaced_5 mult_4/U1385 mult_4/U1386 mult_4/U1387 mult_4/U1388__replaced_4 mult_4/U1389 mult_4/U1390 mult_4/U1391 mult_4/U1392__replaced_3 mult_4/U1393 mult_4/U1394 mult_4/U1395 mult_4/U1396__replaced_2 mult_4/U1397 mult_4/U1398 mult_4/U1399 mult_4/U1400__replaced_1 mult_4/U1401 mult_4/U1402 mult_4/U1403 mult_4/U1404 mult_4/U1405 mult_4/U1406 mult_4/U1407 mult_4/U1408 mult_4/U1409 mult_4/U1410 mult_4/U1411 mult_4/U1412 mult_4_2/U69 mult_4_2/U70 mult_4_2/U71 mult_4_2/U72 mult_4_2/U73 mult_4_2/U74 mult_4_2/U75 mult_4_2/U76 mult_4_2/U77 mult_4_2/U78 mult_4_2/U79 mult_4_2/U80 mult_4_2/U81 mult_4_2/U82 mult_4_2/U83 mult_4_2/U84 mult_4_2/U85 mult_4_2/U86 mult_4_2/U87 mult_4_2/U88 mult_4_2/U89 mult_4_2/U90 mult_4_2/U91 mult_4_2/U92 mult_4_2/U93 mult_4_2/U94 mult_4_2/U95 mult_4_2/U96 mult_4_2/U97 mult_4_2/U98 mult_4_2/U99 mult_4_2/U100 mult_4_2/U101 mult_4_2/U102 mult_4_2/U103 mult_4_2/U104 mult_4_2/U105 mult_4_2/U106 mult_4_2/U107 mult_4_2/U109 mult_4_2/U111 mult_4_2/U112 mult_4_2/U113 mult_4_2/U114 mult_4_2/U116 mult_4_2/U117 mult_4_2/U118 mult_4_2/U119 mult_4_2/U120 mult_4_2/U121 mult_4_2/U123 mult_4_2/U124 mult_4_2/U125 mult_4_2/U126 mult_4_2/U127 mult_4_2/U128 mult_4_2/U129 mult_4_2/U130 mult_4_2/U132 mult_4_2/U133 mult_4_2/U134 mult_4_2/U135 mult_4_2/U136 mult_4_2/U137 mult_4_2/U138 mult_4_2/U139 mult_4_2/U140 mult_4_2/U141 mult_4_2/U143 mult_4_2/U144 mult_4_2/U145 mult_4_2/U146 mult_4_2/U147 mult_4_2/U148 mult_4_2/U149 mult_4_2/U150 mult_4_2/U151 mult_4_2/U152 mult_4_2/U153 mult_4_2/U154 mult_4_2/U156 mult_4_2/U157 mult_4_2/U158 mult_4_2/U159 mult_4_2/U160 mult_4_2/U161 mult_4_2/U162 mult_4_2/U163 mult_4_2/U164 mult_4_2/U165 mult_4_2/U166 mult_4_2/U167 mult_4_2/U168 mult_4_2/U169 mult_4_2/U171 mult_4_2/U172 mult_4_2/U173 mult_4_2/U174 mult_4_2/U175 mult_4_2/U176 mult_4_2/U177 mult_4_2/U178 mult_4_2/U179 mult_4_2/U180 mult_4_2/U181 mult_4_2/U182 mult_4_2/U183 mult_4_2/U184 mult_4_2/U185 mult_4_2/U186 mult_4_2/U188 mult_4_2/U189 mult_4_2/U190 mult_4_2/U191 mult_4_2/U192 mult_4_2/U193 mult_4_2/U194 mult_4_2/U195 mult_4_2/U196 mult_4_2/U197 mult_4_2/U198 mult_4_2/U199 mult_4_2/U200 mult_4_2/U201 mult_4_2/U202 mult_4_2/U203 mult_4_2/U204 mult_4_2/U205 mult_4_2/U207 mult_4_2/U208 mult_4_2/U209 mult_4_2/U210 mult_4_2/U211 mult_4_2/U212 mult_4_2/U213 mult_4_2/U214 mult_4_2/U215 mult_4_2/U217 mult_4_2/U218 mult_4_2/U219 mult_4_2/U220 mult_4_2/U221 mult_4_2/U222 mult_4_2/U223 mult_4_2/U224 mult_4_2/U225 mult_4_2/U226 mult_4_2/U227 mult_4_2/U228 mult_4_2/U229 mult_4_2/U230 mult_4_2/U231 mult_4_2/U232 mult_4_2/U233 mult_4_2/U234 mult_4_2/U235 mult_4_2/U236 mult_4_2/U237 mult_4_2/U238 mult_4_2/U239 mult_4_2/U240 mult_4_2/U241 mult_4_2/U242 mult_4_2/U243 mult_4_2/U244 mult_4_2/U245 mult_4_2/U246 mult_4_2/U247 mult_4_2/U248 mult_4_2/U249 mult_4_2/U250 mult_4_2/U251 mult_4_2/U252 mult_4_2/U253 mult_4_2/U254 mult_4_2/U255 mult_4_2/U256 mult_4_2/U257 mult_4_2/U258 mult_4_2/U259 mult_4_2/U260 mult_4_2/U261 mult_4_2/U262 mult_4_2/U263 mult_4_2/U264 mult_4_2/U265 mult_4_2/U266 mult_4_2/U267 mult_4_2/U268 mult_4_2/U269 mult_4_2/U270 mult_4_2/U271 mult_4_2/U272 mult_4_2/U273 mult_4_2/U274 mult_4_2/U275 mult_4_2/U276 mult_4_2/U277 mult_4_2/U278 mult_4_2/U279 mult_4_2/U280 mult_4_2/U281 mult_4_2/U282 mult_4_2/U283 mult_4_2/U284 mult_4_2/U285 mult_4_2/U286 mult_4_2/U287 mult_4_2/U288 mult_4_2/U289 mult_4_2/U290 mult_4_2/U291 mult_4_2/U292 mult_4_2/U293 mult_4_2/U294 mult_4_2/U295 mult_4_2/U296 mult_4_2/U297 mult_4_2/U298 mult_4_2/U299 mult_4_2/U300 mult_4_2/U301 mult_4_2/U302 mult_4_2/U303 mult_4_2/U304 mult_4_2/U305 mult_4_2/U306 mult_4_2/U307 mult_4_2/U308 mult_4_2/U309 mult_4_2/U310 mult_4_2/U311 mult_4_2/U312 mult_4_2/U313 mult_4_2/U314 mult_4_2/U315 mult_4_2/U882 mult_4_2/U883 mult_4_2/U884 mult_4_2/U885 mult_4_2/U886 mult_4_2/U887 mult_4_2/U888 mult_4_2/U889 mult_4_2/U890 mult_4_2/U891 mult_4_2/U892 mult_4_2/U893 mult_4_2/U894 mult_4_2/U895 mult_4_2/U896 mult_4_2/U897 mult_4_2/U898 mult_4_2/U899 mult_4_2/U900 mult_4_2/U901 mult_4_2/U902 mult_4_2/U903 mult_4_2/U904 mult_4_2/U905 mult_4_2/U906 mult_4_2/U907 mult_4_2/U908 mult_4_2/U909 mult_4_2/U910 mult_4_2/U911 mult_4_2/U912 mult_4_2/U913 mult_4_2/U914 mult_4_2/U915 mult_4_2/U916 mult_4_2/U917 mult_4_2/U918 mult_4_2/U919 mult_4_2/U920 mult_4_2/U921 mult_4_2/U922 mult_4_2/U923 mult_4_2/U924 mult_4_2/U925 mult_4_2/U926 mult_4_2/U927 mult_4_2/U928 mult_4_2/U929 mult_4_2/U930 mult_4_2/U931 mult_4_2/U932 mult_4_2/U933 mult_4_2/U934 mult_4_2/U935 mult_4_2/U936 mult_4_2/U937 mult_4_2/U938 mult_4_2/U939 mult_4_2/U940 mult_4_2/U941 mult_4_2/U942 mult_4_2/U943 mult_4_2/U944 mult_4_2/U945 mult_4_2/U946 mult_4_2/U947 mult_4_2/U948 mult_4_2/U949 mult_4_2/U950 mult_4_2/U951 mult_4_2/U952 mult_4_2/U953 mult_4_2/U954 mult_4_2/U955 mult_4_2/U956 mult_4_2/U957 mult_4_2/U958 mult_4_2/U959 mult_4_2/U960 mult_4_2/U961 mult_4_2/U962 mult_4_2/U963 mult_4_2/U964 mult_4_2/U965 mult_4_2/U966 mult_4_2/U967 mult_4_2/U968 mult_4_2/U969 mult_4_2/U970 mult_4_2/U971 mult_4_2/U972 mult_4_2/U973 mult_4_2/U974 mult_4_2/U975 mult_4_2/U976 mult_4_2/U977 mult_4_2/U978 mult_4_2/U979 mult_4_2/U980 mult_4_2/U981 mult_4_2/U982 mult_4_2/U983 mult_4_2/U984 mult_4_2/U985 mult_4_2/U986 mult_4_2/U987 mult_4_2/U988 mult_4_2/U989 mult_4_2/U990 mult_4_2/U991 mult_4_2/U992 mult_4_2/U993 mult_4_2/U994 mult_4_2/U995 mult_4_2/U996 mult_4_2/U997 mult_4_2/U998 mult_4_2/U999 mult_4_2/U1000 mult_4_2/U1001 mult_4_2/U1002 mult_4_2/U1003 mult_4_2/U1004 mult_4_2/U1005 mult_4_2/U1006 mult_4_2/U1007 mult_4_2/U1008 mult_4_2/U1009 mult_4_2/U1010 mult_4_2/U1011 mult_4_2/U1012 mult_4_2/U1013 mult_4_2/U1014 mult_4_2/U1015 mult_4_2/U1016 mult_4_2/U1017 mult_4_2/U1018 mult_4_2/U1019 mult_4_2/U1020 mult_4_2/U1021 mult_4_2/U1022 mult_4_2/U1023 mult_4_2/U1024 mult_4_2/U1025 mult_4_2/U1026 mult_4_2/U1027 mult_4_2/U1028 mult_4_2/U1029 mult_4_2/U1030 mult_4_2/U1031 mult_4_2/U1032 mult_4_2/U1033 mult_4_2/U1034 mult_4_2/U1035 mult_4_2/U1036 mult_4_2/U1037 mult_4_2/U1038 mult_4_2/U1039 mult_4_2/U1040 mult_4_2/U1041 mult_4_2/U1042 mult_4_2/U1043 mult_4_2/U1044 mult_4_2/U1045 mult_4_2/U1046 mult_4_2/U1047 mult_4_2/U1048 mult_4_2/U1049 mult_4_2/U1050 mult_4_2/U1051 mult_4_2/U1052 mult_4_2/U1053 mult_4_2/U1054 mult_4_2/U1055 mult_4_2/U1056 mult_4_2/U1057 mult_4_2/U1058 mult_4_2/U1059 mult_4_2/U1060 mult_4_2/U1061 mult_4_2/U1062 mult_4_2/U1063 mult_4_2/U1064 mult_4_2/U1065 mult_4_2/U1066 mult_4_2/U1067 mult_4_2/U1068 mult_4_2/U1069 mult_4_2/U1070 mult_4_2/U1071 mult_4_2/U1072 mult_4_2/U1073 mult_4_2/U1074 mult_4_2/U1075 mult_4_2/U1076 mult_4_2/U1077 mult_4_2/U1078 mult_4_2/U1079 mult_4_2/U1080 mult_4_2/U1081 mult_4_2/U1082 mult_4_2/U1083 mult_4_2/U1084 mult_4_2/U1085 mult_4_2/U1086 mult_4_2/U1087 mult_4_2/U1088 mult_4_2/U1089 mult_4_2/U1090 mult_4_2/U1091 mult_4_2/U1092 mult_4_2/U1093 mult_4_2/U1094 mult_4_2/U1095 mult_4_2/U1096 mult_4_2/U1097 mult_4_2/U1098 mult_4_2/U1099 mult_4_2/U1100 mult_4_2/U1101 mult_4_2/U1102 mult_4_2/U1103 mult_4_2/U1104 mult_4_2/U1105 mult_4_2/U1106 mult_4_2/U1107 mult_4_2/U1108 mult_4_2/U1109 mult_4_2/U1110 mult_4_2/U1111 mult_4_2/U1112 mult_4_2/U1113 mult_4_2/U1114 mult_4_2/U1115 mult_4_2/U1116 mult_4_2/U1117 mult_4_2/U1118 mult_4_2/U1119 mult_4_2/U1120 mult_4_2/U1121 mult_4_2/U1122 mult_4_2/U1123 mult_4_2/U1124 mult_4_2/U1125 mult_4_2/U1126 mult_4_2/U1127 mult_4_2/U1128 mult_4_2/U1129 mult_4_2/U1130 mult_4_2/U1131 mult_4_2/U1132 mult_4_2/U1133 mult_4_2/U1134 mult_4_2/U1135 mult_4_2/U1136 mult_4_2/U1137 mult_4_2/U1138 mult_4_2/U1139 mult_4_2/U1140 mult_4_2/U1141 mult_4_2/U1142 mult_4_2/U1143 mult_4_2/U1144 mult_4_2/U1145 mult_4_2/U1146 mult_4_2/U1147 mult_4_2/U1148 mult_4_2/U1149 mult_4_2/U1150 mult_4_2/U1151 mult_4_2/U1152 mult_4_2/U1153 mult_4_2/U1154 mult_4_2/U1155 mult_4_2/U1156 mult_4_2/U1157 mult_4_2/U1158 mult_4_2/U1159 mult_4_2/U1160 mult_4_2/U1161 mult_4_2/U1162 mult_4_2/U1163 mult_4_2/U1164 mult_4_2/U1165 mult_4_2/U1166 mult_4_2/U1167 mult_4_2/U1168 mult_4_2/U1169 mult_4_2/U1170 mult_4_2/U1171 mult_4_2/U1172 mult_4_2/U1173 mult_4_2/U1174 mult_4_2/U1175 mult_4_2/U1176 mult_4_2/U1177 mult_4_2/U1178 mult_4_2/U1179 mult_4_2/U1180 mult_4_2/U1181 mult_4_2/U1182 mult_4_2/U1183 mult_4_2/U1184 mult_4_2/U1185 mult_4_2/U1186 mult_4_2/U1187 mult_4_2/U1188 mult_4_2/U1189 mult_4_2/U1190 mult_4_2/U1191 mult_4_2/U1192 mult_4_2/U1193 mult_4_2/U1194 mult_4_2/U1195 mult_4_2/U1196 mult_4_2/U1197 mult_4_2/U1198 mult_4_2/U1199 mult_4_2/U1200 mult_4_2/U1201 mult_4_2/U1202 mult_4_2/U1203 mult_4_2/U1204 mult_4_2/U1205 mult_4_2/U1206 mult_4_2/U1207 mult_4_2/U1208 mult_4_2/U1209 mult_4_2/U1210 mult_4_2/U1211 mult_4_2/U1212 mult_4_2/U1213 mult_4_2/U1214 mult_4_2/U1215 mult_4_2/U1216 mult_4_2/U1217 mult_4_2/U1218 mult_4_2/U1219 mult_4_2/U1220 mult_4_2/U1221 mult_4_2/U1222 mult_4_2/U1223 mult_4_2/U1224 mult_4_2/U1225 mult_4_2/U1226 mult_4_2/U1227 mult_4_2/U1228 mult_4_2/U1229 mult_4_2/U1230 mult_4_2/U1231 mult_4_2/U1232 mult_4_2/U1233 mult_4_2/U1234 mult_4_2/U1235 mult_4_2/U1236 mult_4_2/U1237 mult_4_2/U1238 mult_4_2/U1239 mult_4_2/U1240 mult_4_2/U1241 mult_4_2/U1242 mult_4_2/U1243 mult_4_2/U1244 mult_4_2/U1245 mult_4_2/U1246 mult_4_2/U1247 mult_4_2/U1248 mult_4_2/U1249 mult_4_2/U1250 mult_4_2/U1251 mult_4_2/U1252 mult_4_2/U1253 mult_4_2/U1254 mult_4_2/U1255 mult_4_2/U1256 mult_4_2/U1257 mult_4_2/U1258 mult_4_2/U1259 mult_4_2/U1260 mult_4_2/U1261 mult_4_2/U1262 mult_4_2/U1263 mult_4_2/U1264 mult_4_2/U1265 mult_4_2/U1266 mult_4_2/U1267 mult_4_2/U1268 mult_4_2/U1269 mult_4_2/U1270 mult_4_2/U1271 mult_4_2/U1272 mult_4_2/U1273 mult_4_2/U1274 mult_4_2/U1275 mult_4_2/U1276 mult_4_2/U1277 mult_4_2/U1278 mult_4_2/U1279 mult_4_2/U1280 mult_4_2/U1281 mult_4_2/U1282 mult_4_2/U1283 mult_4_2/U1284 mult_4_2/U1285 mult_4_2/U1286 mult_4_2/U1287 mult_4_2/U1288 mult_4_2/U1289 mult_4_2/U1290 mult_4_2/U1291 mult_4_2/U1292 mult_4_2/U1293 mult_4_2/U1294 mult_4_2/U1295 mult_4_2/U1296 mult_4_2/U1297 mult_4_2/U1298 mult_4_2/U1299 mult_4_2/U1300 mult_4_2/U1301 mult_4_2/U1302 mult_4_2/U1303 mult_4_2/U1304 mult_4_2/U1305 mult_4_2/U1306 mult_4_2/U1307 mult_4_2/U1308 mult_4_2/U1309 mult_4_2/U1310 mult_4_2/U1311 mult_4_2/U1312 mult_4_2/U1313 mult_4_2/U1314 mult_4_2/U1315 mult_4_2/U1316 mult_4_2/U1317 mult_4_2/U1318 mult_4_2/U1319 mult_4_2/U1320 mult_4_2/U1321 mult_4_2/U1322 mult_4_2/U1323 mult_4_2/U1324 mult_4_2/U1325 mult_4_2/U1326 mult_4_2/U1327 mult_4_2/U1328 mult_4_2/U1329 mult_4_2/U1330 mult_4_2/U1331 mult_4_2/U1332 mult_4_2/U1333 mult_4_2/U1334 mult_4_2/U1335 mult_4_2/U1336 mult_4_2/U1337 mult_4_2/U1338 mult_4_2/U1339 mult_4_2/U1340 mult_4_2/U1341 mult_4_2/U1342 mult_4_2/U1343 mult_4_2/U1344 mult_4_2/U1345 mult_4_2/U1346 mult_4_2/U1347 mult_4_2/U1348 mult_4_2/U1349 mult_4_2/U1350 mult_4_2/U1351 mult_4_2/U1352 mult_4_2/U1353 mult_4_2/U1354 mult_4_2/U1355 mult_4_2/U1356 mult_4_2/U1357 mult_4_2/U1358 mult_4_2/U1359 mult_4_2/U1360 mult_4_2/U1361 mult_4_2/U1362 mult_4_2/U1363 mult_4_2/U1364 mult_4_2/U1365 mult_4_2/U1366 mult_4_2/U1367 mult_4_2/U1368__replaced_18 mult_4_2/U1369 mult_4_2/U1370 mult_4_2/U1371 mult_4_2/U1372__replaced_17 mult_4_2/U1373 mult_4_2/U1374 mult_4_2/U1375 mult_4_2/U1376__replaced_16 mult_4_2/U1377 mult_4_2/U1378 mult_4_2/U1379 mult_4_2/U1380__replaced_15 mult_4_2/U1381 mult_4_2/U1382 mult_4_2/U1383 mult_4_2/U1384__replaced_14 mult_4_2/U1385 mult_4_2/U1386 mult_4_2/U1387 mult_4_2/U1388__replaced_13 mult_4_2/U1389 mult_4_2/U1390 mult_4_2/U1391 mult_4_2/U1392__replaced_12 mult_4_2/U1393 mult_4_2/U1394 mult_4_2/U1395 mult_4_2/U1396__replaced_11 mult_4_2/U1397 mult_4_2/U1398 mult_4_2/U1399 mult_4_2/U1400__replaced_10 mult_4_2/U1401 mult_4_2/U1402 mult_4_2/U1403 mult_4_2/U1404 mult_4_2/U1405 mult_4_2/U1406 mult_4_2/U1407 mult_4_2/U1408 mult_4_2/U1409 mult_4_2/U1410 mult_4_2/U1411 mult_4_2/U1412 mult_4_3/U69 mult_4_3/U70 mult_4_3/U71 mult_4_3/U72 mult_4_3/U73 mult_4_3/U74 mult_4_3/U75 mult_4_3/U76 mult_4_3/U77 mult_4_3/U78 mult_4_3/U79 mult_4_3/U80 mult_4_3/U81 mult_4_3/U82 mult_4_3/U83 mult_4_3/U84 mult_4_3/U85 mult_4_3/U86 mult_4_3/U87 mult_4_3/U88 mult_4_3/U89 mult_4_3/U90 mult_4_3/U91 mult_4_3/U92 mult_4_3/U93 mult_4_3/U94 mult_4_3/U95 mult_4_3/U96 mult_4_3/U97 mult_4_3/U98 mult_4_3/U99 mult_4_3/U100 mult_4_3/U101 mult_4_3/U102 mult_4_3/U103 mult_4_3/U104 mult_4_3/U105 mult_4_3/U106 mult_4_3/U107 mult_4_3/U109 mult_4_3/U111 mult_4_3/U112 mult_4_3/U113 mult_4_3/U114 mult_4_3/U116 mult_4_3/U117 mult_4_3/U118 mult_4_3/U119 mult_4_3/U120 mult_4_3/U121 mult_4_3/U123 mult_4_3/U124 mult_4_3/U125 mult_4_3/U126 mult_4_3/U127 mult_4_3/U128 mult_4_3/U129 mult_4_3/U130 mult_4_3/U132 mult_4_3/U133 mult_4_3/U134 mult_4_3/U135 mult_4_3/U136 mult_4_3/U137 mult_4_3/U138 mult_4_3/U139 mult_4_3/U140 mult_4_3/U141 mult_4_3/U143 mult_4_3/U144 mult_4_3/U145 mult_4_3/U146 mult_4_3/U147 mult_4_3/U148 mult_4_3/U149 mult_4_3/U150 mult_4_3/U151 mult_4_3/U152 mult_4_3/U153 mult_4_3/U154 mult_4_3/U156 mult_4_3/U157 mult_4_3/U158 mult_4_3/U159 mult_4_3/U160 mult_4_3/U161 mult_4_3/U162 mult_4_3/U163 mult_4_3/U164 mult_4_3/U165 mult_4_3/U166 mult_4_3/U167 mult_4_3/U168 mult_4_3/U169 mult_4_3/U171 mult_4_3/U172 mult_4_3/U173 mult_4_3/U174 mult_4_3/U175 mult_4_3/U176 mult_4_3/U177 mult_4_3/U178 mult_4_3/U179 mult_4_3/U180 mult_4_3/U181 mult_4_3/U182 mult_4_3/U183 mult_4_3/U184 mult_4_3/U185 mult_4_3/U186 mult_4_3/U188 mult_4_3/U189 mult_4_3/U190 mult_4_3/U191 mult_4_3/U192 mult_4_3/U193 mult_4_3/U194 mult_4_3/U195 mult_4_3/U196 mult_4_3/U197 mult_4_3/U198 mult_4_3/U199 mult_4_3/U200 mult_4_3/U201 mult_4_3/U202 mult_4_3/U203 mult_4_3/U204 mult_4_3/U205 mult_4_3/U207 mult_4_3/U208 mult_4_3/U209 mult_4_3/U210 mult_4_3/U211 mult_4_3/U212 mult_4_3/U213 mult_4_3/U214 mult_4_3/U215 mult_4_3/U217 mult_4_3/U218 mult_4_3/U219 mult_4_3/U220 mult_4_3/U221 mult_4_3/U222 mult_4_3/U223 mult_4_3/U224 mult_4_3/U225 mult_4_3/U226 mult_4_3/U227 mult_4_3/U228 mult_4_3/U229 mult_4_3/U230 mult_4_3/U231 mult_4_3/U232 mult_4_3/U233 mult_4_3/U234 mult_4_3/U235 mult_4_3/U236 mult_4_3/U237 mult_4_3/U238 mult_4_3/U239 mult_4_3/U240 mult_4_3/U241 mult_4_3/U242 mult_4_3/U243 mult_4_3/U244 mult_4_3/U245 mult_4_3/U246 mult_4_3/U247 mult_4_3/U248 mult_4_3/U249 mult_4_3/U250 mult_4_3/U251 mult_4_3/U252 mult_4_3/U253 mult_4_3/U254 mult_4_3/U255 mult_4_3/U256 mult_4_3/U257 mult_4_3/U258 mult_4_3/U259 mult_4_3/U260 mult_4_3/U261 mult_4_3/U262 mult_4_3/U263 mult_4_3/U264 mult_4_3/U265 mult_4_3/U266 mult_4_3/U267 mult_4_3/U268 mult_4_3/U269 mult_4_3/U270 mult_4_3/U271 mult_4_3/U272 mult_4_3/U273 mult_4_3/U274 mult_4_3/U275 mult_4_3/U276 mult_4_3/U277 mult_4_3/U278 mult_4_3/U279 mult_4_3/U280 mult_4_3/U281 mult_4_3/U282 mult_4_3/U283 mult_4_3/U284 mult_4_3/U285 mult_4_3/U286 mult_4_3/U287 mult_4_3/U288 mult_4_3/U289 mult_4_3/U290 mult_4_3/U291 mult_4_3/U292 mult_4_3/U293 mult_4_3/U294 mult_4_3/U295 mult_4_3/U296 mult_4_3/U297 mult_4_3/U298 mult_4_3/U299 mult_4_3/U300 mult_4_3/U301 mult_4_3/U302 mult_4_3/U303 mult_4_3/U304 mult_4_3/U305 mult_4_3/U306 mult_4_3/U307 mult_4_3/U308 mult_4_3/U309 mult_4_3/U310 mult_4_3/U311 mult_4_3/U312 mult_4_3/U313 mult_4_3/U314 mult_4_3/U315 mult_4_3/U882 mult_4_3/U883 mult_4_3/U884 mult_4_3/U885 mult_4_3/U886 mult_4_3/U887 mult_4_3/U888 mult_4_3/U889 mult_4_3/U890 mult_4_3/U891 mult_4_3/U892 mult_4_3/U893 mult_4_3/U894 mult_4_3/U895 mult_4_3/U896 mult_4_3/U897 mult_4_3/U898 mult_4_3/U899 mult_4_3/U900 mult_4_3/U901 mult_4_3/U902 mult_4_3/U903 mult_4_3/U904 mult_4_3/U905 mult_4_3/U906 mult_4_3/U907 mult_4_3/U908 mult_4_3/U909 mult_4_3/U910 mult_4_3/U911 mult_4_3/U912 mult_4_3/U913 mult_4_3/U914 mult_4_3/U915 mult_4_3/U916 mult_4_3/U917 mult_4_3/U918 mult_4_3/U919 mult_4_3/U920 mult_4_3/U921 mult_4_3/U922 mult_4_3/U923 mult_4_3/U924 mult_4_3/U925 mult_4_3/U926 mult_4_3/U927 mult_4_3/U928 mult_4_3/U929 mult_4_3/U930 mult_4_3/U931 mult_4_3/U932 mult_4_3/U933 mult_4_3/U934 mult_4_3/U935 mult_4_3/U936 mult_4_3/U937 mult_4_3/U938 mult_4_3/U939 mult_4_3/U940 mult_4_3/U941 mult_4_3/U942 mult_4_3/U943 mult_4_3/U944 mult_4_3/U945 mult_4_3/U946 mult_4_3/U947 mult_4_3/U948 mult_4_3/U949 mult_4_3/U950 mult_4_3/U951 mult_4_3/U952 mult_4_3/U953 mult_4_3/U954 mult_4_3/U955 mult_4_3/U956 mult_4_3/U957 mult_4_3/U958 mult_4_3/U959 mult_4_3/U960 mult_4_3/U961 mult_4_3/U962 mult_4_3/U963 mult_4_3/U964 mult_4_3/U965 mult_4_3/U966 mult_4_3/U967 mult_4_3/U968 mult_4_3/U969 mult_4_3/U970 mult_4_3/U971 mult_4_3/U972 mult_4_3/U973 mult_4_3/U974 mult_4_3/U975 mult_4_3/U976 mult_4_3/U977 mult_4_3/U978 mult_4_3/U979 mult_4_3/U980 mult_4_3/U981 mult_4_3/U982 mult_4_3/U983 mult_4_3/U984 mult_4_3/U985 mult_4_3/U986 mult_4_3/U987 mult_4_3/U988 mult_4_3/U989 mult_4_3/U990 mult_4_3/U991 mult_4_3/U992 mult_4_3/U993 mult_4_3/U994 mult_4_3/U995 mult_4_3/U996 mult_4_3/U997 mult_4_3/U998 mult_4_3/U999 mult_4_3/U1000 mult_4_3/U1001 mult_4_3/U1002 mult_4_3/U1003 mult_4_3/U1004 mult_4_3/U1005 mult_4_3/U1006 mult_4_3/U1007 mult_4_3/U1008 mult_4_3/U1009 mult_4_3/U1010 mult_4_3/U1011 mult_4_3/U1012 mult_4_3/U1013 mult_4_3/U1014 mult_4_3/U1015 mult_4_3/U1016 mult_4_3/U1017 mult_4_3/U1018 mult_4_3/U1019 mult_4_3/U1020 mult_4_3/U1021 mult_4_3/U1022 mult_4_3/U1023 mult_4_3/U1024 mult_4_3/U1025 mult_4_3/U1026 mult_4_3/U1027 mult_4_3/U1028 mult_4_3/U1029 mult_4_3/U1030 mult_4_3/U1031 mult_4_3/U1032 mult_4_3/U1033 mult_4_3/U1034 mult_4_3/U1035 mult_4_3/U1036 mult_4_3/U1037 mult_4_3/U1038 mult_4_3/U1039 mult_4_3/U1040 mult_4_3/U1041 mult_4_3/U1042 mult_4_3/U1043 mult_4_3/U1044 mult_4_3/U1045 mult_4_3/U1046 mult_4_3/U1047 mult_4_3/U1048 mult_4_3/U1049 mult_4_3/U1050 mult_4_3/U1051 mult_4_3/U1052 mult_4_3/U1053 mult_4_3/U1054 mult_4_3/U1055 mult_4_3/U1056 mult_4_3/U1057 mult_4_3/U1058 mult_4_3/U1059 mult_4_3/U1060 mult_4_3/U1061 mult_4_3/U1062 mult_4_3/U1063 mult_4_3/U1064 mult_4_3/U1065 mult_4_3/U1066 mult_4_3/U1067 mult_4_3/U1068 mult_4_3/U1069 mult_4_3/U1070 mult_4_3/U1071 mult_4_3/U1072 mult_4_3/U1073 mult_4_3/U1074 mult_4_3/U1075 mult_4_3/U1076 mult_4_3/U1077 mult_4_3/U1078 mult_4_3/U1079 mult_4_3/U1080 mult_4_3/U1081 mult_4_3/U1082 mult_4_3/U1083 mult_4_3/U1084 mult_4_3/U1085 mult_4_3/U1086 mult_4_3/U1087 mult_4_3/U1088 mult_4_3/U1089 mult_4_3/U1090 mult_4_3/U1091 mult_4_3/U1092 mult_4_3/U1093 mult_4_3/U1094 mult_4_3/U1095 mult_4_3/U1096 mult_4_3/U1097 mult_4_3/U1098 mult_4_3/U1099 mult_4_3/U1100 mult_4_3/U1101 mult_4_3/U1102 mult_4_3/U1103 mult_4_3/U1104 mult_4_3/U1105 mult_4_3/U1106 mult_4_3/U1107 mult_4_3/U1108 mult_4_3/U1109 mult_4_3/U1110 mult_4_3/U1111 mult_4_3/U1112 mult_4_3/U1113 mult_4_3/U1114 mult_4_3/U1115 mult_4_3/U1116 mult_4_3/U1117 mult_4_3/U1118 mult_4_3/U1119 mult_4_3/U1120 mult_4_3/U1121 mult_4_3/U1122 mult_4_3/U1123 mult_4_3/U1124 mult_4_3/U1125 mult_4_3/U1126 mult_4_3/U1127 mult_4_3/U1128 mult_4_3/U1129 mult_4_3/U1130 mult_4_3/U1131 mult_4_3/U1132 mult_4_3/U1133 mult_4_3/U1134 mult_4_3/U1135 mult_4_3/U1136 mult_4_3/U1137 mult_4_3/U1138 mult_4_3/U1139 mult_4_3/U1140 mult_4_3/U1141 mult_4_3/U1142 mult_4_3/U1143 mult_4_3/U1144 mult_4_3/U1145 mult_4_3/U1146 mult_4_3/U1147 mult_4_3/U1148 mult_4_3/U1149 mult_4_3/U1150 mult_4_3/U1151 mult_4_3/U1152 mult_4_3/U1153 mult_4_3/U1154 mult_4_3/U1155 mult_4_3/U1156 mult_4_3/U1157 mult_4_3/U1158 mult_4_3/U1159 mult_4_3/U1160 mult_4_3/U1161 mult_4_3/U1162 mult_4_3/U1163 mult_4_3/U1164 mult_4_3/U1165 mult_4_3/U1166 mult_4_3/U1167 mult_4_3/U1168 mult_4_3/U1169 mult_4_3/U1170 mult_4_3/U1171 mult_4_3/U1172 mult_4_3/U1173 mult_4_3/U1174 mult_4_3/U1175 mult_4_3/U1176 mult_4_3/U1177 mult_4_3/U1178 mult_4_3/U1179 mult_4_3/U1180 mult_4_3/U1181 mult_4_3/U1182 mult_4_3/U1183 mult_4_3/U1184 mult_4_3/U1185 mult_4_3/U1186 mult_4_3/U1187 mult_4_3/U1188 mult_4_3/U1189 mult_4_3/U1190 mult_4_3/U1191 mult_4_3/U1192 mult_4_3/U1193 mult_4_3/U1194 mult_4_3/U1195 mult_4_3/U1196 mult_4_3/U1197 mult_4_3/U1198 mult_4_3/U1199 mult_4_3/U1200 mult_4_3/U1201 mult_4_3/U1202 mult_4_3/U1203 mult_4_3/U1204 mult_4_3/U1205 mult_4_3/U1206 mult_4_3/U1207 mult_4_3/U1208 mult_4_3/U1209 mult_4_3/U1210 mult_4_3/U1211 mult_4_3/U1212 mult_4_3/U1213 mult_4_3/U1214 mult_4_3/U1215 mult_4_3/U1216 mult_4_3/U1217 mult_4_3/U1218 mult_4_3/U1219 mult_4_3/U1220 mult_4_3/U1221 mult_4_3/U1222 mult_4_3/U1223 mult_4_3/U1224 mult_4_3/U1225 mult_4_3/U1226 mult_4_3/U1227 mult_4_3/U1228 mult_4_3/U1229 mult_4_3/U1230 mult_4_3/U1231 mult_4_3/U1232 mult_4_3/U1233 mult_4_3/U1234 mult_4_3/U1235 mult_4_3/U1236 mult_4_3/U1237 mult_4_3/U1238 mult_4_3/U1239 mult_4_3/U1240 mult_4_3/U1241 mult_4_3/U1242 mult_4_3/U1243 mult_4_3/U1244 mult_4_3/U1245 mult_4_3/U1246 mult_4_3/U1247 mult_4_3/U1248 mult_4_3/U1249 mult_4_3/U1250 mult_4_3/U1251 mult_4_3/U1252 mult_4_3/U1253 mult_4_3/U1254 mult_4_3/U1255 mult_4_3/U1256 mult_4_3/U1257 mult_4_3/U1258 mult_4_3/U1259 mult_4_3/U1260 mult_4_3/U1261 mult_4_3/U1262 mult_4_3/U1263 mult_4_3/U1264 mult_4_3/U1265 mult_4_3/U1266 mult_4_3/U1267 mult_4_3/U1268 mult_4_3/U1269 mult_4_3/U1270 mult_4_3/U1271 mult_4_3/U1272 mult_4_3/U1273 mult_4_3/U1274 mult_4_3/U1275 mult_4_3/U1276 mult_4_3/U1277 mult_4_3/U1278 mult_4_3/U1279 mult_4_3/U1280 mult_4_3/U1281 mult_4_3/U1282 mult_4_3/U1283 mult_4_3/U1284 mult_4_3/U1285 mult_4_3/U1286 mult_4_3/U1287 mult_4_3/U1288 mult_4_3/U1289 mult_4_3/U1290 mult_4_3/U1291 mult_4_3/U1292 mult_4_3/U1293 mult_4_3/U1294 mult_4_3/U1295 mult_4_3/U1296 mult_4_3/U1297 mult_4_3/U1298 mult_4_3/U1299 mult_4_3/U1300 mult_4_3/U1301 mult_4_3/U1302 mult_4_3/U1303 mult_4_3/U1304 mult_4_3/U1305 mult_4_3/U1306 mult_4_3/U1307 mult_4_3/U1308 mult_4_3/U1309 mult_4_3/U1310 mult_4_3/U1311 mult_4_3/U1312 mult_4_3/U1313 mult_4_3/U1314 mult_4_3/U1315 mult_4_3/U1316 mult_4_3/U1317 mult_4_3/U1318 mult_4_3/U1319 mult_4_3/U1320 mult_4_3/U1321 mult_4_3/U1322 mult_4_3/U1323 mult_4_3/U1324 mult_4_3/U1325 mult_4_3/U1326 mult_4_3/U1327 mult_4_3/U1328 mult_4_3/U1329 mult_4_3/U1330 mult_4_3/U1331 mult_4_3/U1332 mult_4_3/U1333 mult_4_3/U1334 mult_4_3/U1335 mult_4_3/U1336 mult_4_3/U1337 mult_4_3/U1338 mult_4_3/U1339 mult_4_3/U1340 mult_4_3/U1341 mult_4_3/U1342 mult_4_3/U1343 mult_4_3/U1344 mult_4_3/U1345 mult_4_3/U1346 mult_4_3/U1347 mult_4_3/U1348 mult_4_3/U1349 mult_4_3/U1350 mult_4_3/U1351 mult_4_3/U1352 mult_4_3/U1353 mult_4_3/U1354 mult_4_3/U1355 mult_4_3/U1356 mult_4_3/U1357 mult_4_3/U1358 mult_4_3/U1359 mult_4_3/U1360 mult_4_3/U1361 mult_4_3/U1362 mult_4_3/U1363 mult_4_3/U1364 mult_4_3/U1365 mult_4_3/U1366 mult_4_3/U1367 mult_4_3/U1368__replaced_27 mult_4_3/U1369 mult_4_3/U1370 mult_4_3/U1371 mult_4_3/U1372__replaced_26 mult_4_3/U1373 mult_4_3/U1374 mult_4_3/U1375 mult_4_3/U1376__replaced_25 mult_4_3/U1377 mult_4_3/U1378 mult_4_3/U1379 mult_4_3/U1380__replaced_24 mult_4_3/U1381 mult_4_3/U1382 mult_4_3/U1383 mult_4_3/U1384__replaced_23 mult_4_3/U1385 mult_4_3/U1386 mult_4_3/U1387 mult_4_3/U1388__replaced_22 mult_4_3/U1389 mult_4_3/U1390 mult_4_3/U1391 mult_4_3/U1392__replaced_21 mult_4_3/U1393 mult_4_3/U1394 mult_4_3/U1395 mult_4_3/U1396__replaced_20 mult_4_3/U1397 mult_4_3/U1398 mult_4_3/U1399 mult_4_3/U1400__replaced_19 mult_4_3/U1401 mult_4_3/U1402 mult_4_3/U1403 mult_4_3/U1404 mult_4_3/U1405 mult_4_3/U1406 mult_4_3/U1407 mult_4_3/U1408 mult_4_3/U1409 mult_4_3/U1410 mult_4_3/U1411 mult_4_3/U1412 sub_0_root_sub_0_root_sub_4/U1 sub_0_root_sub_0_root_sub_4/U2_1 sub_0_root_sub_0_root_sub_4/U2_2 sub_0_root_sub_0_root_sub_4/U2_3 sub_0_root_sub_0_root_sub_4/U2_4 sub_0_root_sub_0_root_sub_4/U2_5 sub_0_root_sub_0_root_sub_4/U2_6 sub_0_root_sub_0_root_sub_4/U2_7 sub_0_root_sub_0_root_sub_4/U2_8 sub_0_root_sub_0_root_sub_4/U2_9 sub_0_root_sub_0_root_sub_4/U2_10 sub_0_root_sub_0_root_sub_4/U2_11 sub_0_root_sub_0_root_sub_4/U2_12 sub_0_root_sub_0_root_sub_4/U2_13 sub_0_root_sub_0_root_sub_4/U2_14 sub_0_root_sub_0_root_sub_4/U2_15 sub_0_root_sub_0_root_sub_4/U2_16 sub_0_root_sub_0_root_sub_4/U2_17 sub_0_root_sub_0_root_sub_4/U2_18 sub_0_root_sub_0_root_sub_4/U2_19 sub_0_root_sub_0_root_sub_4/U2_20 sub_0_root_sub_0_root_sub_4/U2_21 sub_0_root_sub_0_root_sub_4/U2_22 sub_0_root_sub_0_root_sub_4/U2_23 sub_0_root_sub_0_root_sub_4/U2_24 sub_0_root_sub_0_root_sub_4/U2_25 sub_0_root_sub_0_root_sub_4/U2_26 sub_0_root_sub_0_root_sub_4/U2_27 sub_0_root_sub_0_root_sub_4/U2_28 sub_0_root_sub_0_root_sub_4/U2_29 sub_0_root_sub_0_root_sub_4/U2_30 sub_0_root_sub_0_root_sub_4/U2_31 sub_0_root_sub_0_root_sub_4/U2_32 sub_0_root_sub_0_root_sub_4/U2_33 sub_0_root_sub_0_root_sub_4/U2_34 sub_0_root_sub_0_root_sub_4/U2_35 sub_0_root_sub_0_root_sub_4/U2_36 sub_0_root_sub_0_root_sub_4/U2_37 sub_0_root_sub_0_root_sub_4/U2_38 sub_0_root_sub_0_root_sub_4/U2_39 sub_0_root_sub_0_root_sub_4/U2_40 sub_0_root_sub_0_root_sub_4/U2__replaced_28 sub_0_root_sub_0_root_sub_4/U4 sub_0_root_sub_0_root_sub_4/U5 sub_0_root_sub_0_root_sub_4/U6 sub_0_root_sub_0_root_sub_4/U7 sub_0_root_sub_0_root_sub_4/U8 sub_0_root_sub_0_root_sub_4/U9 sub_0_root_sub_0_root_sub_4/U10 sub_0_root_sub_0_root_sub_4/U11 sub_0_root_sub_0_root_sub_4/U12 sub_0_root_sub_0_root_sub_4/U13 sub_0_root_sub_0_root_sub_4/U14 sub_0_root_sub_0_root_sub_4/U15 sub_0_root_sub_0_root_sub_4/U16 sub_0_root_sub_0_root_sub_4/U17 sub_0_root_sub_0_root_sub_4/U18 sub_0_root_sub_0_root_sub_4/U19 sub_0_root_sub_0_root_sub_4/U20 sub_0_root_sub_0_root_sub_4/U21 sub_0_root_sub_0_root_sub_4/U22 sub_0_root_sub_0_root_sub_4/U23 sub_0_root_sub_0_root_sub_4/U24 sub_0_root_sub_0_root_sub_4/U25 sub_0_root_sub_0_root_sub_4/U26 sub_0_root_sub_0_root_sub_4/U27 sub_0_root_sub_0_root_sub_4/U28 sub_0_root_sub_0_root_sub_4/U29 sub_0_root_sub_0_root_sub_4/U30 sub_0_root_sub_0_root_sub_4/U31 sub_0_root_sub_0_root_sub_4/U32 sub_0_root_sub_0_root_sub_4/U33 sub_0_root_sub_0_root_sub_4/U34 sub_0_root_sub_0_root_sub_4/U35 sub_0_root_sub_0_root_sub_4/U36 sub_0_root_sub_0_root_sub_4/U37 sub_0_root_sub_0_root_sub_4/U38 sub_0_root_sub_0_root_sub_4/U39 sub_0_root_sub_0_root_sub_4/U40 sub_0_root_sub_0_root_sub_4/U41 sub_0_root_sub_0_root_sub_4/U42 sub_0_root_sub_0_root_sub_4/U43} -region eRegion0 
[I] Created cluster '__easic_cluster_0' to assign cells
[C] irt_save
[I] Project saved
[C] irt_save
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/regions.txt
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Read macro list file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../device_libs/oa/physical/lib/commondata/gf28a0_macro_list.csv
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Design is not modified
[I] Detected changes in option list. Raising events.
[C] irt_exit
[I] Release EPLACER license ...
[C] run -prebuf_resyn
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Checking out EPLACER license ...
[I] 15:48:31 Starting ERA ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Detected changes in file list. Raising events.
[I] Detected changes in option list. Raising events.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Ports = 167
[I]   Instances = 2594
[I]   Nets = 3510
[I]   Intrinsic nets = 167, don't touch nets = 167
[I]   Properties/values = 30/5035
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.preplacement.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Setting all clocks ideal
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] 15:48:45 Loading eplanner engine ...
[I] Design architechture is 28nm_n3xs
[I] Use pintable file '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv'
[I] Start loading nets
[I] Start building full site list
[I] Got 3510 nets (load time 0.01 sec)
[I] Start detect clock nets
[I] Got 2600 cells from design (load time 0.03 sec)
[I] Detected 0 clock nets (load time 0.38 sec)
[I] 100061 sites were skipped (NO_DISPLAY)
[I] Got 475151 sites from device (load time 1 sec)
[I] Start to detect cell assignments
[I] Detected 0/0 assigned cells (time 0 sec)
[I] There are 6 VREF banks
[I] There are 1 DQ groups
[I] There are 12 VCCIO banks
[I] There are 2 VCCPD banks
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/ioinfo.txt
[I] 278 device pins
[I] Set VCCIO bank HV00W as high voltage bank
[I] Set VCCIO bank HV00E as high voltage bank
[I] Set VCCIO bank HV01E as high voltage bank
[I] 222 pins are available in the package (including 5 jtag pins)
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n2x_sso_spec_fc_m.csv: version 'Id: sso#n2x_sso_spec_fc.csv,v 1.2 2010-04-06 09:23:09+08 yklee Exp '
[I] 15:48:47 ERA is about to start. Please wait
[I] Started floorplan check, logic utilization 0.90, edff utilization 0.90.
[I] Soft regions are considered as soft.
[I] Loaded 2 regions, 1 region groups, 1 hard region groups
[I]   Init emotif cell grid 18 x 72
[I]   Init emotif target grid 18 x 72
[I]   Initialized 3888 target regions
[I]   Init rf grid 14 x 9
[I]   Init bram grid 14 x 9
[I]   Initialized 3 cell regions
[I]   Started global assignment
[I]     Initialized 3 objects, 3888 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 504 targets 224 objects
[I]   Initial assignment penalty 10097945, objects 3 targets 6
[I]   Started global assignment
[I]     Initialized 0 objects, 124 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 124 targets 0 objects
[I]   Initial assignment penalty 0, objects 0 targets 0
[I]   Started global assignment
[I]     Initialized 0 objects, 126 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 126 targets 0 objects
[I]   Initial assignment penalty 0, objects 0 targets 0
[I] Floorplan check completed succesfully
[I] Project saved
[C] irt_save
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/regions.txt
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Read macro list file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../device_libs/oa/physical/lib/commondata/gf28a0_macro_list.csv
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Read pininfo file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../pininfo/M16GP_GF28HPP_04_GF.pininfo
[I] (638)  0 I/O cells are found
[I] (639)  0 I/O cells are mapped
[I] (640)  0 I/O cells are not mapped
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/ibis/config/ibis_map.csv: version 'Id: design_libs#star#ibis#config#ibis_map.csv,v 1.15 2018-07-06 17:25:55+08 ttau Exp '
[I] Applying eco changes
[I] apply eco on RDB Design...
[I] commiting eco changes to RDB Design...
[I] ECO of 1065 elements was applied in 0.01 seconds
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/floorplan/layout.rdb
[I] Detected changes in option list. Raising events.
[I] Saving verilog file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.v
[I] Saving sdc file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/floorplan/regions.txt
[I] Run PostFP DRC
[I] *********************************************************************
[I] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] Econfig command options            :  --logFile postfp_drc.log --userLibName snapshots --userDesignName ar --userViewName floorplan --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task fp_drc_only --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --jtag off --jtag_power 3.3 --por off --ntsd off --ntsd_east off --padLess --pnc 10000 --reducedLib --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] Create user design oa              : 0
[I] User lib name                      : snapshots
[I] User view name                     : floorplan
[I] User libDefsFile                   : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs
[I] User design name                   : ar
[I] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir
[I] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] Device name                        : n3xst150f
[I] Device type                        : full
[I] User device name                   : N3XST150
[I] Package name                       : FC150
[I] Task needs to be done              : fp_drc_only
[I] Pad less design                    : true
[I] Ntsd(west) option                  : off
[I] Ntsd(east) option                  : off
[I] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] Power optimized config             : No
[I] *********************************************************************
[I] Found multi chip pintable
[I] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] Unclassified P/G class for pin VCC_TR, created new class
[I] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] Unclassified P/G class for pin VPP_TR, created new class
[I] *******************************************************************************
[I] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] *******************************************************************************
[I] Loading oa design.
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/../snapshots/ar/floorplan/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] Reading design
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 167
[I]   Instances = 2596
[I]   Nets = 4036
[I]   Intrinsic nets = 167, don't touch nets = 168
[I]   Properties/values = 32/5037
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] Done
[I] Populating chip hier structure
[I] Done
[I] Doing placement check.
[I] Done
[I] Device version 'd'
[I] Doing simple design rule checks.
[I] Number of checks 16, max.threads=8
[I]   check hanging ports
[W] (60) User design port<Z[0]> is not connected to any pad instance.
[W] (60) User design port<Z[1]> is not connected to any pad instance.
[W] (60) User design port<Z[2]> is not connected to any pad instance.
[W] (60) User design port<Z[3]> is not connected to any pad instance.
[W] (60) User design port<Z[4]> is not connected to any pad instance.
[W] (60) User design port<Z[5]> is not connected to any pad instance.
[W] (60) User design port<Z[6]> is not connected to any pad instance.
[W] (60) User design port<Z[7]> is not connected to any pad instance.
[W] (60) User design port<Z[8]> is not connected to any pad instance.
[W] (60) User design port<Z[9]> is not connected to any pad instance.
[W] (60) User design port<Z[10]> is not connected to any pad instance.
[W] (60) User design port<Z[11]> is not connected to any pad instance.
[W] (60) User design port<Z[12]> is not connected to any pad instance.
[W] (60) User design port<Z[13]> is not connected to any pad instance.
[W] (60) User design port<Z[14]> is not connected to any pad instance.
[W] (60) User design port<Z[15]> is not connected to any pad instance.
[W] (60) User design port<Z[16]> is not connected to any pad instance.
[W] (60) User design port<Z[17]> is not connected to any pad instance.
[W] (60) User design port<Z[18]> is not connected to any pad instance.
[W] (60) User design port<Z[19]> is not connected to any pad instance.
[W] (60) User design port<Z[20]> is not connected to any pad instance.
[W] (60) User design port<Z[21]> is not connected to any pad instance.
[W] (60) User design port<Z[22]> is not connected to any pad instance.
[W] (60) User design port<Z[23]> is not connected to any pad instance.
[W] (60) User design port<Z[24]> is not connected to any pad instance.
[W] (60) User design port<Z[25]> is not connected to any pad instance.
[W] (60) User design port<Z[26]> is not connected to any pad instance.
[W] (60) User design port<Z[27]> is not connected to any pad instance.
[W] (60) User design port<Z[28]> is not connected to any pad instance.
[W] (60) User design port<Z[29]> is not connected to any pad instance.
[W] (60) User design port<Z[30]> is not connected to any pad instance.
[W] (60) User design port<Z[31]> is not connected to any pad instance.
[W] (60) User design port<Z[32]> is not connected to any pad instance.
[W] (60) User design port<Z[33]> is not connected to any pad instance.
[W] (60) User design port<Z[34]> is not connected to any pad instance.
[W] (60) User design port<Z[35]> is not connected to any pad instance.
[W] (60) User design port<Z[36]> is not connected to any pad instance.
[W] (60) User design port<Z[37]> is not connected to any pad instance.
[W] (60) User design port<Z[38]> is not connected to any pad instance.
[W] (60) User design port<Z[39]> is not connected to any pad instance.
[W] (60) User design port<Z[40]> is not connected to any pad instance.
[W] (60) User design port<A1[0]> is not connected to any pad instance.
[W] (60) User design port<A1[1]> is not connected to any pad instance.
[W] (60) User design port<A1[2]> is not connected to any pad instance.
[W] (60) User design port<A1[3]> is not connected to any pad instance.
[W] (60) User design port<A1[4]> is not connected to any pad instance.
[W] (60) User design port<A1[5]> is not connected to any pad instance.
[W] (60) User design port<A1[6]> is not connected to any pad instance.
[W] (60) User design port<A1[7]> is not connected to any pad instance.
[W] (60) User design port<A1[8]> is not connected to any pad instance.
[W] (60) User design port<A1[9]> is not connected to any pad instance.
[W] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I]   check nets
[W] (63) Hanging constant net in the design: __dft_tie_net0.
[W] (63) Hanging constant net in the design: __dft_tie_net1.
[W] (63) Hanging constant net in the design: tie1.
[W] (63) Hanging constant net in the design: tie0.
[W] (63) Hanging constant net in the design: __easic_supply1_16.
[W] (63) Hanging constant net in the design: __easic_supply0_139.
[W] (63) Hanging constant net in the design: __easic_supply0_140.
[W] (63) Hanging constant net in the design: __easic_supply0_141.
[W] (63) Hanging constant net in the design: __easic_supply0_142.
[W] (63) Hanging constant net in the design: __easic_supply0_143.
[W] (63) Hanging constant net in the design: __easic_supply0_144.
[W] (63) Hanging constant net in the design: __easic_supply0_145.
[W] (63) Hanging constant net in the design: __easic_supply0_146.
[W] (63) Hanging constant net in the design: __easic_supply0_158.
[W] (63) Hanging constant net in the design: __easic_supply0_159.
[I]   check routable input pins
[I]   check PLL out pins
[I]   check types pins by patterns
[I]   check top ports names unique
[I]   check edlygenddr4s
[I]     checked 0/0 edlygenddr4s
[I]   check intrinsic pins tieoff
[I]     checked 13 pins
[I] Check MGIO top nets
[I] Done
[I] Check MGIOs IDDQ pin connection
[I] Done
[I] Check MGIOs AREFENABLE pin connection
[I] Done
[I] Check unconnected instances
[I] Done for 0 instances
[I] Check matching of edff and eclkgate polarity
[I] Check dcdl types for used device
[I] Check DCDL instances connection to mrx*/mtx*
[I] Done for 0 instances
[I] Done
[I] Device version 'd'
[I] Check combined pins
[I] Done for 0 instances
[I] Check VDDA/VSSA pins are bound out
[I] Done for 0 instances
[I] Check test pin for bounding out
[I] Done for 96 top pins
[I] Check temperature diodes pins for bounding out
[I] Done for 0 diodes
[I] Doing memory check.
[I]   checked 0 instances
[I] Done
[I] Check BRAM/REGFILE for clock gate path
[I]   checked 0 instances
[I] Done
[I] Doing all io drcs.
[I]   check VCCIO in IO banks
[I]   check VREF in banks
[I]   check vreftune in banks
[I]     checked 0/0 vref tune groups
[I]   check top ports connections
[I]   done for 167 top ports
[I]   check IO pad connections
[I]   done for 0 IO instances
[I]   check WKE connections
[I]   check odt configuration
[I]   done
[I]   check uided/tided for test pins directions
[I]   done
[I]   check COMP_UPD/COMP_EN
[I]     checked 0/0 IO pads
[I]   check LVDS output pads
[I]   check inout direction for IO
[I] Done
[I] Doing user intrinsic net connectivity check.
[I]   checked 143/4036 nets
[I] Done
[I] Mixed nets check
[I]   checked 3516/4036 nets
[I] Done
[W] Corner block not instantiated in design
[I] Check design nets and instances name conflicts
[I] Number of task 2, max.threads=2
[I] done
[I] Check device nets and instances name conflicts
[I] Number of task 2, max.threads=2
[I] done
[I] Printing status of all drc checks
[I] ----------------------------------------
[I] | ID | Check Type            | Status  |
[I] ----------------------------------------
[I] | 0  | Placement check       | PASS    |
[I] | 1  | Simple drc check      | PASS    |
[I] | 2  | IO check              | PASS    |
[I] | 3  | Memory check          | PASS    |
[I] | 4  | Intrinsic conn check  | PASS    |
[I] ----------------------------------------
[I] | 5  | All checks            | PASS    |
[I] ----------------------------------------
[I] Memory used : 0.6 Gb
[I] Time Elapsed             : 5s
[I] exit code: 0
[I] PostFP DRC finished
[I] Floorplan finalization was done in 3.15 seconds
[I] Release EPLACER license ...
[I] Skip Power Estimator for 28nm
[I] Start constant propagation on floorplan view
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:48:55 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/const_propagation.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/const_propagation.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/floorplan/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 167
[I] [ephysresynthesis]   Instances = 2596
[I] [ephysresynthesis]   Nets = 4036
[I] [ephysresynthesis]   Intrinsic nets = 167, don't touch nets = 168
[I] [ephysresynthesis]   Properties/values = 32/5037
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 11
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 0 rsc types)
[I] [ephysresynthesis] Initializing rtbuf map (0 sites)
[I] [ephysresynthesis] Initializing mnbuf map (0 sites)
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Bram matrix 9 x 14
[I] [ephysresynthesis] Reg file matrix 9 x 14
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 8 rsc types (2 group occ))
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Constant nets optimization procedure is started.
[I] [ephysresynthesis] Assigning initial expressions to nets in design...
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Topological order net traversal is started.
[I] [ephysresynthesis] Detected 0 synchronizers of 0 registers
[I] [ephysresynthesis] Initializing repeaters list
[I] [ephysresynthesis]   Detected buffer efa_bufc: I_CI->O_CO
[I] [ephysresynthesis]   Detected buffer BUF12V1CRRVTIY: D->IY
[I] [ephysresynthesis]   Detected inverter INVX2CRRVTZ: A->Z
[I] [ephysresynthesis]   Detected inverter INVD2CRRVTIZ: IA->IZ
[I] [ephysresynthesis]   Detected buffer BUF24CRRVTZ: IA->Z
[I] [ephysresynthesis]   Detected inverter INVX4CRRVTZ: A->Z
[I] [ephysresynthesis]   Detected inverter efa_invc: I_CI->O_S
[I] [ephysresynthesis]   Detected inverter INVD2V1CRRVTIY: IB->IY
[I] [ephysresynthesis]   Detected buffer BUF12CRRVTIZ: A->IZ
[I] [ephysresynthesis]   Detected inverter INVX2V1CRRVTY: D->Y
[I] [ephysresynthesis]   Detected inverter efa_inv: A->Z
[I] [ephysresynthesis] Constant nets optimization is completed, 0 instances have been optimized in total.
[I] [ephysresynthesis] Replacement statistics:
	
[I] [ephysresynthesis] Started tail removing procedure
[I] [ephysresynthesis] Tail removing finished
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/const_propagation/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:49:10 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Constant Propagation completed
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Global Placement
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:49:10 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_global.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_global.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 1541
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Wall time: Fri Mar 15 15:49:20 2019 1552654160
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/const_propagation/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 167
[I] [eplacer]   Instances = 2596
[I] [eplacer]   Nets = 4032
[I] [eplacer]   Intrinsic nets = 167, don't touch nets = 168
[I] [eplacer]   Properties/values = 32/5037
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:49:33 2019 1552654173
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:49:34 2019 1552654174
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:49:34 2019 1552654174
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] No custom procedures registered at stage global_placement
[I] [eplacer] Checking preplacement
[I] [eplacer] Wall time: Fri Mar 15 15:49:34 2019 1552654174
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:49:34 2019 1552654174
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Testing fixed instances
[I] [eplacer]   Fixed instances are Ok
[I] [eplacer] Calculating clock domains
[I] [eplacer] High speed clock balancing session "special_pin_splitting" is started
[I] [eplacer]   Preparing the high speed fabric regions
[I] [eplacer]     Left high speed fabric region
[I] [eplacer]     Right high speed fabric region
[I] [eplacer]   Spliting special pin groups
[I] [eplacer]     Nothing to split
[I] [eplacer] High speed clock balancing session "special_pin_splitting" is finished
[I] [eplacer] Assigning weight 10.00 on clock nets
[I] [eplacer] Assigned weight to 0 clock nets
[I] [eplacer] Wall time: Fri Mar 15 15:49:36 2019 1552654176
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] 
[I] [eplacer] Placing macros
[I] [eplacer]   placed 0 mclkgates
[I] [eplacer]   placed 0 mrtaps
[I] [eplacer]   placed 0 erbufs
[I] [eplacer]   placed 0 eclkgenloc macros
[I] [eplacer]   placed 0 eclkmux macros
[I] [eplacer] Average Wire Length 261
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] === Average wire length: 87.657304 um === (h: 76.484804, v: 11.172501) 
[I] [eplacer] Optimizing placement
[I] [eplacer] Utilization:  0.9 / 0.9
[I] [eplacer] Start Initial Design Graph analytical placement
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Reading plibrary file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/polynomial_libs/gp/0v807ssn40c.plib
[I] [eplacer] 	Sensitivity on 1,  type of engine 1 
[I] [eplacer] 	Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.15/20 alphaHistory 1
[I] [eplacer]  Init timing engine 
[I] [eplacer] Initialize standalone timing engine from netlist, reduce graph = 1
[I] [eplacer] Initializing DelayEngine in fast annotation mode
[I] [eplacer] Timing graph statistics: nodes - 11012, edges - 16816
[I] [eplacer] Total 288 vertices marked as starting, 41 vertices marked as ending
[I] [eplacer] Number of starting/ending with edges: 159/0
[I] [eplacer] Total 1 initially fixed edges.
[I] [eplacer] Initial slack (with zero net delays) is 3.78742e-08
[I] [eplacer] Initial number of edges: 7185, target slack is 0
[I] [eplacer] Total number of edges: 7185, number of violated edges: 0, new slack: 3.78742e-08
[I] [eplacer] Initial netlist slack: 3.78742e-08
[I] [eplacer] Iteration #1
[I] [eplacer] Annotating admissible delays level by level.
[I] [eplacer] Total number of levels in the netlist - 50
[I] [eplacer] Total num of edges: 0, num of violated edges: 7185, admissible worst slack: 1e+30
[I] [eplacer] Total 0 edges returned back to the pool
[I] [eplacer] Making final admissible delays correction (version 2).
[I] [eplacer] Admissible delay calculation completed in 0 seconds.
[I] [eplacer] Final netlist slack: 0
[I] [eplacer] Started delay approximation for edges.
[I] [eplacer] Delay approximation for edges is done.
[I] [eplacer] Start dumping DelayEngine timing graph into generic representation
[I] [eplacer] Dumping timing graph in reduced form according to the flag specified
[I] [eplacer] Done DelayEngine timing graph dump
[I] [eplacer] Number of top-levels: 167, max top-level index: 166
[I] [eplacer] Graph has 51 levels
[I] [eplacer] Standalone timing graph initialization done, it has 3868 vertices, 9672 edges and 2596 instances
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] Loaded 2596 instances, average area per instance 1.06388, max area 1.2, max relative size 1 average relsz 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] after load dg_load_netlist  proc mem 1098.14 Gb
	 Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.07 Gb
[I] [eplacer] Timing update 0 (standalone) reports: (wns -0.775553 ns, tns -4.55098 ns)
[I] [eplacer] 		 optimizable: (wns -0.775553 ns)
[I] [eplacer]  max timing weight 0.405345, average timing weight 0.00379125 
[I] [eplacer] Reload equation in 1 direction 
[I] [eplacer] Reload equation in 0 direction 
[I] [eplacer] 		AWL 0.000894579 (0.00054717, 0.000347409),  anchor weight 0.001, mean diagonal (2.59492, 2.59492),  mean anchor to mean diag ratio (7.80738e-05, 7.80738e-05) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.07 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 105.85, dx 46.54, dy 88.58, max 252.12 x 80.00 y 155.00
[I] [eplacer]     logic average 105.85, max 252.12 x 80.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 0: lower bound 0.0008945792153339323 upper bound 95.32127852650495 weight 0.0010000000000000002
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 1 (standalone) reports: (wns -2.69101 ns, tns -37.816 ns)
[I] [eplacer] 		 optimizable: (wns -2.69101 ns)
[I] [eplacer]  max timing weight 1.07416, average timing weight 0.00802579 
[I] [eplacer] 		AWL 0.110836 (0.0229494, 0.0878862),  anchor weight 0.00114569, mean diagonal (2.61783, 2.61783),  mean anchor to mean diag ratio (8.85299e-05, 8.85299e-05) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 97.90, dx 47.61, dy 77.35, max 251.05 x 82.00 y 171.00
[I] [eplacer]     logic average 97.90, max 251.05 x 82.00 y 171.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 1: lower bound 0.1108355795148248 upper bound 63.81900718778077 weight 0.0011456917894167894
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 2 (standalone) reports: (wns -2.05017 ns, tns -27.9905 ns)
[I] [eplacer] 		 optimizable: (wns -2.05017 ns)
[I] [eplacer]  max timing weight 1.74298, average timing weight 0.0135002 
[I] [eplacer] 		AWL 0.127971 (0.0320033, 0.0959677),  anchor weight 0.00131261, mean diagonal (2.64745, 2.64745),  mean anchor to mean diag ratio (0.00010016, 0.00010016) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 97.76, dx 47.70, dy 77.17, max 242.12 x 82.00 y 179.00
[I] [eplacer]     logic average 97.76, max 242.12 x 82.00 y 179.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 2: lower bound 0.12797094938604373 upper bound 60.12242737346511 weight 0.0013126096763370436
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 3 (standalone) reports: (wns -1.74895 ns, tns -23.0609 ns)
[I] [eplacer] 		 optimizable: (wns -1.74895 ns)
[I] [eplacer]  max timing weight 2.4118, average timing weight 0.0188679 
[I] [eplacer] 		AWL 0.14484 (0.0363279, 0.108512),  anchor weight 0.00150385, mean diagonal (2.6765, 2.6765),  mean anchor to mean diag ratio (0.000113374, 0.000113374) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 97.77, dx 47.78, dy 77.11, max 243.77 x 82.00 y 179.00
[I] [eplacer]     logic average 97.77, max 243.77 x 82.00 y 179.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 3: lower bound 0.14484037136867325 upper bound 59.43554177897575 weight 0.0015038461288883799
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 4 (standalone) reports: (wns -1.88229 ns, tns -24.3936 ns)
[I] [eplacer] 		 optimizable: (wns -1.88229 ns)
[I] [eplacer]  max timing weight 3.08062, average timing weight 0.0308664 
[I] [eplacer] 		AWL 0.165199 (0.0407697, 0.124429),  anchor weight 0.00172294, mean diagonal (2.74142, 2.74142),  mean anchor to mean diag ratio (0.000126697, 0.000126697) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 97.78, dx 47.86, dy 77.07, max 243.40 x 81.00 y 183.00
[I] [eplacer]     logic average 97.78, max 243.40 x 81.00 y 183.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 4: lower bound 0.16519856244384548 upper bound 58.00061245882001 weight 0.0017229441624136378
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 5 (standalone) reports: (wns -1.70234 ns, tns -21.8784 ns)
[I] [eplacer] 		 optimizable: (wns -1.70234 ns)
[I] [eplacer]  max timing weight 3.74944, average timing weight 0.031847 
[I] [eplacer] 		AWL 0.189249 (0.0488658, 0.140384),  anchor weight 0.00197396, mean diagonal (2.74672, 2.74672),  mean anchor to mean diag ratio (0.000144732, 0.000144732) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 97.55, dx 47.70, dy 76.89, max 243.58 x 81.00 y 182.00
[I] [eplacer]     logic average 97.55, max 243.58 x 81.00 y 182.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 5: lower bound 0.18924947589098534 upper bound 57.456380952380954 weight 0.0019739629805008915
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 6 (standalone) reports: (wns -1.71375 ns, tns -21.4913 ns)
[I] [eplacer] 		 optimizable: (wns -1.71375 ns)
[I] [eplacer]  max timing weight 4.41826, average timing weight 0.0332541 
[I] [eplacer] 		AWL 0.217103 (0.0574564, 0.159647),  anchor weight 0.00226155, mean diagonal (2.75434, 2.75434),  mean anchor to mean diag ratio (0.000165218, 0.000165218) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 97.54, dx 47.86, dy 76.74, max 243.58 x 81.00 y 182.00
[I] [eplacer]     logic average 97.54, max 243.58 x 81.00 y 182.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 6: lower bound 0.21710332434860738 upper bound 58.42026924228811 weight 0.002261553179372563
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 7 (standalone) reports: (wns -1.61322 ns, tns -20.3024 ns)
[I] [eplacer] 		 optimizable: (wns -1.61322 ns)
[I] [eplacer]  max timing weight 5.08708, average timing weight 0.0413842 
[I] [eplacer] 		AWL 0.249395 (0.065817, 0.183578),  anchor weight 0.00259104, mean diagonal (2.79833, 2.79833),  mean anchor to mean diag ratio (0.000186185, 0.000186185) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 97.37, dx 47.74, dy 76.63, max 244.97 x 81.00 y 181.00
[I] [eplacer]     logic average 97.37, max 244.97 x 81.00 y 181.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 7: lower bound 0.2493947289607667 upper bound 58.38359808325846 weight 0.0025910429089365805
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 8 (standalone) reports: (wns -1.62931 ns, tns -20.5904 ns)
[I] [eplacer] 		 optimizable: (wns -1.62931 ns)
[I] [eplacer]  max timing weight 5.7559, average timing weight 0.0402355 
[I] [eplacer] 		AWL 0.283839 (0.0762561, 0.207583),  anchor weight 0.00296854, mean diagonal (2.79211, 2.79211),  mean anchor to mean diag ratio (0.000213637, 0.000213637) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 97.03, dx 47.63, dy 76.32, max 243.98 x 82.00 y 181.00
[I] [eplacer]     logic average 97.03, max 243.98 x 82.00 y 181.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 8: lower bound 0.2838394728960767 upper bound 58.58889697514226 weight 0.002968536586795234
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 9 (standalone) reports: (wns -1.61815 ns, tns -20.3007 ns)
[I] [eplacer] 		 optimizable: (wns -1.61815 ns)
[I] [eplacer]  max timing weight 6.42471, average timing weight 0.0455365 
[I] [eplacer] 		AWL 0.32327 (0.0877616, 0.235508),  anchor weight 0.00340103, mean diagonal (2.8208, 2.8208),  mean anchor to mean diag ratio (0.000242139, 0.000242139) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 96.82, dx 47.68, dy 76.07, max 243.85 x 82.00 y 180.00
[I] [eplacer]     logic average 96.82, max 243.85 x 82.00 y 180.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 9: lower bound 0.3232695417789757 upper bound 58.26834830787661 weight 0.003401027994074639
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 10 (standalone) reports: (wns -1.61706 ns, tns -21.2971 ns)
[I] [eplacer] 		 optimizable: (wns -1.61706 ns)
[I] [eplacer]  max timing weight 7.09353, average timing weight 0.0555859 
[I] [eplacer] 		AWL 0.366123 (0.100799, 0.265324),  anchor weight 0.00389653, mean diagonal (2.87518, 2.87518),  mean anchor to mean diag ratio (0.000272046, 0.000272046) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 96.46, dx 47.61, dy 75.70, max 242.86 x 82.00 y 180.00
[I] [eplacer]     logic average 96.46, max 242.86 x 82.00 y 180.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 10: lower bound 0.36612279125486674 upper bound 58.3236507936508 weight 0.0038965298483879625
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 11 (standalone) reports: (wns -1.6135 ns, tns -20.619 ns)
[I] [eplacer] 		 optimizable: (wns -1.6135 ns)
[I] [eplacer]  max timing weight 7.76235, average timing weight 0.0546915 
[I] [eplacer] 		AWL 0.417845 (0.116362, 0.301483),  anchor weight 0.00446422, mean diagonal (2.87034, 2.87034),  mean anchor to mean diag ratio (0.000312059, 0.000312059) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 96.14, dx 47.57, dy 75.36, max 241.87 x 81.00 y 178.00
[I] [eplacer]     logic average 96.14, max 241.87 x 81.00 y 178.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 11: lower bound 0.41784546271338724 upper bound 58.1781416591794 weight 0.004464222254515535
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 12 (standalone) reports: (wns -1.62803 ns, tns -20.4372 ns)
[I] [eplacer] 		 optimizable: (wns -1.62803 ns)
[I] [eplacer]  max timing weight 8.43117, average timing weight 0.065511 
[I] [eplacer] 		AWL 0.477528 (0.133276, 0.344251),  anchor weight 0.00511462, mean diagonal (2.92888, 2.92888),  mean anchor to mean diag ratio (0.000350255, 0.000350255) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 95.69, dx 47.49, dy 74.92, max 241.87 x 81.00 y 177.00
[I] [eplacer]     logic average 95.69, max 241.87 x 81.00 y 177.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 12: lower bound 0.4775277029050614 upper bound 58.12338544474393 weight 0.005114622783130152
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 13 (standalone) reports: (wns -1.68583 ns, tns -22.1298 ns)
[I] [eplacer] 		 optimizable: (wns -1.68583 ns)
[I] [eplacer]  max timing weight 9.09999, average timing weight 0.0629308 
[I] [eplacer] 		AWL 0.537693 (0.152873, 0.38482),  anchor weight 0.00585978, mean diagonal (2.91492, 2.91492),  mean anchor to mean diag ratio (0.000403055, 0.000403055) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 95.41, dx 47.47, dy 74.58, max 240.88 x 81.00 y 176.00
[I] [eplacer]     logic average 95.41, max 240.88 x 81.00 y 176.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 13: lower bound 0.5376933213536987 upper bound 58.00172955974843 weight 0.005859781328596262
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 14 (standalone) reports: (wns -1.60723 ns, tns -20.509 ns)
[I] [eplacer] 		 optimizable: (wns -1.60723 ns)
[I] [eplacer]  max timing weight 9.76881, average timing weight 0.0760045 
[I] [eplacer] 		AWL 0.612759 (0.174341, 0.438417),  anchor weight 0.0067135, mean diagonal (2.98566, 2.98566),  mean anchor to mean diag ratio (0.000450717, 0.000450717) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 94.77, dx 47.32, dy 73.99, max 239.88 x 81.00 y 175.00
[I] [eplacer]     logic average 94.77, max 239.88 x 81.00 y 175.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 14: lower bound 0.6127586103623839 upper bound 58.07200239592693 weight 0.006713503355950542
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 15 (standalone) reports: (wns -1.68923 ns, tns -22.0499 ns)
[I] [eplacer] 		 optimizable: (wns -1.68923 ns)
[I] [eplacer]  max timing weight 10.4376, average timing weight 0.0721262 
[I] [eplacer] 		AWL 0.691991 (0.199019, 0.492972),  anchor weight 0.00769161, mean diagonal (2.96467, 2.96467),  mean anchor to mean diag ratio (0.000519884, 0.000519884) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 94.27, dx 47.20, dy 73.48, max 238.89 x 81.00 y 173.00
[I] [eplacer]     logic average 94.27, max 238.89 x 81.00 y 173.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 15: lower bound 0.6919910152740342 upper bound 57.82339293201558 weight 0.007691605673134589
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 16 (standalone) reports: (wns -1.61092 ns, tns -20.7356 ns)
[I] [eplacer] 		 optimizable: (wns -1.61092 ns)
[I] [eplacer]  max timing weight 11.1064, average timing weight 0.0753386 
[I] [eplacer] 		AWL 0.784692 (0.226706, 0.557986),  anchor weight 0.00881221, mean diagonal (2.98206, 2.98206),  mean anchor to mean diag ratio (0.000592016, 0.000592016) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 93.68, dx 47.20, dy 72.85, max 237.90 x 81.00 y 172.00
[I] [eplacer]     logic average 93.68, max 237.90 x 81.00 y 172.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 16: lower bound 0.7846921233902365 upper bound 57.70428751123091 weight 0.008812209467141886
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 17 (standalone) reports: (wns -1.65985 ns, tns -21.0143 ns)
[I] [eplacer] 		 optimizable: (wns -1.65985 ns)
[I] [eplacer]  max timing weight 11.7753, average timing weight 0.0801007 
[I] [eplacer] 		AWL 0.878875 (0.258441, 0.620433),  anchor weight 0.0100961, mean diagonal (3.00782, 3.00782),  mean anchor to mean diag ratio (0.000672321, 0.000672321) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 93.18, dx 46.93, dy 72.44, max 236.91 x 81.00 y 172.00
[I] [eplacer]     logic average 93.18, max 236.91 x 81.00 y 172.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 17: lower bound 0.8788745133273436 upper bound 57.341042228212046 weight 0.010096076033125357
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 18 (standalone) reports: (wns -1.6134 ns, tns -20.3857 ns)
[I] [eplacer] 		 optimizable: (wns -1.6134 ns)
[I] [eplacer]  max timing weight 12.4441, average timing weight 0.0842372 
[I] [eplacer] 		AWL 1.01046 (0.293241, 0.717222),  anchor weight 0.011567, mean diagonal (3.03021, 3.03021),  mean anchor to mean diag ratio (0.000764446, 0.000764446) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 92.06, dx 46.85, dy 71.23, max 234.80 x 81.00 y 169.00
[I] [eplacer]     logic average 92.06, max 234.80 x 81.00 y 169.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 18: lower bound 1.010462413896376 upper bound 57.59071967654987 weight 0.01156699141647935
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 19 (standalone) reports: (wns -1.70819 ns, tns -21.898 ns)
[I] [eplacer] 		 optimizable: (wns -1.70819 ns)
[I] [eplacer]  max timing weight 13.1129, average timing weight 0.0876672 
[I] [eplacer] 		AWL 1.12776 (0.333429, 0.794336),  anchor weight 0.0132522, mean diagonal (3.04877, 3.04877),  mean anchor to mean diag ratio (0.000870349, 0.000870349) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 91.52, dx 46.66, dy 70.76, max 233.81 x 81.00 y 168.00
[I] [eplacer]     logic average 91.52, max 233.81 x 81.00 y 168.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 19: lower bound 1.1277648996705603 upper bound 57.46705121293801 weight 0.013252207094114855
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 20 (standalone) reports: (wns -1.65304 ns, tns -21.329 ns)
[I] [eplacer] 		 optimizable: (wns -1.65304 ns)
[I] [eplacer]  max timing weight 13.7817, average timing weight 0.0932734 
[I] [eplacer] 		AWL 1.27685 (0.380349, 0.896505),  anchor weight 0.0151829, mean diagonal (3.0791, 3.0791),  mean anchor to mean diag ratio (0.000987194, 0.000987194) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 90.36, dx 46.42, dy 69.61, max 231.82 x 81.00 y 166.00
[I] [eplacer]     logic average 90.36, max 231.82 x 81.00 y 166.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 20: lower bound 1.2768544474393533 upper bound 57.32481940700809 weight 0.015182944859378301
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 21 (standalone) reports: (wns -1.68974 ns, tns -21.3264 ns)
[I] [eplacer] 		 optimizable: (wns -1.68974 ns)
[I] [eplacer]  max timing weight 14.4505, average timing weight 0.097725 
[I] [eplacer] 		AWL 1.43236 (0.432369, 0.999988),  anchor weight 0.017395, mean diagonal (3.10319, 3.10319),  mean anchor to mean diag ratio (0.0011221, 0.0011221) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 89.44, dx 46.19, dy 68.71, max 229.84 x 81.00 y 164.00
[I] [eplacer]     logic average 89.44, max 229.84 x 81.00 y 164.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 21: lower bound 1.4323566936208447 upper bound 57.00669841269841 weight 0.017394975264557567
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 22 (standalone) reports: (wns -1.61633 ns, tns -20.7063 ns)
[I] [eplacer] 		 optimizable: (wns -1.61633 ns)
[I] [eplacer]  max timing weight 15.1194, average timing weight 0.1021 
[I] [eplacer] 		AWL 1.61829 (0.490439, 1.12785),  anchor weight 0.0199293, mean diagonal (3.12686, 3.12686),  mean anchor to mean diag ratio (0.00127572, 0.00127572) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 88.19, dx 45.91, dy 67.45, max 227.85 x 81.00 y 161.00
[I] [eplacer]     logic average 88.19, max 227.85 x 81.00 y 161.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 22: lower bound 1.6182860137765798 upper bound 57.48667924528302 weight 0.019929280337711755
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 23 (standalone) reports: (wns -1.67705 ns, tns -22.0624 ns)
[I] [eplacer] 		 optimizable: (wns -1.67705 ns)
[I] [eplacer]  max timing weight 15.7882, average timing weight 0.108758 
[I] [eplacer] 		AWL 1.8123 (0.556381, 1.25592),  anchor weight 0.0228328, mean diagonal (3.16288, 3.16288),  mean anchor to mean diag ratio (0.0014448, 0.0014448) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 87.07, dx 45.69, dy 66.30, max 225.87 x 81.00 y 158.00
[I] [eplacer]     logic average 87.07, max 225.87 x 81.00 y 158.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 23: lower bound 1.8122976939203355 upper bound 56.656790655885 weight 0.02283281285190179
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 24 (standalone) reports: (wns -1.60941 ns, tns -20.7019 ns)
[I] [eplacer] 		 optimizable: (wns -1.60941 ns)
[I] [eplacer]  max timing weight 16.457, average timing weight 0.11177 
[I] [eplacer] 		AWL 2.02244 (0.63218, 1.39026),  anchor weight 0.0261594, mean diagonal (3.17918, 3.17918),  mean anchor to mean diag ratio (0.00164667, 0.00164667) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.78, dx 45.31, dy 65.07, max 222.89 x 81.00 y 156.00
[I] [eplacer]     logic average 85.78, max 222.89 x 81.00 y 156.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 24: lower bound 2.022442348008386 upper bound 56.65506888289907 weight 0.026159366213714022
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 25 (standalone) reports: (wns -1.62133 ns, tns -21.1003 ns)
[I] [eplacer] 		 optimizable: (wns -1.62133 ns)
[I] [eplacer]  max timing weight 17.1258, average timing weight 0.118643 
[I] [eplacer] 		AWL 2.27054 (0.708314, 1.56222),  anchor weight 0.0299706, mean diagonal (3.21638, 3.21638),  mean anchor to mean diag ratio (0.00186462, 0.00186462) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 84.24, dx 45.07, dy 63.42, max 219.92 x 81.00 y 156.00
[I] [eplacer]     logic average 84.24, max 219.92 x 81.00 y 156.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 25: lower bound 2.27053848457622 upper bound 56.95100149745433 weight 0.02997057108739913
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 26 (standalone) reports: (wns -1.60311 ns, tns -20.6944 ns)
[I] [eplacer] 		 optimizable: (wns -1.60311 ns)
[I] [eplacer]  max timing weight 17.7946, average timing weight 0.121126 
[I] [eplacer] 		AWL 2.53262 (0.798983, 1.73363),  anchor weight 0.034337, mean diagonal (3.22981, 3.22981),  mean anchor to mean diag ratio (0.00212726, 0.00212726) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 82.64, dx 44.74, dy 61.79, max 216.95 x 81.00 y 145.00
[I] [eplacer]     logic average 82.64, max 216.95 x 81.00 y 145.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 26: lower bound 2.53261755016472 upper bound 56.73563192572627 weight 0.03433703721896536
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:39 2019 1552654179
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 27 (standalone) reports: (wns -1.62749 ns, tns -21.2999 ns)
[I] [eplacer] 		 optimizable: (wns -1.62749 ns)
[I] [eplacer]  max timing weight 18.4635, average timing weight 0.128715 
[I] [eplacer] 		AWL 2.80698 (0.909985, 1.89699),  anchor weight 0.0393397, mean diagonal (3.27088, 3.27088),  mean anchor to mean diag ratio (0.00240645, 0.00240645) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 81.47, dx 44.25, dy 60.75, max 218.93 x 82.00 y 141.00
[I] [eplacer]     logic average 81.47, max 218.93 x 82.00 y 141.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 27: lower bound 2.806979035639413 upper bound 56.75771967654987 weight 0.03933966161466728
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 28 (standalone) reports: (wns -1.58224 ns, tns -19.7248 ns)
[I] [eplacer] 		 optimizable: (wns -1.58224 ns)
[I] [eplacer]  max timing weight 19.1323, average timing weight 0.12825 
[I] [eplacer] 		AWL 3.11333 (1.02252, 2.09081),  anchor weight 0.0450711, mean diagonal (3.26836, 3.26836),  mean anchor to mean diag ratio (0.00275903, 0.00275903) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.10, dx 43.98, dy 58.13, max 213.79 x 83.00 y 133.00
[I] [eplacer]     logic average 79.10, max 213.79 x 83.00 y 133.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 28: lower bound 3.113330338424678 upper bound 56.61089517819707 weight 0.04507112731035913
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 29 (standalone) reports: (wns -1.6241 ns, tns -20.7352 ns)
[I] [eplacer] 		 optimizable: (wns -1.6241 ns)
[I] [eplacer]  max timing weight 19.8011, average timing weight 0.134345 
[I] [eplacer] 		AWL 3.45623 (1.10712, 2.34911),  anchor weight 0.0516376, mean diagonal (3.30134, 3.30134),  mean anchor to mean diag ratio (0.00312928, 0.00312928) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 76.54, dx 43.59, dy 55.22, max 206.00 x 82.00 y 122.00
[I] [eplacer]     logic average 76.54, max 206.00 x 82.00 y 122.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 29: lower bound 3.4562300089847264 upper bound 55.67548158131177 weight 0.05163762049923727
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 30 (standalone) reports: (wns -1.5176 ns, tns -18.8918 ns)
[I] [eplacer] 		 optimizable: (wns -1.5176 ns)
[I] [eplacer]  max timing weight 20.4699, average timing weight 0.141458 
[I] [eplacer] 		AWL 3.76589 (1.25564, 2.51025),  anchor weight 0.0591608, mean diagonal (3.33983, 3.33983),  mean anchor to mean diag ratio (0.00354375, 0.00354375) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 75.26, dx 42.97, dy 54.03, max 203.25 x 88.00 y 120.00
[I] [eplacer]     logic average 75.26, max 203.25 x 88.00 y 120.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 30: lower bound 3.765887091943696 upper bound 56.496226714585205 weight 0.05916079783099617
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 31 (standalone) reports: (wns -1.52973 ns, tns -19.3729 ns)
[I] [eplacer] 		 optimizable: (wns -1.52973 ns)
[I] [eplacer]  max timing weight 21.1387, average timing weight 0.145118 
[I] [eplacer] 		AWL 4.10332 (1.38558, 2.71775),  anchor weight 0.06778, mean diagonal (3.35963, 3.35963),  mean anchor to mean diag ratio (0.00403597, 0.00403597) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 73.47, dx 42.68, dy 52.09, max 197.77 x 88.00 y 116.00
[I] [eplacer]     logic average 73.47, max 197.77 x 88.00 y 116.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 31: lower bound 4.103321952680443 upper bound 56.45805540581013 weight 0.0677800403303189
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 32 (standalone) reports: (wns -1.58042 ns, tns -20.2986 ns)
[I] [eplacer] 		 optimizable: (wns -1.58042 ns)
[I] [eplacer]  max timing weight 21.8075, average timing weight 0.173628 
[I] [eplacer] 		AWL 4.54899 (1.5617, 2.98729),  anchor weight 0.077655, mean diagonal (3.5139, 3.5139),  mean anchor to mean diag ratio (0.00442088, 0.00442088) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 71.02, dx 41.84, dy 49.56, max 195.63 x 88.00 y 108.00
[I] [eplacer]     logic average 71.02, max 195.63 x 88.00 y 108.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 32: lower bound 4.5489862234201865 upper bound 55.07860107816712 weight 0.07765503569278513
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 33 (standalone) reports: (wns -1.55077 ns, tns -18.8827 ns)
[I] [eplacer] 		 optimizable: (wns -1.55077 ns)
[I] [eplacer]  max timing weight 22.4764, average timing weight 0.18898 
[I] [eplacer] 		AWL 4.96672 (1.75409, 3.21263),  anchor weight 0.0889687, mean diagonal (3.59697, 3.59697),  mean anchor to mean diag ratio (0.00494788, 0.00494788) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 69.98, dx 41.46, dy 48.63, max 192.68 x 88.00 y 110.00
[I] [eplacer]     logic average 69.98, max 192.68 x 88.00 y 110.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 33: lower bound 4.96671668164121 upper bound 56.45609493860437 weight 0.08896873680009162
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 34 (standalone) reports: (wns -1.52946 ns, tns -18.4012 ns)
[I] [eplacer] 		 optimizable: (wns -1.52946 ns)
[I] [eplacer]  max timing weight 23.1452, average timing weight 0.192639 
[I] [eplacer] 		AWL 5.43911 (1.95434, 3.48478),  anchor weight 0.101931, mean diagonal (3.61676, 3.61676),  mean anchor to mean diag ratio (0.00563757, 0.00563757) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 67.73, dx 40.65, dy 46.36, max 186.69 x 87.00 y 109.00
[I] [eplacer]     logic average 67.73, max 186.69 x 87.00 y 109.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 34: lower bound 5.439113507038035 upper bound 56.558450134770894 weight 0.10193075126664823
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 35 (standalone) reports: (wns -1.5037 ns, tns -18.1696 ns)
[I] [eplacer] 		 optimizable: (wns -1.5037 ns)
[I] [eplacer]  max timing weight 23.814, average timing weight 0.198252 
[I] [eplacer] 		AWL 5.90399 (2.17575, 3.72824),  anchor weight 0.116781, mean diagonal (3.64713, 3.64713),  mean anchor to mean diag ratio (0.006405, 0.006405) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 66.12, dx 39.82, dy 44.99, max 182.62 x 86.00 y 113.00
[I] [eplacer]     logic average 66.12, max 182.62 x 86.00 y 113.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 35: lower bound 5.903990116801438 upper bound 56.40866576819407 weight 0.11678122481528391
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 36 (standalone) reports: (wns -1.54537 ns, tns -19.017 ns)
[I] [eplacer] 		 optimizable: (wns -1.54537 ns)
[I] [eplacer]  max timing weight 24.4828, average timing weight 0.199052 
[I] [eplacer] 		AWL 6.41233 (2.39243, 4.0199),  anchor weight 0.133795, mean diagonal (3.65146, 3.65146),  mean anchor to mean diag ratio (0.00732932, 0.00732932) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 62.61, dx 39.18, dy 40.84, max 174.65 x 89.00 y 98.00
[I] [eplacer]     logic average 62.61, max 174.65 x 89.00 y 98.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 36: lower bound 6.412330937406409 upper bound 55.69124408505541 weight 0.13379529042890684
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 37 (standalone) reports: (wns -1.57129 ns, tns -19.6009 ns)
[I] [eplacer] 		 optimizable: (wns -1.57129 ns)
[I] [eplacer]  max timing weight 25.1516, average timing weight 0.20926 
[I] [eplacer] 		AWL 6.99706 (2.65656, 4.34051),  anchor weight 0.153288, mean diagonal (3.7067, 3.7067),  mean anchor to mean diag ratio (0.00827187, 0.00827187) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 59.75, dx 38.23, dy 38.00, max 174.90 x 86.00 y 101.00
[I] [eplacer]     logic average 59.75, max 174.90 x 86.00 y 101.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 37: lower bound 6.997064390536089 upper bound 53.37326684636119 weight 0.1532881657070333
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 38 (standalone) reports: (wns -1.5129 ns, tns -18.8461 ns)
[I] [eplacer] 		 optimizable: (wns -1.5129 ns)
[I] [eplacer]  max timing weight 25.8205, average timing weight 0.211519 
[I] [eplacer] 		AWL 7.60482 (2.98241, 4.62241),  anchor weight 0.175621, mean diagonal (3.71892, 3.71892),  mean anchor to mean diag ratio (0.00944572, 0.00944572) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 58.66, dx 36.96, dy 37.83, max 170.56 x 87.00 y 101.00
[I] [eplacer]     logic average 58.66, max 170.56 x 87.00 y 101.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 38: lower bound 7.604821203953279 upper bound 54.85867475292004 weight 0.1756209928653081
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 39 (standalone) reports: (wns -1.57374 ns, tns -18.9999 ns)
[I] [eplacer] 		 optimizable: (wns -1.57374 ns)
[I] [eplacer]  max timing weight 26.4893, average timing weight 0.215398 
[I] [eplacer] 		AWL 8.14589 (3.23657, 4.90932),  anchor weight 0.201208, mean diagonal (3.73991, 3.73991),  mean anchor to mean diag ratio (0.010761, 0.010761) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 56.02, dx 35.98, dy 35.21, max 164.76 x 85.00 y 106.00
[I] [eplacer]     logic average 56.02, max 164.76 x 85.00 y 106.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 39: lower bound 8.145893081761006 upper bound 53.73136657681941 weight 0.201207529575008
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 40 (standalone) reports: (wns -1.6153 ns, tns -19.6173 ns)
[I] [eplacer] 		 optimizable: (wns -1.6153 ns)
[I] [eplacer]  max timing weight 27.1581, average timing weight 0.219364 
[I] [eplacer] 		AWL 8.76137 (3.61402, 5.14735),  anchor weight 0.230522, mean diagonal (3.76137, 3.76137),  mean anchor to mean diag ratio (0.0122583, 0.0122583) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 53.46, dx 34.70, dy 32.98, max 160.38 x 83.00 y 109.00
[I] [eplacer]     logic average 53.46, max 160.38 x 83.00 y 109.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 40: lower bound 8.761371368673256 upper bound 53.170162324049116 weight 0.23052181460292226
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 41 (standalone) reports: (wns -1.58165 ns, tns -19.6918 ns)
[I] [eplacer] 		 optimizable: (wns -1.58165 ns)
[I] [eplacer]  max timing weight 27.8269, average timing weight 0.224918 
[I] [eplacer] 		AWL 9.51983 (3.97455, 5.54527),  anchor weight 0.264107, mean diagonal (3.79142, 3.79142),  mean anchor to mean diag ratio (0.0139328, 0.0139328) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 51.86, dx 33.53, dy 32.00, max 157.54 x 83.00 y 111.00
[I] [eplacer]     logic average 51.86, max 157.54 x 83.00 y 111.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 41: lower bound 9.519825995807128 upper bound 53.22052440850554 weight 0.26410695027202735
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 42 (standalone) reports: (wns -1.60928 ns, tns -19.7855 ns)
[I] [eplacer] 		 optimizable: (wns -1.60928 ns)
[I] [eplacer]  max timing weight 28.4957, average timing weight 0.199132 
[I] [eplacer] 		AWL 9.99916 (4.3327, 5.66646),  anchor weight 0.302585, mean diagonal (3.65189, 3.65189),  mean anchor to mean diag ratio (0.0165724, 0.0165724) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 50.03, dx 32.70, dy 30.40, max 151.40 x 83.00 y 115.00
[I] [eplacer]     logic average 50.03, max 151.40 x 83.00 y 115.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 42: lower bound 9.999158430667865 upper bound 53.79137915543576 weight 0.30258516445456973
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 43 (standalone) reports: (wns -1.59118 ns, tns -19.3132 ns)
[I] [eplacer] 		 optimizable: (wns -1.59118 ns)
[I] [eplacer]  max timing weight 29.1646, average timing weight 0.237249 
[I] [eplacer] 		AWL 10.8397 (4.72995, 6.1097),  anchor weight 0.346669, mean diagonal (3.85814, 3.85814),  mean anchor to mean diag ratio (0.0179718, 0.0179718) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 48.07, dx 31.40, dy 29.04, max 148.41 x 81.00 y 116.00
[I] [eplacer]     logic average 48.07, max 148.41 x 81.00 y 116.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 43: lower bound 10.839653788559449 upper bound 53.42484516322253 weight 0.3466693385149295
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 44 (standalone) reports: (wns -1.57349 ns, tns -19.1473 ns)
[I] [eplacer] 		 optimizable: (wns -1.57349 ns)
[I] [eplacer]  max timing weight 29.8334, average timing weight 0.254354 
[I] [eplacer] 		AWL 11.4268 (5.07393, 6.35291),  anchor weight 0.397176, mean diagonal (3.9507, 3.9507),  mean anchor to mean diag ratio (0.0201076, 0.0201076) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 45.41, dx 30.59, dy 26.19, max 142.43 x 82.00 y 121.00
[I] [eplacer]     logic average 45.41, max 142.43 x 82.00 y 121.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 44: lower bound 11.426831386642707 upper bound 52.545523809523814 weight 0.3971762147791038
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 45 (standalone) reports: (wns -1.57375 ns, tns -19.3938 ns)
[I] [eplacer] 		 optimizable: (wns -1.57375 ns)
[I] [eplacer]  max timing weight 30.5022, average timing weight 0.253752 
[I] [eplacer] 		AWL 12.1912 (5.5739, 6.61731),  anchor weight 0.455042, mean diagonal (3.94744, 3.94744),  mean anchor to mean diag ratio (0.023056, 0.023056) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 43.80, dx 29.29, dy 25.40, max 139.61 x 82.00 y 122.00
[I] [eplacer]     logic average 43.80, max 139.61 x 82.00 y 122.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 45: lower bound 12.191213237496257 upper bound 52.627606169511836 weight 0.45504152822405847
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 46 (standalone) reports: (wns -1.63083 ns, tns -19.7578 ns)
[I] [eplacer] 		 optimizable: (wns -1.63083 ns)
[I] [eplacer]  max timing weight 31.171, average timing weight 0.263522 
[I] [eplacer] 		AWL 12.9421 (6.02771, 6.91435),  anchor weight 0.521337, mean diagonal (4.00031, 4.00031),  mean anchor to mean diag ratio (0.0260659, 0.0260659) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 41.82, dx 27.98, dy 24.06, max 133.73 x 77.00 y 127.00
[I] [eplacer]     logic average 41.82, max 133.73 x 77.00 y 127.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 46: lower bound 12.942054806828391 upper bound 52.47653459119497 weight 0.521337342729972
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 47 (standalone) reports: (wns -1.66557 ns, tns -20.9176 ns)
[I] [eplacer] 		 optimizable: (wns -1.66557 ns)
[I] [eplacer]  max timing weight 31.8398, average timing weight 0.252934 
[I] [eplacer] 		AWL 13.8803 (6.59037, 7.28989),  anchor weight 0.597292, mean diagonal (3.94302, 3.94302),  mean anchor to mean diag ratio (0.0302972, 0.0302972) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 39.62, dx 26.65, dy 22.37, max 133.88 x 80.00 y 127.00
[I] [eplacer]     logic average 39.62, max 133.88 x 80.00 y 127.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 47: lower bound 13.88026534890686 upper bound 51.213030248577425 weight 0.597291913082095
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 48 (standalone) reports: (wns -1.52295 ns, tns -19.0599 ns)
[I] [eplacer] 		 optimizable: (wns -1.52295 ns)
[I] [eplacer]  max timing weight 32.5087, average timing weight 0.254809 
[I] [eplacer] 		AWL 14.7567 (7.04159, 7.71512),  anchor weight 0.684312, mean diagonal (3.95316, 3.95316),  mean anchor to mean diag ratio (0.034622, 0.034622) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 37.80, dx 25.14, dy 21.34, max 132.19 x 77.00 y 128.00
[I] [eplacer]     logic average 37.80, max 132.19 x 77.00 y 128.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 48: lower bound 14.756706498951782 upper bound 50.30813656783468 weight 0.6843124407032027
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 49 (standalone) reports: (wns -1.514 ns, tns -17.6121 ns)
[I] [eplacer] 		 optimizable: (wns -1.514 ns)
[I] [eplacer]  max timing weight 33.1775, average timing weight 0.216961 
[I] [eplacer] 		AWL 15.7132 (7.54274, 8.17042),  anchor weight 0.784011, mean diagonal (3.74837, 3.74837),  mean anchor to mean diag ratio (0.0418331, 0.0418331) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 36.33, dx 23.55, dy 21.33, max 132.44 x 73.00 y 128.00
[I] [eplacer]     logic average 36.33, max 132.44 x 73.00 y 128.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 49: lower bound 15.713162623539983 upper bound 50.24633722671459 weight 0.7840111447094221
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 50 (standalone) reports: (wns -1.552 ns, tns -18.1823 ns)
[I] [eplacer] 		 optimizable: (wns -1.552 ns)
[I] [eplacer]  max timing weight 33.8463, average timing weight 0.219556 
[I] [eplacer] 		AWL 16.4006 (8.00698, 8.39364),  anchor weight 0.898235, mean diagonal (3.76241, 3.76241),  mean anchor to mean diag ratio (0.0477489, 0.0477489) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 36.13, dx 22.53, dy 20.25, max 163.00 x 69.00 y 36.00
[I] [eplacer]     logic average 36.13, max 163.00 x 69.00 y 36.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 50: lower bound 16.400619946091645 upper bound 48.08107307577119 weight 0.8982351313048432
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 51 (standalone) reports: (wns -1.55486 ns, tns -18.3768 ns)
[I] [eplacer] 		 optimizable: (wns -1.55486 ns)
[I] [eplacer]  max timing weight 34.5151, average timing weight 0.259167 
[I] [eplacer] 		AWL 17.496 (8.4196, 9.07645),  anchor weight 1.0291, mean diagonal (3.97674, 3.97674),  mean anchor to mean diag ratio (0.051757, 0.051757) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 35.31, dx 22.15, dy 20.76, max 165.15 x 69.00 y 42.00
[I] [eplacer]     logic average 35.31, max 165.15 x 69.00 y 42.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 51: lower bound 17.49604971548368 upper bound 47.413987421383645 weight 1.0291006149016693
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 52 (standalone) reports: (wns -1.57803 ns, tns -19.4912 ns)
[I] [eplacer] 		 optimizable: (wns -1.57803 ns)
[I] [eplacer]  max timing weight 35.1839, average timing weight 0.260781 
[I] [eplacer] 		AWL 18.3217 (8.99848, 9.32322),  anchor weight 1.17903, mean diagonal (3.98547, 3.98547),  mean anchor to mean diag ratio (0.0591675, 0.0591675) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 30.30, dx 19.63, dy 17.56, max 103.08 x 66.00 y 52.00
[I] [eplacer]     logic average 30.30, max 103.08 x 66.00 y 52.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 52: lower bound 18.321697514225818 upper bound 46.51237076969152 weight 1.1790321249766118
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 53 (standalone) reports: (wns -1.46197 ns, tns -15.9586 ns)
[I] [eplacer] 		 optimizable: (wns -1.46197 ns)
[I] [eplacer]  max timing weight 35.8527, average timing weight 0.304007 
[I] [eplacer] 		AWL 19.0033 (9.31265, 9.69066),  anchor weight 1.35081, mean diagonal (4.21937, 4.21937),  mean anchor to mean diag ratio (0.0640299, 0.0640299) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 26.89, dx 18.19, dy 15.12, max 79.91 x 61.00 y 53.00
[I] [eplacer]     logic average 26.89, max 79.91 x 61.00 y 53.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 53: lower bound 19.003311769991015 upper bound 44.01322401916742 weight 1.3508074250443325
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 54 (standalone) reports: (wns -1.42285 ns, tns -14.0528 ns)
[I] [eplacer] 		 optimizable: (wns -1.42285 ns)
[I] [eplacer]  max timing weight 36.5216, average timing weight 0.374092 
[I] [eplacer] 		AWL 19.1028 (9.75452, 9.34827),  anchor weight 1.54761, mean diagonal (4.59859, 4.59859),  mean anchor to mean diag ratio (0.0673089, 0.0673089) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 24.28, dx 18.45, dy 11.28, max 88.02 x 82.00 y 49.00
[I] [eplacer]     logic average 24.28, max 88.02 x 82.00 y 49.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 54: lower bound 19.1027888589398 upper bound 40.88233812518719 weight 1.547608975956527
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 55 (standalone) reports: (wns -1.41053 ns, tns -15.2143 ns)
[I] [eplacer] 		 optimizable: (wns -1.41053 ns)
[I] [eplacer]  max timing weight 37.1904, average timing weight 0.320368 
[I] [eplacer] 		AWL 20.3171 (10.4852, 9.83185),  anchor weight 1.77308, mean diagonal (4.3079, 4.3079),  mean anchor to mean diag ratio (0.0823187, 0.0823187) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 24.26, dx 17.60, dy 11.88, max 89.31 x 74.00 y 50.00
[I] [eplacer]     logic average 24.26, max 89.31 x 74.00 y 50.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 55: lower bound 20.317068882899072 upper bound 42.01278736148548 weight 1.773082896981116
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:40 2019 1552654180
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 56 (standalone) reports: (wns -1.32964 ns, tns -13.8101 ns)
[I] [eplacer] 		 optimizable: (wns -1.32964 ns)
[I] [eplacer]  max timing weight 37.7606, average timing weight 0.338627 
[I] [eplacer] 		AWL 21.5885 (11.2276, 10.361),  anchor weight 2.03141, mean diagonal (4.4067, 4.4067),  mean anchor to mean diag ratio (0.0921973, 0.0921973) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.72, dx 15.37, dy 9.63, max 83.76 x 70.00 y 46.00
[I] [eplacer]     logic average 20.72, max 83.76 x 70.00 y 46.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 56: lower bound 21.588509433962265 upper bound 41.30502036537886 weight 2.0314065170266
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 57 (standalone) reports: (wns -1.43961 ns, tns -13.3181 ns)
[I] [eplacer] 		 optimizable: (wns -1.43961 ns)
[I] [eplacer]  max timing weight 38.528, average timing weight 0.323501 
[I] [eplacer] 		AWL 21.8472 (11.6005, 10.2466),  anchor weight 2.32737, mean diagonal (4.32485, 4.32485),  mean anchor to mean diag ratio (0.107629, 0.107629) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.83, dx 15.79, dy 9.42, max 121.41 x 121.00 y 42.00
[I] [eplacer]     logic average 20.83, max 121.41 x 121.00 y 42.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 57: lower bound 21.84716471997604 upper bound 40.68260107816712 weight 2.3273657675251305
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 58 (standalone) reports: (wns -1.35344 ns, tns -13.0709 ns)
[I] [eplacer] 		 optimizable: (wns -1.35344 ns)
[I] [eplacer]  max timing weight 39.1968, average timing weight 0.273305 
[I] [eplacer] 		AWL 23.1241 (12.4212, 10.7029),  anchor weight 2.66644, mean diagonal (4.05324, 4.05324),  mean anchor to mean diag ratio (0.131572, 0.131572) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 17.81, dx 13.48, dy 8.03, max 81.99 x 71.00 y 41.00
[I] [eplacer]     logic average 17.81, max 81.99 x 71.00 y 41.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 58: lower bound 23.12409913147649 upper bound 40.09931416591794 weight 2.666443850823246
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 59 (standalone) reports: (wns -1.45482 ns, tns -13.3342 ns)
[I] [eplacer] 		 optimizable: (wns -1.45482 ns)
[I] [eplacer]  max timing weight 39.8657, average timing weight 0.36728 
[I] [eplacer] 		AWL 23.4431 (12.7954, 10.6478),  anchor weight 3.05492, mean diagonal (4.56173, 4.56173),  mean anchor to mean diag ratio (0.133938, 0.133938) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 16.53, dx 12.84, dy 7.17, max 80.99 x 76.00 y 38.00
[I] [eplacer]     logic average 16.53, max 80.99 x 76.00 y 38.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 59: lower bound 23.44313596885295 upper bound 39.34425007487272 weight 3.0549228268290753
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 60 (standalone) reports: (wns -1.37279 ns, tns -12.8668 ns)
[I] [eplacer] 		 optimizable: (wns -1.37279 ns)
[I] [eplacer]  max timing weight 40.5345, average timing weight 0.312942 
[I] [eplacer] 		AWL 24.4093 (13.3733, 11.036),  anchor weight 3.5, mean diagonal (4.26772, 4.26772),  mean anchor to mean diag ratio (0.164023, 0.164023) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 16.29, dx 11.83, dy 7.77, max 78.29 x 69.00 y 40.00
[I] [eplacer]     logic average 16.29, max 78.29 x 69.00 y 40.00
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 60: lower bound 24.4092970949386 upper bound 39.8468784067086 weight 3.5
[I] [eplacer] ************************************************************************
[I] [eplacer] Moved 0 rfs to dds sites
[I] [eplacer] Moved 0 brams to dds sites
[I] [eplacer] Set timing to accurate mode 
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------------------------
	               algo name                 |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------------------------
	 Total Live Time                         |  20.4      |  100         |  23.4       |  1       
	DG analytical                            |  1.2       |  5.9         |  2.3        |  0       
	DG fix density                           |  0.5       |  2.9         |  0.9        |  0.1     
	DG load netlist                          |  2         |  10.2        |  3          |  0.1     
	DG updateTiming                          |  0.1       |  0.7         |  0.5        |  0       
	Placement reinit                         |  0.5       |  2.6         |  0.5        |  0       
	RDB load                                 |  12.6      |  61.8        |  12.3       |  0.4     
	Standalone Timing engine initialization  |  1.3       |  6.3         |  2.3        |  0.1     
	Start hsi session                        |  2.2       |  10.9        |  2.2        |  0       
	Timing fast mode                         |  0.4       |  2.2         |  0.4        |  0       
	global part 1                            |  20.4      |  99.9        |  23.4       |  1       
	hsi session                              |  2.2       |  11          |  2.2        |  0       
	load design                              |  13.3      |  65.2        |  13         |  0.5     
	plc_run_dg_opt_initial                   |  4.7       |  22.9        |  7.8        |  0.5     
	----------------------------------------------------------------------------------------------
	
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Calculating clock domains
[I] [eplacer] Testing fixed instances
[I] [eplacer]   Fixed instances are Ok
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Reset timing engine_params: sensitivity on -1,  type of engine -1  
[I] [eplacer] dg_set_timing_engine_params: Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.3/20 alphaHistory 0.35
[I] [eplacer] Design Graph Analytical Placement Optimization
[I] [eplacer] 	Sensitivity on 1,  type of engine 1 
[I] [eplacer] 	Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.3/20 alphaHistory 0.35
[I] [eplacer] Loaded 2596 instances, average area per instance 1.06388, max area 1.2, max relative size 1 average relsz 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] after load dg_load_netlist  proc mem 1130.29 Gb
	 Timing update 61 (standalone) reports: (wns -1.40249 ns, tns -13.4674 ns)
[I] [eplacer] 		 optimizable: (wns -1.40249 ns)
[I] [eplacer]  max timing weight 0.138186, average timing weight 0.00169798 
[I] [eplacer] Reload equation in 1 direction 
[I] [eplacer] Reload equation in 0 direction 
[I] [eplacer] 		AWL 1.38152 (0.336308, 1.04521),  anchor weight 0.001, mean diagonal (0.406559, 0.471744),  mean anchor to mean diag ratio (0.000492933, 0.000424959) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 92.66, dx 46.69, dy 70.98, max 204.63 x 84.00 y 204.00
[I] [eplacer]     logic average 92.66, max 204.63 x 84.00 y 204.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 0: lower bound 1.3815211141060197 upper bound 53.70993201557353 weight 0.0010000000000000002
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 62 (standalone) reports: (wns -1.82865 ns, tns -23.8862 ns)
[I] [eplacer] 		 optimizable: (wns -1.82865 ns)
[I] [eplacer]  max timing weight 0.21165, average timing weight 0.00368081 
[I] [eplacer] 		AWL 1.62227 (0.407493, 1.21478),  anchor weight 0.00110739, mean diagonal (0.380381, 0.446168),  mean anchor to mean diag ratio (0.000583254, 0.000497401) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 81.60, dx 46.58, dy 58.70, max 211.52 x 84.00 y 148.00
[I] [eplacer]     logic average 81.60, max 211.52 x 84.00 y 148.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 1: lower bound 1.6222677448337826 upper bound 54.375894878706205 weight 0.0011073906454848047
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 63 (standalone) reports: (wns -1.74306 ns, tns -22.7454 ns)
[I] [eplacer] 		 optimizable: (wns -1.74306 ns)
[I] [eplacer]  max timing weight 0.432028, average timing weight 0.00556569 
[I] [eplacer] 		AWL 1.79098 (0.454091, 1.33689),  anchor weight 0.00122631, mean diagonal (0.382502, 0.449599),  mean anchor to mean diag ratio (0.000642206, 0.000546515) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 80.01, dx 46.34, dy 56.82, max 207.62 x 85.00 y 154.00
[I] [eplacer]     logic average 80.01, max 207.62 x 85.00 y 154.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 2: lower bound 1.7909811320754716 upper bound 53.97421353698713 weight 0.0012263140417072542
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 64 (standalone) reports: (wns -1.73529 ns, tns -23.3095 ns)
[I] [eplacer] 		 optimizable: (wns -1.73529 ns)
[I] [eplacer]  max timing weight 0.542421, average timing weight 0.0082392 
[I] [eplacer] 		AWL 1.91156 (0.504699, 1.40687),  anchor weight 0.00135801, mean diagonal (0.385814, 0.454738),  mean anchor to mean diag ratio (0.00070497, 0.000598271) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.44, dx 46.21, dy 56.21, max 206.65 x 85.00 y 144.00
[I] [eplacer]     logic average 79.44, max 206.65 x 85.00 y 144.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 3: lower bound 1.9115645402815216 upper bound 54.07022312069482 weight 0.0013580086982132758
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 65 (standalone) reports: (wns -1.75587 ns, tns -23.243 ns)
[I] [eplacer] 		 optimizable: (wns -1.75587 ns)
[I] [eplacer]  max timing weight 0.762114, average timing weight 0.0100811 
[I] [eplacer] 		AWL 2.0619 (0.55464, 1.50726),  anchor weight 0.00150385, mean diagonal (0.391763, 0.45475),  mean anchor to mean diag ratio (0.000768732, 0.000662395) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.32, dx 46.10, dy 54.82, max 202.76 x 85.00 y 151.00
[I] [eplacer]     logic average 78.32, max 202.76 x 85.00 y 151.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 4: lower bound 2.06190086852351 upper bound 53.36044115004492 weight 0.0015038461288883799
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 66 (standalone) reports: (wns -1.65392 ns, tns -22.0758 ns)
[I] [eplacer] 		 optimizable: (wns -1.65392 ns)
[I] [eplacer]  max timing weight 0.891751, average timing weight 0.0130711 
[I] [eplacer] 		AWL 2.21366 (0.601686, 1.61198),  anchor weight 0.00166535, mean diagonal (0.397154, 0.457215),  mean anchor to mean diag ratio (0.00083964, 0.000729474) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 77.14, dx 45.82, dy 53.58, max 197.61 x 85.00 y 139.00
[I] [eplacer]     logic average 77.14, max 197.61 x 85.00 y 139.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 5: lower bound 2.213661575321953 upper bound 53.080882300089854 weight 0.001665345135379529
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 67 (standalone) reports: (wns -1.73492 ns, tns -24.3419 ns)
[I] [eplacer] 		 optimizable: (wns -1.73492 ns)
[I] [eplacer]  max timing weight 1.0917, average timing weight 0.0143693 
[I] [eplacer] 		AWL 2.36995 (0.660494, 1.70946),  anchor weight 0.00184419, mean diagonal (0.397723, 0.456923),  mean anchor to mean diag ratio (0.000928372, 0.000808221) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:41 2019 1552654181
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 76.11, dx 45.59, dy 52.39, max 194.65 x 85.00 y 142.00
[I] [eplacer]     logic average 76.11, max 194.65 x 85.00 y 142.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 6: lower bound 2.3699520814615154 upper bound 53.030357592093445 weight 0.0018441876244229157
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 68 (standalone) reports: (wns -1.62222 ns, tns -21.9162 ns)
[I] [eplacer] 		 optimizable: (wns -1.62222 ns)
[I] [eplacer]  max timing weight 1.50369, average timing weight 0.015913 
[I] [eplacer] 		AWL 2.54624 (0.716167, 1.83007),  anchor weight 0.00204224, mean diagonal (0.399335, 0.45886),  mean anchor to mean diag ratio (0.00102382, 0.000891135) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 74.80, dx 45.46, dy 50.87, max 191.69 x 85.00 y 134.00
[I] [eplacer]     logic average 74.80, max 191.69 x 85.00 y 134.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 7: lower bound 2.5462377957472295 upper bound 51.96857472297095 weight 0.0020422361238047826
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 69 (standalone) reports: (wns -1.63148 ns, tns -22.1135 ns)
[I] [eplacer] 		 optimizable: (wns -1.63148 ns)
[I] [eplacer]  max timing weight 1.88079, average timing weight 0.0180993 
[I] [eplacer] 		AWL 2.71079 (0.783596, 1.9272),  anchor weight 0.00226155, mean diagonal (0.407993, 0.458866),  mean anchor to mean diag ratio (0.00110962, 0.000986714) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 73.76, dx 45.25, dy 49.74, max 193.26 x 85.00 y 141.00
[I] [eplacer]     logic average 73.76, max 193.26 x 85.00 y 141.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 8: lower bound 2.71079305181192 upper bound 52.12280503144654 weight 0.002261553179372563
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 70 (standalone) reports: (wns -1.61641 ns, tns -21.6412 ns)
[I] [eplacer] 		 optimizable: (wns -1.61641 ns)
[I] [eplacer]  max timing weight 2.22787, average timing weight 0.0202476 
[I] [eplacer] 		AWL 2.90823 (0.855259, 2.05297),  anchor weight 0.00250442, mean diagonal (0.40713, 0.46157),  mean anchor to mean diag ratio (0.00123128, 0.00108618) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 72.44, dx 44.93, dy 48.34, max 186.59 x 85.00 y 129.00
[I] [eplacer]     logic average 72.44, max 186.59 x 85.00 y 129.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 9: lower bound 2.9082297094938605 upper bound 52.024730158730165 weight 0.0025044228351035988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 71 (standalone) reports: (wns -1.66654 ns, tns -22.7636 ns)
[I] [eplacer] 		 optimizable: (wns -1.66654 ns)
[I] [eplacer]  max timing weight 2.55068, average timing weight 0.0222585 
[I] [eplacer] 		AWL 3.09307 (0.936707, 2.15636),  anchor weight 0.00277337, mean diagonal (0.40686, 0.462378),  mean anchor to mean diag ratio (0.00136431, 0.00120061) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 71.19, dx 44.46, dy 47.14, max 183.64 x 85.00 y 131.00
[I] [eplacer]     logic average 71.19, max 183.64 x 85.00 y 131.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 10: lower bound 3.0930715783168616 upper bound 51.692050613956276 weight 0.002773374419932258
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 72 (standalone) reports: (wns -1.65383 ns, tns -21.7739 ns)
[I] [eplacer] 		 optimizable: (wns -1.65383 ns)
[I] [eplacer]  max timing weight 2.85461, average timing weight 0.0244368 
[I] [eplacer] 		AWL 3.3046 (1.01735, 2.28725),  anchor weight 0.00307121, mean diagonal (0.408227, 0.463291),  mean anchor to mean diag ratio (0.00150566, 0.00132682) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 70.09, dx 44.37, dy 45.83, max 184.71 x 86.00 y 123.00
[I] [eplacer]     logic average 70.09, max 184.71 x 86.00 y 123.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 11: lower bound 3.3045995807127886 upper bound 51.79461874812819 weight 0.0030712088890598285
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 73 (standalone) reports: (wns -1.66596 ns, tns -22.8638 ns)
[I] [eplacer] 		 optimizable: (wns -1.66596 ns)
[I] [eplacer]  max timing weight 3.14425, average timing weight 0.0264544 
[I] [eplacer] 		AWL 3.52228 (1.12719, 2.39509),  anchor weight 0.00340103, mean diagonal (0.405641, 0.465152),  mean anchor to mean diag ratio (0.00167787, 0.00146333) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 68.94, dx 43.88, dy 44.78, max 182.02 x 85.00 y 126.00
[I] [eplacer]     logic average 68.94, max 182.02 x 85.00 y 126.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 12: lower bound 3.5222809224318654 upper bound 51.49408116202456 weight 0.003401027994074639
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 74 (standalone) reports: (wns -1.7003 ns, tns -22.343 ns)
[I] [eplacer] 		 optimizable: (wns -1.7003 ns)
[I] [eplacer]  max timing weight 2.37937, average timing weight 0.0289623 
[I] [eplacer] 		AWL 3.74532 (1.20737, 2.53795),  anchor weight 0.00376627, mean diagonal (0.408825, 0.466718),  mean anchor to mean diag ratio (0.00184348, 0.00161494) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 67.65, dx 43.64, dy 43.36, max 179.33 x 85.00 y 117.00
[I] [eplacer]     logic average 67.65, max 179.33 x 85.00 y 117.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 13: lower bound 3.7453249475890984 upper bound 51.44480383348308 weight 0.003766266585670204
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 75 (standalone) reports: (wns -1.68087 ns, tns -23.206 ns)
[I] [eplacer] 		 optimizable: (wns -1.68087 ns)
[I] [eplacer]  max timing weight 2.96692, average timing weight 0.0307709 
[I] [eplacer] 		AWL 3.9881 (1.33873, 2.64937),  anchor weight 0.00417073, mean diagonal (0.40938, 0.467569),  mean anchor to mean diag ratio (0.00203858, 0.00178501) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 66.67, dx 43.30, dy 42.40, max 176.21 x 84.00 y 121.00
[I] [eplacer]     logic average 66.67, max 176.21 x 84.00 y 121.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 14: lower bound 3.9880988319856243 upper bound 51.26497813716682 weight 0.0041707283853731816
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 76 (standalone) reports: (wns -1.61138 ns, tns -21.7269 ns)
[I] [eplacer] 		 optimizable: (wns -1.61138 ns)
[I] [eplacer]  max timing weight 3.45541, average timing weight 0.0326529 
[I] [eplacer] 		AWL 4.26927 (1.47117, 2.7981),  anchor weight 0.00461863, mean diagonal (0.411468, 0.467862),  mean anchor to mean diag ratio (0.00224595, 0.00197535) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 65.26, dx 42.78, dy 41.09, max 174.89 x 85.00 y 112.00
[I] [eplacer]     logic average 65.26, max 174.89 x 85.00 y 112.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 15: lower bound 4.269274333632824 upper bound 51.20292902066487 weight 0.004618625598820204
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 77 (standalone) reports: (wns -1.6319 ns, tns -22.4738 ns)
[I] [eplacer] 		 optimizable: (wns -1.6319 ns)
[I] [eplacer]  max timing weight 3.87312, average timing weight 0.0347102 
[I] [eplacer] 		AWL 4.51006 (1.59616, 2.9139),  anchor weight 0.00511462, mean diagonal (0.40971, 0.469556),  mean anchor to mean diag ratio (0.00249771, 0.00217949) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 64.27, dx 42.21, dy 40.27, max 166.72 x 84.00 y 116.00
[I] [eplacer]     logic average 64.27, max 166.72 x 84.00 y 116.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 16: lower bound 4.51005899970051 upper bound 50.52836657681941 weight 0.005114622783130152
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 78 (standalone) reports: (wns -1.67947 ns, tns -22.4043 ns)
[I] [eplacer] 		 optimizable: (wns -1.67947 ns)
[I] [eplacer]  max timing weight 4.24069, average timing weight 0.0368603 
[I] [eplacer] 		AWL 4.7942 (1.72233, 3.07188),  anchor weight 0.00566389, mean diagonal (0.417263, 0.469424),  mean anchor to mean diag ratio (0.00271578, 0.00241412) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 63.03, dx 41.73, dy 39.11, max 163.77 x 84.00 y 109.00
[I] [eplacer]     logic average 63.03, max 163.77 x 84.00 y 109.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 17: lower bound 4.794203953279425 upper bound 50.34817070979335 weight 0.0056638854252217905
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 79 (standalone) reports: (wns -1.74377 ns, tns -23.5391 ns)
[I] [eplacer] 		 optimizable: (wns -1.74377 ns)
[I] [eplacer]  max timing weight 4.57297, average timing weight 0.0388855 
[I] [eplacer] 		AWL 5.08399 (1.88318, 3.20081),  anchor weight 0.00627213, mean diagonal (0.418802, 0.470031),  mean anchor to mean diag ratio (0.00299628, 0.00266982) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 61.94, dx 41.28, dy 38.11, max 165.92 x 84.00 y 114.00
[I] [eplacer]     logic average 61.94, max 165.92 x 84.00 y 114.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 18: lower bound 5.083985025456724 upper bound 50.386950284516324 weight 0.006272133736988335
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 80 (standalone) reports: (wns -1.71808 ns, tns -23.1622 ns)
[I] [eplacer] 		 optimizable: (wns -1.71808 ns)
[I] [eplacer]  max timing weight 4.88055, average timing weight 0.0407727 
[I] [eplacer] 		AWL 5.43787 (2.06686, 3.37102),  anchor weight 0.0069457, mean diagonal (0.419014, 0.470326),  mean anchor to mean diag ratio (0.00331626, 0.00295457) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 60.47, dx 40.52, dy 37.03, max 161.68 x 85.00 y 113.00
[I] [eplacer]     logic average 60.47, max 161.68 x 85.00 y 113.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 19: lower bound 5.437873914345612 upper bound 50.2120877508236 weight 0.006945702227570544
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 81 (standalone) reports: (wns -1.699 ns, tns -22.8249 ns)
[I] [eplacer] 		 optimizable: (wns -1.699 ns)
[I] [eplacer]  max timing weight 5.17095, average timing weight 0.0429573 
[I] [eplacer] 		AWL 5.72505 (2.22676, 3.49829),  anchor weight 0.00769161, mean diagonal (0.419422, 0.472694),  mean anchor to mean diag ratio (0.00366872, 0.00325537) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 59.52, dx 40.06, dy 36.15, max 161.68 x 83.00 y 114.00
[I] [eplacer]     logic average 59.52, max 161.68 x 83.00 y 114.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 20: lower bound 5.725048517520216 upper bound 50.53812698412699 weight 0.007691605673134589
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 82 (standalone) reports: (wns -1.67357 ns, tns -22.5824 ns)
[I] [eplacer] 		 optimizable: (wns -1.67357 ns)
[I] [eplacer]  max timing weight 5.44944, average timing weight 0.0444731 
[I] [eplacer] 		AWL 6.1161 (2.41625, 3.69986),  anchor weight 0.00851761, mean diagonal (0.420135, 0.472346),  mean anchor to mean diag ratio (0.00405571, 0.00360751) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 58.13, dx 39.20, dy 35.18, max 156.89 x 84.00 y 116.00
[I] [eplacer]     logic average 58.13, max 156.89 x 84.00 y 116.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 21: lower bound 6.1161024258760115 upper bound 50.55157472297095 weight 0.008517612171187095
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 83 (standalone) reports: (wns -1.73535 ns, tns -22.9813 ns)
[I] [eplacer] 		 optimizable: (wns -1.73535 ns)
[I] [eplacer]  max timing weight 5.7197, average timing weight 0.0461025 
[I] [eplacer] 		AWL 6.44454 (2.61914, 3.8254),  anchor weight 0.00943232, mean diagonal (0.419451, 0.473213),  mean anchor to mean diag ratio (0.00449846, 0.0039875) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 57.06, dx 38.57, dy 34.34, max 154.69 x 83.00 y 116.00
[I] [eplacer]     logic average 57.06, max 154.69 x 83.00 y 116.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 22: lower bound 6.444544474393531 upper bound 50.49317729859239 weight 0.009432324040240121
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 84 (standalone) reports: (wns -1.85518 ns, tns -24.7354 ns)
[I] [eplacer] 		 optimizable: (wns -1.85518 ns)
[I] [eplacer]  max timing weight 5.98071, average timing weight 0.0465004 
[I] [eplacer] 		AWL 6.83765 (2.80693, 4.03073),  anchor weight 0.0104453, mean diagonal (0.41973, 0.473142),  mean anchor to mean diag ratio (0.00497813, 0.00441628) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 55.67, dx 37.88, dy 33.17, max 150.87 x 84.00 y 118.00
[I] [eplacer]     logic average 55.67, max 150.87 x 84.00 y 118.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 23: lower bound 6.83765109314166 upper bound 50.388572327044024 weight 0.010445267407343346
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 85 (standalone) reports: (wns -1.75021 ns, tns -23.0734 ns)
[I] [eplacer] 		 optimizable: (wns -1.75021 ns)
[I] [eplacer]  max timing weight 6.24259, average timing weight 0.0493025 
[I] [eplacer] 		AWL 7.2322 (3.07417, 4.15803),  anchor weight 0.011567, mean diagonal (0.420473, 0.475819),  mean anchor to mean diag ratio (0.00550289, 0.00486293) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 54.40, dx 36.68, dy 32.23, max 187.81 x 83.00 y 186.00
[I] [eplacer]     logic average 54.40, max 187.81 x 83.00 y 186.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 24: lower bound 7.232202755315964 upper bound 49.28582150344415 weight 0.01156699141647935
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 86 (standalone) reports: (wns -1.55652 ns, tns -19.097 ns)
[I] [eplacer] 		 optimizable: (wns -1.55652 ns)
[I] [eplacer]  max timing weight 4.42176, average timing weight 0.0534132 
[I] [eplacer] 		AWL 7.66089 (3.19971, 4.46118),  anchor weight 0.0128092, mean diagonal (0.41496, 0.488175),  mean anchor to mean diag ratio (0.0061747, 0.00524879) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 52.91, dx 35.69, dy 30.90, max 174.89 x 86.00 y 170.00
[I] [eplacer]     logic average 52.91, max 174.89 x 86.00 y 170.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 25: lower bound 7.660888289907158 upper bound 49.920909853249476 weight 0.01280917809101227
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 87 (standalone) reports: (wns -1.54436 ns, tns -17.6054 ns)
[I] [eplacer] 		 optimizable: (wns -1.54436 ns)
[I] [eplacer]  max timing weight 4.06936, average timing weight 0.0578178 
[I] [eplacer] 		AWL 8.26319 (3.42411, 4.83908),  anchor weight 0.0141848, mean diagonal (0.411546, 0.491953),  mean anchor to mean diag ratio (0.0068944, 0.00576771) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 49.81, dx 35.01, dy 27.12, max 166.01 x 82.00 y 159.00
[I] [eplacer]     logic average 49.81, max 166.01 x 82.00 y 159.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 26: lower bound 8.263188080263552 upper bound 48.23175202156334 weight 0.014184763994335893
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 88 (standalone) reports: (wns -1.46803 ns, tns -16.1239 ns)
[I] [eplacer] 		 optimizable: (wns -1.46803 ns)
[I] [eplacer]  max timing weight 3.1423, average timing weight 0.057263 
[I] [eplacer] 		AWL 8.82608 (3.6588, 5.16728),  anchor weight 0.0157081, mean diagonal (0.410342, 0.500649),  mean anchor to mean diag ratio (0.00765709, 0.00627608) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 49.14, dx 34.40, dy 27.04, max 167.69 x 84.00 y 156.00
[I] [eplacer]     logic average 49.14, max 167.69 x 84.00 y 156.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 27: lower bound 8.826075471698113 upper bound 49.06623989218329 weight 0.015708074955737252
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 89 (standalone) reports: (wns -1.49681 ns, tns -15.8438 ns)
[I] [eplacer] 		 optimizable: (wns -1.49681 ns)
[I] [eplacer]  max timing weight 4.44677, average timing weight 0.0592539 
[I] [eplacer] 		AWL 9.46195 (3.95708, 5.50487),  anchor weight 0.017395, mean diagonal (0.408809, 0.500702),  mean anchor to mean diag ratio (0.00851107, 0.00694923) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 47.08, dx 33.59, dy 25.04, max 158.40 x 84.00 y 150.00
[I] [eplacer]     logic average 47.08, max 158.40 x 84.00 y 150.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 28: lower bound 9.461950883498053 upper bound 48.72819167415393 weight 0.017394975264557567
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 90 (standalone) reports: (wns -1.53948 ns, tns -16.9672 ns)
[I] [eplacer] 		 optimizable: (wns -1.53948 ns)
[I] [eplacer]  max timing weight 4.17595, average timing weight 0.0596073 
[I] [eplacer] 		AWL 10.067 (4.25481, 5.81217),  anchor weight 0.019263, mean diagonal (0.411382, 0.502538),  mean anchor to mean diag ratio (0.00936603, 0.0076673) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 46.01, dx 32.55, dy 24.72, max 155.24 x 83.00 y 146.00
[I] [eplacer]     logic average 46.01, max 155.24 x 83.00 y 146.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 29: lower bound 10.066976040730758 upper bound 48.715223120694816 weight 0.01926303288641064
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 91 (standalone) reports: (wns -1.464 ns, tns -15.7371 ns)
[I] [eplacer] 		 optimizable: (wns -1.464 ns)
[I] [eplacer]  max timing weight 3.49115, average timing weight 0.0631307 
[I] [eplacer] 		AWL 10.4975 (4.48263, 6.01489),  anchor weight 0.0213317, mean diagonal (0.416515, 0.503658),  mean anchor to mean diag ratio (0.0102439, 0.0084717) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 44.59, dx 32.08, dy 23.21, max 150.78 x 83.00 y 142.00
[I] [eplacer]     logic average 44.59, max 150.78 x 83.00 y 142.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 30: lower bound 10.497527103923332 upper bound 48.3832737346511 weight 0.0213317024220773
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 92 (standalone) reports: (wns -1.45994 ns, tns -14.8515 ns)
[I] [eplacer] 		 optimizable: (wns -1.45994 ns)
[I] [eplacer]  max timing weight 3.47179, average timing weight 0.067445 
[I] [eplacer] 		AWL 11.1236 (4.82805, 6.29552),  anchor weight 0.0236225, mean diagonal (0.420156, 0.506347),  mean anchor to mean diag ratio (0.0112457, 0.00933158) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 43.39, dx 30.90, dy 22.87, max 148.19 x 82.00 y 138.00
[I] [eplacer]     logic average 43.39, max 148.19 x 82.00 y 138.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 31: lower bound 11.123571129080563 upper bound 48.81487331536388 weight 0.02362252771447396
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 93 (standalone) reports: (wns -1.48376 ns, tns -16.3184 ns)
[I] [eplacer] 		 optimizable: (wns -1.48376 ns)
[I] [eplacer]  max timing weight 5.16252, average timing weight 0.0686072 
[I] [eplacer] 		AWL 11.59 (5.12091, 6.46905),  anchor weight 0.0261594, mean diagonal (0.419911, 0.504608),  mean anchor to mean diag ratio (0.0124605, 0.0103692) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 41.98, dx 30.30, dy 21.73, max 141.32 x 82.00 y 133.00
[I] [eplacer]     logic average 41.98, max 141.32 x 82.00 y 133.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 32: lower bound 11.589968852949987 upper bound 48.43032075471698 weight 0.026159366213714022
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 94 (standalone) reports: (wns -1.51616 ns, tns -16.4843 ns)
[I] [eplacer] 		 optimizable: (wns -1.51616 ns)
[I] [eplacer]  max timing weight 4.19704, average timing weight 0.0737053 
[I] [eplacer] 		AWL 12.1475 (5.45538, 6.6921),  anchor weight 0.0289686, mean diagonal (0.422452, 0.509428),  mean anchor to mean diag ratio (0.0137155, 0.011374) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 40.40, dx 29.20, dy 20.87, max 138.16 x 81.00 y 129.00
[I] [eplacer]     logic average 40.40, max 138.16 x 81.00 y 129.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 33: lower bound 12.147480982330041 upper bound 47.847568733153636 weight 0.02896863743687817
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 95 (standalone) reports: (wns -1.50616 ns, tns -16.6531 ns)
[I] [eplacer] 		 optimizable: (wns -1.50616 ns)
[I] [eplacer]  max timing weight 5.56809, average timing weight 0.0764809 
[I] [eplacer] 		AWL 12.6824 (5.75746, 6.92494),  anchor weight 0.0320796, mean diagonal (0.426736, 0.512627),  mean anchor to mean diag ratio (0.0150359, 0.0125168) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 39.35, dx 28.25, dy 20.51, max 135.00 x 81.00 y 126.00
[I] [eplacer]     logic average 39.35, max 135.00 x 81.00 y 126.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 34: lower bound 12.682392632524708 upper bound 48.1633345312968 weight 0.03207959811003982
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 96 (standalone) reports: (wns -1.60071 ns, tns -16.7478 ns)
[I] [eplacer] 		 optimizable: (wns -1.60071 ns)
[I] [eplacer]  max timing weight 6.88695, average timing weight 0.0770527 
[I] [eplacer] 		AWL 13.1643 (6.09443, 7.06992),  anchor weight 0.0355246, mean diagonal (0.425413, 0.51075),  mean anchor to mean diag ratio (0.0167023, 0.0139118) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 37.92, dx 27.10, dy 19.90, max 128.69 x 71.00 y 121.00
[I] [eplacer]     logic average 37.92, max 128.69 x 71.00 y 121.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 35: lower bound 13.16434770889488 upper bound 47.60786642707397 weight 0.035524646857970126
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 97 (standalone) reports: (wns -1.50109 ns, tns -16.5888 ns)
[I] [eplacer] 		 optimizable: (wns -1.50109 ns)
[I] [eplacer]  max timing weight 7.8536, average timing weight 0.0797426 
[I] [eplacer] 		AWL 13.8451 (6.46576, 7.37937),  anchor weight 0.0393397, mean diagonal (0.427741, 0.515134),  mean anchor to mean diag ratio (0.0183951, 0.0152746) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 37.04, dx 26.43, dy 19.39, max 125.16 x 79.00 y 117.00
[I] [eplacer]     logic average 37.04, max 125.16 x 79.00 y 117.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 36: lower bound 13.845126385145253 upper bound 47.849885594489365 weight 0.03933966161466728
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 98 (standalone) reports: (wns -1.68806 ns, tns -18.446 ns)
[I] [eplacer] 		 optimizable: (wns -1.68806 ns)
[I] [eplacer]  max timing weight 8.58395, average timing weight 0.0811515 
[I] [eplacer] 		AWL 14.4884 (6.84017, 7.64824),  anchor weight 0.0435644, mean diagonal (0.427393, 0.513246),  mean anchor to mean diag ratio (0.0203871, 0.016977) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 35.69, dx 25.39, dy 18.80, max 141.52 x 71.00 y 125.00
[I] [eplacer]     logic average 35.69, max 141.52 x 71.00 y 125.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 37: lower bound 14.488408206049716 upper bound 47.58064600179695 weight 0.04356437326862023
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 99 (standalone) reports: (wns -1.64629 ns, tns -18.2581 ns)
[I] [eplacer] 		 optimizable: (wns -1.64629 ns)
[I] [eplacer]  max timing weight 9.15592, average timing weight 0.0799928 
[I] [eplacer] 		AWL 15.1169 (7.20725, 7.90968),  anchor weight 0.0482428, mean diagonal (0.42991, 0.511319),  mean anchor to mean diag ratio (0.0224442, 0.0188709) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 34.61, dx 24.65, dy 18.18, max 148.00 x 75.00 y 148.00
[I] [eplacer]     logic average 34.61, max 148.00 x 75.00 y 148.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 38: lower bound 15.116922731356695 upper bound 47.70566067684936 weight 0.048242779434078335
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 100 (standalone) reports: (wns -1.64331 ns, tns -18.5158 ns)
[I] [eplacer] 		 optimizable: (wns -1.64331 ns)
[I] [eplacer]  max timing weight 9.62183, average timing weight 0.0796167 
[I] [eplacer] 		AWL 15.8052 (7.53887, 8.26628),  anchor weight 0.0534236, mean diagonal (0.428226, 0.511572),  mean anchor to mean diag ratio (0.0249521, 0.020887) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 32.98, dx 23.82, dy 16.93, max 111.62 x 75.00 y 106.00
[I] [eplacer]     logic average 32.98, max 111.62 x 75.00 y 106.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 39: lower bound 15.805150044923632 upper bound 46.58133303384247 weight 0.0534236026574851
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 101 (standalone) reports: (wns -1.62562 ns, tns -17.8131 ns)
[I] [eplacer] 		 optimizable: (wns -1.62562 ns)
[I] [eplacer]  max timing weight 10.0168, average timing weight 0.0844371 
[I] [eplacer] 		AWL 16.3732 (7.96302, 8.41017),  anchor weight 0.0591608, mean diagonal (0.437258, 0.514406),  mean anchor to mean diag ratio (0.0270609, 0.0230026) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 32.31, dx 22.86, dy 17.12, max 153.47 x 73.00 y 153.00
[I] [eplacer]     logic average 32.31, max 153.47 x 73.00 y 153.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 40: lower bound 16.373186582809225 upper bound 46.66115693321353 weight 0.05916079783099617
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 102 (standalone) reports: (wns -1.69248 ns, tns -18.8972 ns)
[I] [eplacer] 		 optimizable: (wns -1.69248 ns)
[I] [eplacer]  max timing weight 10.3643, average timing weight 0.0837058 
[I] [eplacer] 		AWL 17.2591 (8.36039, 8.89876),  anchor weight 0.0655141, mean diagonal (0.441136, 0.513448),  mean anchor to mean diag ratio (0.0297034, 0.0255203) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 23.50, dx 8.69, dy 19.75, max 101.32 x 55.00 y 82.00
[I] [eplacer]     logic average 23.50, max 101.32 x 55.00 y 82.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 41: lower bound 17.259144953578918 upper bound 35.52369182389937 weight 0.06551411409746287
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 103 (standalone) reports: (wns -1.31491 ns, tns -12.6745 ns)
[I] [eplacer] 		 optimizable: (wns -1.31491 ns)
[I] [eplacer]  max timing weight 7.20986, average timing weight 0.0860548 
[I] [eplacer] 		AWL 11.6256 (2.78131, 8.84425),  anchor weight 0.0725497, mean diagonal (0.561303, 0.453202),  mean anchor to mean diag ratio (0.0258515, 0.0320175) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:42 2019 1552654182
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 22.04, dx 11.71, dy 15.57, max 82.87 x 38.00 y 73.00
[I] [eplacer]     logic average 22.04, max 82.87 x 38.00 y 73.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 42: lower bound 11.625563042827194 upper bound 34.131906558849956 weight 0.07254971709875463
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 104 (standalone) reports: (wns -1.28388 ns, tns -12.5722 ns)
[I] [eplacer] 		 optimizable: (wns -1.28388 ns)
[I] [eplacer]  max timing weight 6.64162, average timing weight 0.0895813 
[I] [eplacer] 		AWL 11.7991 (2.85297, 8.94611),  anchor weight 0.0803409, mean diagonal (0.550494, 0.472383),  mean anchor to mean diag ratio (0.0291896, 0.0340161) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 22.07, dx 11.98, dy 15.43, max 78.43 x 38.00 y 61.00
[I] [eplacer]     logic average 22.07, max 78.43 x 38.00 y 61.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 43: lower bound 11.799077268643305 upper bound 34.020209344115 weight 0.08034087804772988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 105 (standalone) reports: (wns -1.31644 ns, tns -12.6721 ns)
[I] [eplacer] 		 optimizable: (wns -1.31644 ns)
[I] [eplacer]  max timing weight 4.75831, average timing weight 0.0898319 
[I] [eplacer] 		AWL 12.4239 (2.99457, 9.42931),  anchor weight 0.0889687, mean diagonal (0.551548, 0.481308),  mean anchor to mean diag ratio (0.0322624, 0.0369705) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.63, dx 11.08, dy 14.47, max 98.51 x 27.00 y 58.00
[I] [eplacer]     logic average 20.63, max 98.51 x 27.00 y 58.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 44: lower bound 12.423874213836479 upper bound 31.324408505540582 weight 0.08896873680009162
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 106 (standalone) reports: (wns -1.30179 ns, tns -12.9486 ns)
[I] [eplacer] 		 optimizable: (wns -1.30179 ns)
[I] [eplacer]  max timing weight 6.97025, average timing weight 0.0940372 
[I] [eplacer] 		AWL 12.3546 (3.07974, 9.27486),  anchor weight 0.0985231, mean diagonal (0.56147, 0.491496),  mean anchor to mean diag ratio (0.0350957, 0.0400922) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 18.64, dx 10.48, dy 12.42, max 85.73 x 32.00 y 49.00
[I] [eplacer]     logic average 18.64, max 85.73 x 32.00 y 49.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 45: lower bound 12.354596585804133 upper bound 31.131609164420485 weight 0.09852314687302119
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 107 (standalone) reports: (wns -1.2806 ns, tns -13.0678 ns)
[I] [eplacer] 		 optimizable: (wns -1.2806 ns)
[I] [eplacer]  max timing weight 5.97021, average timing weight 0.0984433 
[I] [eplacer] 		AWL 12.6323 (3.2197, 9.41261),  anchor weight 0.109104, mean diagonal (0.55855, 0.49542),  mean anchor to mean diag ratio (0.0390677, 0.0440459) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 17.32, dx 10.70, dy 10.89, max 72.18 x 41.00 y 50.00
[I] [eplacer]     logic average 17.32, max 72.18 x 41.00 y 50.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 46: lower bound 12.632311769991016 upper bound 29.608016471997605 weight 0.10910361121090918
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 108 (standalone) reports: (wns -1.30085 ns, tns -13.1544 ns)
[I] [eplacer] 		 optimizable: (wns -1.30085 ns)
[I] [eplacer]  max timing weight 8.18749, average timing weight 0.101605 
[I] [eplacer] 		AWL 12.7888 (3.48124, 9.30754),  anchor weight 0.12082, mean diagonal (0.560165, 0.508538),  mean anchor to mean diag ratio (0.0431384, 0.0475177) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 16.20, dx 9.92, dy 10.19, max 66.85 x 28.00 y 47.00
[I] [eplacer]     logic average 16.20, max 66.85 x 28.00 y 47.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 47: lower bound 12.788781072177299 upper bound 28.175289607666965 weight 0.12082031844357197
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 109 (standalone) reports: (wns -1.27588 ns, tns -11.9654 ns)
[I] [eplacer] 		 optimizable: (wns -1.27588 ns)
[I] [eplacer]  max timing weight 5.7876, average timing weight 0.103981 
[I] [eplacer] 		AWL 12.7391 (3.54623, 9.19286),  anchor weight 0.133795, mean diagonal (0.562343, 0.521009),  mean anchor to mean diag ratio (0.0475859, 0.051361) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 14.39, dx 8.86, dy 8.97, max 61.47 x 36.00 y 45.00
[I] [eplacer]     logic average 14.39, max 61.47 x 36.00 y 45.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 48: lower bound 12.739088649296196 upper bound 27.515182988918838 weight 0.13379529042890684
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 110 (standalone) reports: (wns -1.22314 ns, tns -11.2651 ns)
[I] [eplacer] 		 optimizable: (wns -1.22314 ns)
[I] [eplacer]  max timing weight 8.22178, average timing weight 0.111105 
[I] [eplacer] 		AWL 12.8817 (3.61427, 9.26745),  anchor weight 0.148164, mean diagonal (0.569576, 0.527985),  mean anchor to mean diag ratio (0.0520269, 0.0561252) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 13.67, dx 8.67, dy 8.19, max 59.48 x 27.00 y 42.00
[I] [eplacer]     logic average 13.67, max 59.48 x 27.00 y 42.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 49: lower bound 12.881724168912848 upper bound 26.264519317160826 weight 0.1481636530308942
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 111 (standalone) reports: (wns -1.294 ns, tns -11.8909 ns)
[I] [eplacer] 		 optimizable: (wns -1.294 ns)
[I] [eplacer]  max timing weight 5.96611, average timing weight 0.11431 
[I] [eplacer] 		AWL 13.0308 (3.75866, 9.27217),  anchor weight 0.164075, mean diagonal (0.580125, 0.53491),  mean anchor to mean diag ratio (0.0565664, 0.0613478) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 13.22, dx 8.41, dy 7.98, max 57.38 x 25.00 y 42.00
[I] [eplacer]     logic average 13.22, max 57.38 x 25.00 y 42.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 50: lower bound 13.030828990715785 upper bound 26.006688230008983 weight 0.16407504336726855
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 112 (standalone) reports: (wns -1.25807 ns, tns -11.5863 ns)
[I] [eplacer] 		 optimizable: (wns -1.25807 ns)
[I] [eplacer]  max timing weight 6.68695, average timing weight 0.114691 
[I] [eplacer] 		AWL 13.3796 (3.976, 9.4036),  anchor weight 0.181695, mean diagonal (0.577311, 0.540466),  mean anchor to mean diag ratio (0.0629463, 0.0672375) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 12.31, dx 7.83, dy 7.36, max 58.31 x 25.00 y 40.00
[I] [eplacer]     logic average 12.31, max 58.31 x 25.00 y 40.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 51: lower bound 13.379602276130578 upper bound 25.3201398622342 weight 0.18169516818242687
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 113 (standalone) reports: (wns -1.26678 ns, tns -11.5477 ns)
[I] [eplacer] 		 optimizable: (wns -1.26678 ns)
[I] [eplacer]  max timing weight 7.5583, average timing weight 0.116715 
[I] [eplacer] 		AWL 13.7492 (4.09591, 9.65329),  anchor weight 0.201208, mean diagonal (0.585027, 0.544185),  mean anchor to mean diag ratio (0.0687867, 0.0739492) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 11.40, dx 7.20, dy 6.66, max 49.98 x 24.00 y 42.00
[I] [eplacer]     logic average 11.40, max 49.98 x 24.00 y 42.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 52: lower bound 13.749198562443846 upper bound 24.870477687930517 weight 0.201207529575008
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 114 (standalone) reports: (wns -1.27447 ns, tns -11.8287 ns)
[I] [eplacer] 		 optimizable: (wns -1.27447 ns)
[I] [eplacer]  max timing weight 9.75998, average timing weight 0.117518 
[I] [eplacer] 		AWL 14.0644 (4.21959, 9.84484),  anchor weight 0.222815, mean diagonal (0.588185, 0.550669),  mean anchor to mean diag ratio (0.0757647, 0.0809263) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 10.48, dx 6.79, dy 6.07, max 51.04 x 22.00 y 42.00
[I] [eplacer]     logic average 10.48, max 51.04 x 22.00 y 42.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 53: lower bound 14.064435160227614 upper bound 24.23176489967056 weight 0.2228153360524711
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 115 (standalone) reports: (wns -1.27326 ns, tns -11.5374 ns)
[I] [eplacer] 		 optimizable: (wns -1.27326 ns)
[I] [eplacer]  max timing weight 11.3043, average timing weight 0.118712 
[I] [eplacer] 		AWL 14.2844 (4.32232, 9.96213),  anchor weight 0.246744, mean diagonal (0.590406, 0.559045),  mean anchor to mean diag ratio (0.0835854, 0.0882743) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 10.92, dx 6.50, dy 6.90, max 47.80 x 25.00 y 28.00
[I] [eplacer]     logic average 10.92, max 47.80 x 25.00 y 28.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 54: lower bound 14.284448337825696 upper bound 25.17034681042228 weight 0.24674361881505988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 116 (standalone) reports: (wns -1.24338 ns, tns -11.3861 ns)
[I] [eplacer] 		 optimizable: (wns -1.24338 ns)
[I] [eplacer]  max timing weight 7.93009, average timing weight 0.122578 
[I] [eplacer] 		AWL 14.8289 (4.4878, 10.3411),  anchor weight 0.273242, mean diagonal (0.590839, 0.551185),  mean anchor to mean diag ratio (0.0924937, 0.099148) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 9.38, dx 5.92, dy 5.51, max 42.95 x 22.00 y 23.00
[I] [eplacer]     logic average 9.38, max 42.95 x 22.00 y 23.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 55: lower bound 14.828850254567236 upper bound 23.787758909853252 weight 0.2732415753088658
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 117 (standalone) reports: (wns -1.27516 ns, tns -11.7222 ns)
[I] [eplacer] 		 optimizable: (wns -1.27516 ns)
[I] [eplacer]  max timing weight 10.266, average timing weight 0.125104 
[I] [eplacer] 		AWL 14.9374 (4.55267, 10.3848),  anchor weight 0.302585, mean diagonal (0.596121, 0.566086),  mean anchor to mean diag ratio (0.101519, 0.106905) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 8.27, dx 5.58, dy 4.47, max 33.29 x 21.00 y 29.00
[I] [eplacer]     logic average 8.27, max 33.29 x 21.00 y 29.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 56: lower bound 14.93744204851752 upper bound 22.74074812818209 weight 0.30258516445456973
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 118 (standalone) reports: (wns -1.27028 ns, tns -11.6477 ns)
[I] [eplacer] 		 optimizable: (wns -1.27028 ns)
[I] [eplacer]  max timing weight 11.8978, average timing weight 0.125981 
[I] [eplacer] 		AWL 15.0014 (4.64476, 10.3567),  anchor weight 0.33508, mean diagonal (0.600331, 0.571608),  mean anchor to mean diag ratio (0.111633, 0.117242) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 7.79, dx 5.26, dy 4.27, max 39.96 x 22.00 y 27.00
[I] [eplacer]     logic average 7.79, max 39.96 x 22.00 y 27.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 57: lower bound 15.001421683138664 upper bound 22.891980832584608 weight 0.3350799805794721
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 119 (standalone) reports: (wns -1.30059 ns, tns -12.3048 ns)
[I] [eplacer] 		 optimizable: (wns -1.30059 ns)
[I] [eplacer]  max timing weight 13.0632, average timing weight 0.127613 
[I] [eplacer] 		AWL 15.2512 (4.76663, 10.4846),  anchor weight 0.371064, mean diagonal (0.598599, 0.573083),  mean anchor to mean diag ratio (0.123979, 0.129499) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 7.36, dx 4.98, dy 4.00, max 32.65 x 27.00 y 32.00
[I] [eplacer]     logic average 7.36, max 32.65 x 27.00 y 32.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 58: lower bound 15.251203953279425 upper bound 22.76226055705301 weight 0.3710644359829374
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 120 (standalone) reports: (wns -1.22465 ns, tns -11.1136 ns)
[I] [eplacer] 		 optimizable: (wns -1.22465 ns)
[I] [eplacer]  max timing weight 9.11371, average timing weight 0.13203 
[I] [eplacer] 		AWL 15.4751 (4.91254, 10.5625),  anchor weight 0.410913, mean diagonal (0.602327, 0.577546),  mean anchor to mean diag ratio (0.136443, 0.142297) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 6.44, dx 4.88, dy 2.96, max 38.42 x 31.00 y 30.00
[I] [eplacer]     logic average 6.44, max 38.42 x 31.00 y 30.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 59: lower bound 15.475052710392333 upper bound 22.2577810721773 weight 0.41091328527960047
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 121 (standalone) reports: (wns -1.21021 ns, tns -11.0894 ns)
[I] [eplacer] 		 optimizable: (wns -1.21021 ns)
[I] [eplacer]  max timing weight 11.3955, average timing weight 0.138447 
[I] [eplacer] 		AWL 15.4152 (5.04844, 10.3667),  anchor weight 0.455042, mean diagonal (0.604011, 0.587782),  mean anchor to mean diag ratio (0.150674, 0.154834) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 6.73, dx 4.59, dy 3.62, max 30.48 x 18.00 y 24.00
[I] [eplacer]     logic average 6.73, max 30.48 x 18.00 y 24.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 60: lower bound 15.415151542377957 upper bound 22.553115303983226 weight 0.45504152822405847
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 122 (standalone) reports: (wns -1.21856 ns, tns -10.9871 ns)
[I] [eplacer] 		 optimizable: (wns -1.21856 ns)
[I] [eplacer]  max timing weight 12.9897, average timing weight 0.141959 
[I] [eplacer] 		AWL 15.8494 (5.19129, 10.6581),  anchor weight 0.503909, mean diagonal (0.606617, 0.586799),  mean anchor to mean diag ratio (0.166138, 0.171749) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 5.99, dx 4.18, dy 3.14, max 32.31 x 21.00 y 21.00
[I] [eplacer]     logic average 5.99, max 32.31 x 21.00 y 21.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 61: lower bound 15.849413297394431 upper bound 22.50951901766996 weight 0.5039087316624321
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 123 (standalone) reports: (wns -1.2359 ns, tns -11.5056 ns)
[I] [eplacer] 		 optimizable: (wns -1.2359 ns)
[I] [eplacer]  max timing weight 9.08116, average timing weight 0.143131 
[I] [eplacer] 		AWL 16.0946 (5.34089, 10.7537),  anchor weight 0.558024, mean diagonal (0.604806, 0.587372),  mean anchor to mean diag ratio (0.184531, 0.190008) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 5.49, dx 4.02, dy 2.66, max 25.50 x 18.00 y 23.00
[I] [eplacer]     logic average 5.49, max 25.50 x 18.00 y 23.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 62: lower bound 16.094568134171908 upper bound 22.210344713986224 weight 0.5580238156210905
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 124 (standalone) reports: (wns -1.2295 ns, tns -11.2074 ns)
[I] [eplacer] 		 optimizable: (wns -1.2295 ns)
[I] [eplacer]  max timing weight 11.6343, average timing weight 0.148352 
[I] [eplacer] 		AWL 16.2408 (5.48955, 10.7513),  anchor weight 0.61795, mean diagonal (0.609484, 0.591723),  mean anchor to mean diag ratio (0.202779, 0.208866) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 5.30, dx 3.82, dy 2.66, max 31.14 x 31.00 y 20.00
[I] [eplacer]     logic average 5.30, max 31.14 x 31.00 y 20.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 63: lower bound 16.24083677747829 upper bound 22.37204282719377 weight 0.617950353376533
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 125 (standalone) reports: (wns -1.24822 ns, tns -12.2481 ns)
[I] [eplacer] 		 optimizable: (wns -1.24822 ns)
[I] [eplacer]  max timing weight 9.48931, average timing weight 0.14344 
[I] [eplacer] 		AWL 16.5224 (5.65118, 10.8712),  anchor weight 0.684312, mean diagonal (0.603907, 0.587111),  mean anchor to mean diag ratio (0.22663, 0.233113) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.91, dx 3.52, dy 2.46, max 36.01 x 36.00 y 19.00
[I] [eplacer]     logic average 4.91, max 36.01 x 36.00 y 19.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 64: lower bound 16.522420784666068 upper bound 22.28792752321054 weight 0.6843124407032027
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 126 (standalone) reports: (wns -1.22742 ns, tns -11.3201 ns)
[I] [eplacer] 		 optimizable: (wns -1.22742 ns)
[I] [eplacer]  max timing weight 12.0477, average timing weight 0.147475 
[I] [eplacer] 		AWL 16.6946 (5.76677, 10.9278),  anchor weight 0.757801, mean diagonal (0.607433, 0.590892),  mean anchor to mean diag ratio (0.24951, 0.256495) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.65, dx 3.30, dy 2.35, max 32.76 x 28.00 y 25.00
[I] [eplacer]     logic average 4.65, max 32.76 x 28.00 y 25.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 65: lower bound 16.69458760107817 upper bound 22.22097154836778 weight 0.7578011954236019
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 127 (standalone) reports: (wns -1.21227 ns, tns -11.0773 ns)
[I] [eplacer] 		 optimizable: (wns -1.21227 ns)
[I] [eplacer]  max timing weight 13.8202, average timing weight 0.150905 
[I] [eplacer] 		AWL 16.9527 (5.87527, 11.0775),  anchor weight 0.839182, mean diagonal (0.608006, 0.59208),  mean anchor to mean diag ratio (0.276045, 0.28347) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.24, dx 3.07, dy 2.00, max 61.68 x 29.00 y 58.00
[I] [eplacer]     logic average 4.24, max 61.68 x 29.00 y 58.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 66: lower bound 16.95273405211141 upper bound 22.277448637316564 weight 0.8391819549492991
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 128 (standalone) reports: (wns -1.21381 ns, tns -11.5551 ns)
[I] [eplacer] 		 optimizable: (wns -1.21381 ns)
[I] [eplacer]  max timing weight 15.0947, average timing weight 0.152977 
[I] [eplacer] 		AWL 17.191 (6.02287, 11.1681),  anchor weight 0.929302, mean diagonal (0.608293, 0.591896),  mean anchor to mean diag ratio (0.305546, 0.314009) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.98, dx 3.01, dy 1.82, max 32.65 x 31.00 y 29.00
[I] [eplacer]     logic average 3.98, max 32.65 x 31.00 y 29.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 67: lower bound 17.191005690326445 upper bound 22.252261455525606 weight 0.9293022467705057
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 129 (standalone) reports: (wns -1.2285 ns, tns -12.0606 ns)
[I] [eplacer] 		 optimizable: (wns -1.2285 ns)
[I] [eplacer]  max timing weight 16.0196, average timing weight 0.155294 
[I] [eplacer] 		AWL 17.3091 (6.18375, 11.1254),  anchor weight 1.0291, mean diagonal (0.607632, 0.593719),  mean anchor to mean diag ratio (0.338726, 0.346663) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.13, dx 3.04, dy 2.00, max 43.28 x 27.00 y 27.00
[I] [eplacer]     logic average 4.13, max 43.28 x 27.00 y 27.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 68: lower bound 17.30910721772986 upper bound 22.927296795447738 weight 1.0291006149016693
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 130 (standalone) reports: (wns -1.24016 ns, tns -11.8089 ns)
[I] [eplacer] 		 optimizable: (wns -1.24016 ns)
[I] [eplacer]  max timing weight 11.0936, average timing weight 0.16017 
[I] [eplacer] 		AWL 17.8289 (6.54606, 11.2828),  anchor weight 1.13962, mean diagonal (0.605577, 0.59624),  mean anchor to mean diag ratio (0.376375, 0.382268) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.73, dx 2.69, dy 1.83, max 31.40 x 20.00 y 25.00
[I] [eplacer]     logic average 3.73, max 31.40 x 20.00 y 25.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 69: lower bound 17.8288766097634 upper bound 22.73389278227014 weight 1.1396163942047703
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 131 (standalone) reports: (wns -1.23472 ns, tns -11.5894 ns)
[I] [eplacer] 		 optimizable: (wns -1.23472 ns)
[I] [eplacer]  max timing weight 11.5575, average timing weight 0.166278 
[I] [eplacer] 		AWL 17.9384 (6.58103, 11.3573),  anchor weight 1.262, mean diagonal (0.614797, 0.599692),  mean anchor to mean diag ratio (0.410543, 0.420884) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.50, dx 2.62, dy 1.60, max 34.06 x 21.00 y 25.00
[I] [eplacer]     logic average 3.50, max 34.06 x 21.00 y 25.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 70: lower bound 17.938357891584307 upper bound 22.656513926325246 weight 1.2620005343834861
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 132 (standalone) reports: (wns -1.20277 ns, tns -12.1949 ns)
[I] [eplacer] 		 optimizable: (wns -1.20277 ns)
[I] [eplacer]  max timing weight 13.9628, average timing weight 0.156446 
[I] [eplacer] 		AWL 18.0968 (6.74041, 11.3564),  anchor weight 1.39753, mean diagonal (0.606928, 0.595122),  mean anchor to mean diag ratio (0.460526, 0.469662) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.30, dx 2.43, dy 1.58, max 37.00 x 35.00 y 24.00
[I] [eplacer]     logic average 3.30, max 37.00 x 35.00 y 24.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 71: lower bound 18.096822401916743 upper bound 22.90162563641809 weight 1.3975275863730974
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 133 (standalone) reports: (wns -1.31923 ns, tns -14.1244 ns)
[I] [eplacer] 		 optimizable: (wns -1.31923 ns)
[I] [eplacer]  max timing weight 11.4317, average timing weight 0.159863 
[I] [eplacer] 		AWL 18.4483 (6.95096, 11.4973),  anchor weight 1.54761, mean diagonal (0.604272, 0.59396),  mean anchor to mean diag ratio (0.512224, 0.521116) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.86, dx 2.19, dy 1.21, max 30.68 x 26.00 y 25.00
[I] [eplacer]     logic average 2.86, max 30.68 x 26.00 y 25.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 72: lower bound 18.448291105121292 upper bound 22.29090026954178 weight 1.547608975956527
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 134 (standalone) reports: (wns -1.24228 ns, tns -12.1405 ns)
[I] [eplacer] 		 optimizable: (wns -1.24228 ns)
[I] [eplacer]  max timing weight 13.2232, average timing weight 0.16478 
[I] [eplacer] 		AWL 18.3616 (6.97662, 11.385),  anchor weight 1.71381, mean diagonal (0.609892, 0.600213),  mean anchor to mean diag ratio (0.562005, 0.571068) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.80, dx 2.06, dy 1.29, max 30.48 x 20.00 y 10.00
[I] [eplacer]     logic average 2.80, max 30.48 x 20.00 y 10.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 73: lower bound 18.36156843366277 upper bound 22.318047918538486 weight 1.7138077028425758
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 135 (standalone) reports: (wns -1.22818 ns, tns -12.5086 ns)
[I] [eplacer] 		 optimizable: (wns -1.22818 ns)
[I] [eplacer]  max timing weight 11.9291, average timing weight 0.167629 
[I] [eplacer] 		AWL 18.5429 (7.10805, 11.4348),  anchor weight 1.89785, mean diagonal (0.611705, 0.602499),  mean anchor to mean diag ratio (0.620515, 0.629995) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.48, dx 1.85, dy 1.09, max 26.08 x 20.00 y 15.00
[I] [eplacer]     logic average 2.48, max 26.08 x 20.00 y 15.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 74: lower bound 18.542880802635523 upper bound 22.052418388739145 weight 1.8978546182876723
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 136 (standalone) reports: (wns -1.22614 ns, tns -11.6095 ns)
[I] [eplacer] 		 optimizable: (wns -1.22614 ns)
[I] [eplacer]  max timing weight 14.5142, average timing weight 0.171402 
[I] [eplacer] 		AWL 18.6828 (7.19469, 11.4881),  anchor weight 2.10167, mean diagonal (0.619178, 0.605232),  mean anchor to mean diag ratio (0.678858, 0.6945) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.21, dx 1.69, dy 0.93, max 26.08 x 16.00 y 22.00
[I] [eplacer]     logic average 2.21, max 26.08 x 16.00 y 22.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 75: lower bound 18.682766696615754 upper bound 21.888638814016176 weight 2.101666450781903
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 137 (standalone) reports: (wns -1.23101 ns, tns -11.2866 ns)
[I] [eplacer] 		 optimizable: (wns -1.23101 ns)
[I] [eplacer]  max timing weight 12.0553, average timing weight 0.170741 
[I] [eplacer] 		AWL 18.7321 (7.26353, 11.4686),  anchor weight 2.32737, mean diagonal (0.618453, 0.607747),  mean anchor to mean diag ratio (0.752642, 0.765901) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.33, dx 1.67, dy 1.09, max 36.77 x 21.00 y 10.00
[I] [eplacer]     logic average 2.33, max 36.77 x 21.00 y 10.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 76: lower bound 18.73208655286014 upper bound 22.226221323749627 weight 2.3273657675251305
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 138 (standalone) reports: (wns -1.23078 ns, tns -12.2176 ns)
[I] [eplacer] 		 optimizable: (wns -1.23078 ns)
[I] [eplacer]  max timing weight 14.8125, average timing weight 0.162982 
[I] [eplacer] 		AWL 19.0445 (7.43982, 11.6047),  anchor weight 2.5773, mean diagonal (0.611138, 0.602061),  mean anchor to mean diag ratio (0.843445, 0.85616) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.95, dx 1.43, dy 0.85, max 33.02 x 17.00 y 28.00
[I] [eplacer]     logic average 1.95, max 33.02 x 17.00 y 28.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 77: lower bound 19.044542078466606 upper bound 22.107370769691524 weight 2.5773030795788947
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 139 (standalone) reports: (wns -1.21101 ns, tns -11.6433 ns)
[I] [eplacer] 		 optimizable: (wns -1.21101 ns)
[I] [eplacer]  max timing weight 13.0572, average timing weight 0.170193 
[I] [eplacer] 		AWL 19.1301 (7.45616, 11.674),  anchor weight 2.85408, mean diagonal (0.615914, 0.602686),  mean anchor to mean diag ratio (0.92678, 0.947122) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.75, dx 1.31, dy 0.73, max 15.56 x 11.00 y 13.00
[I] [eplacer]     logic average 1.75, max 15.56 x 11.00 y 13.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 78: lower bound 19.130133572926027 upper bound 21.71574962563642 weight 2.8540813209048466
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 140 (standalone) reports: (wns -1.19427 ns, tns -10.8605 ns)
[I] [eplacer] 		 optimizable: (wns -1.19427 ns)
[I] [eplacer]  max timing weight 13.8847, average timing weight 0.178693 
[I] [eplacer] 		AWL 19.1363 (7.44492, 11.6914),  anchor weight 3.16058, mean diagonal (0.625033, 0.610469),  mean anchor to mean diag ratio (1.01133, 1.03546) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.65, dx 1.25, dy 0.64, max 18.00 x 18.00 y 9.00
[I] [eplacer]     logic average 1.65, max 18.00 x 18.00 y 9.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 79: lower bound 19.136328541479486 upper bound 21.59838035339922 weight 3.160582956222946
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 141 (standalone) reports: (wns -1.22004 ns, tns -11.2036 ns)
[I] [eplacer] 		 optimizable: (wns -1.22004 ns)
[I] [eplacer]  max timing weight 16.2777, average timing weight 0.172318 
[I] [eplacer] 		AWL 19.212 (7.55146, 11.6605),  anchor weight 3.5, mean diagonal (0.620894, 0.610155),  mean anchor to mean diag ratio (1.12741, 1.14725) 
[I] [eplacer] Wall time: Fri Mar 15 15:49:43 2019 1552654183
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.60, dx 1.16, dy 0.70, max 27.73 x 20.00 y 14.00
[I] [eplacer]     logic average 1.60, max 27.73 x 20.00 y 14.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 80: lower bound 19.211952380952383 upper bound 21.78557562144355 weight 3.5
[I] [eplacer] ************************************************************************
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Assigning nets for clock resource buffering
[I] [eplacer] Selecting long nets with local bbox of sinks. Net length threshold 8(um). Ratio of distance to bbox 5.
[I] [eplacer] set property fast_buf on 0 nets 
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Half-bram merging
[I] [eplacer] Nothing to merge
[I] [eplacer] Clock Floorplanning ..
[W] [eplacer] No (clock) domain detected
[I] [eplacer] Worst Slack:   36.97 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =      10526, reg =          0, log =      10526
[I] [eplacer]   Less  37.07: reg+log =   0.342010, reg =       -nan, log =   0.342010
[I] [eplacer]   Less  37.17: reg+log =   0.940528, reg =       -nan, log =   0.940528
[I] [eplacer]   Less  37.27: reg+log =   1.805054, reg =       -nan, log =   1.805054
[I] [eplacer]   Less  37.37: reg+log =   3.448603, reg =       -nan, log =   3.448603
[I] [eplacer]   Less  37.47: reg+log =   4.683640, reg =       -nan, log =   4.683640
[I] [eplacer]   Less  37.57: reg+log =   5.871176, reg =       -nan, log =   5.871176
[I] [eplacer]   Less  37.67: reg+log =   7.172715, reg =       -nan, log =   7.172715
[I] [eplacer]   Less  37.77: reg+log =   8.550257, reg =       -nan, log =   8.550257
[I] [eplacer]   Less  37.87: reg+log =  11.666350, reg =       -nan, log =  11.666350
[I] [eplacer]   Less  37.97: reg+log =  18.611059, reg =       -nan, log =  18.611059
[I] [eplacer]   Less  38.07: reg+log =  26.762304, reg =       -nan, log =  26.762304
[I] [eplacer]   Less  38.17: reg+log =  35.616570, reg =       -nan, log =  35.616570
[I] [eplacer]   Less  38.27: reg+log =  45.591866, reg =       -nan, log =  45.591866
[I] [eplacer]   Less  38.37: reg+log =  56.935207, reg =       -nan, log =  56.935207
[I] [eplacer]   Less  38.47: reg+log =  66.473495, reg =       -nan, log =  66.473495
[I] [eplacer]   Less  38.57: reg+log =  73.598709, reg =       -nan, log =  73.598709
[I] [eplacer]   Less  38.67: reg+log =  78.852371, reg =       -nan, log =  78.852371
[I] [eplacer]   Less  38.77: reg+log =  83.193993, reg =       -nan, log =  83.193993
[I] [eplacer]   Less  38.87: reg+log =  87.317123, reg =       -nan, log =  87.317123
[I] [eplacer]   Less  38.97: reg+log =  90.946228, reg =       -nan, log =  90.946228
[I] [eplacer]   Less  39.07: reg+log =  93.739311, reg =       -nan, log =  93.739311
[I] [eplacer]   Less  39.17: reg+log =  95.914879, reg =       -nan, log =  95.914879
[I] [eplacer]   Less  39.27: reg+log =  97.748436, reg =       -nan, log =  97.748436
[I] [eplacer]   Less  39.37: reg+log =  98.897972, reg =       -nan, log =  98.897972
[I] [eplacer]   Less  39.47: reg+log =  99.439484, reg =       -nan, log =  99.439484
[I] [eplacer]   Less  39.57: reg+log =  99.714989, reg =       -nan, log =  99.714989
[I] [eplacer]   Less  39.67: reg+log =  99.866997, reg =       -nan, log =  99.866997
[I] [eplacer]   Less  39.77: reg+log =  99.943001, reg =       -nan, log =  99.943001
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_global_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_global_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_global_all_violators_verbose.rpt
[I] [eplacer] Extracting timing violators by clock in eplacer_global_violators_by_clock.rpt
[I] [eplacer] Extracting timing violators by clock in stdout
[I] [eplacer] Clock                              VEP          WNS          TNS 
[I] [eplacer] ----------------------------------------------------------------
[I] [eplacer] ----------------------------------------------------------------
[I] [eplacer] Total                                0         0.00         0.00 
[I] [eplacer] Printing high fanout net report into high_fanout_eplacer_global.rpt
[I] [eplacer] Unfixing cells having property IP_stage = global_placement: unfixed 0, originally not fixed = 0
[I] [eplacer] Saving snapshot ../snapshots/ar/global_placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/global_placement/dn_clone_guide.tcl
[I] [eplacer] Saving sdc file ar.eplacer_global.sdc
[I] [eplacer] Saving verilog file ar.eplacer_global.v
[I] [eplacer] === Average wire length (global): 21.982267 um === (h: 9.447316, v: 12.534951) 
[I] [eplacer] === Total wire length (global): 73618.613497 um, signal net count 3349 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_global_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3339 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 14.97um, y = 21.56um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       20   0.2% 100.0%       14   0.1% 100.0%        9   0.1% 100.0%
[I] [eplacer]   20    10420  99.8%  99.8%    10426  99.9%  99.9%    10431  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Dumping defparams to ar.eplacer_global.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 15:49:45 2019 1552654185
[I] [eplacer] Memory used: 1.10 Gb
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------------------------
	               algo name                 |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------------------------
	 Total Live Time                         |  24.6      |  100         |  29.6       |  1.8     
	Close design                             |  0.5       |  2.3         |  0.4        |  0.1     
	DG analytical                            |  2.1       |  8.6         |  4          |  0.1     
	DG fix density                           |  1.6       |  6.5         |  2.5        |  0.4     
	DG load netlist                          |  2.5       |  10.4        |  3.5        |  0.1     
	DG updateTiming                          |  0.3       |  1.4         |  1.2        |  0.1     
	Placement reinit                         |  0.5       |  2.2         |  0.5        |  0       
	Print congestion                         |  0         |  0.2         |  0          |  0       
	RDB load                                 |  12.6      |  51.2        |  12.3       |  0.4     
	RDB save                                 |  0.2       |  0.9         |  0.1        |  0       
	Report all violators verbose             |  0.1       |  0.6         |  0          |  0       
	Report slacks                            |  0.1       |  0.7         |  0.4        |  0       
	Standalone Timing engine initialization  |  1.3       |  5.2         |  2.3        |  0.1     
	Start hsi session                        |  2.2       |  9.1         |  2.2        |  0       
	Timing fast mode                         |  0.4       |  1.8         |  0.4        |  0       
	global part 1                            |  20.4      |  82.9        |  23.4       |  1       
	global part 2                            |  2.8       |  11.5        |  5          |  0.5     
	global part 3                            |  1.3       |  5.4         |  1.2        |  0.2     
	hsi session                              |  2.2       |  9.1         |  2.2        |  0       
	load design                              |  13.3      |  54.1        |  13         |  0.5     
	plc_run_dg_opt                           |  2.8       |  11.4        |  4.9        |  0.5     
	plc_run_dg_opt_initial                   |  4.7       |  19          |  7.8        |  0.5     
	----------------------------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 15:49:45 2019 1552654185
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:29
[I] [eplacer]  System time:   0:00:01
[I] [eplacer]   Total time:   0:00:30
[I] [eplacer] Elapsed time:   0:00:35
[I] [eplacer] eplacer finished at Fri Mar 15 15:49:45 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Global Placement finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Global Resynthesis
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:49:45 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/global_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/global_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/global_placement/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 167
[I] [ephysresynthesis]   Instances = 2596
[I] [ephysresynthesis]   Nets = 4032
[I] [ephysresynthesis]   Intrinsic nets = 167, don't touch nets = 168
[I] [ephysresynthesis]   Properties/values = 37/5037
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_global.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving timing report to WPO_before_global.rpt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Saving constraint report to WPO_before_global.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_global.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =      10526, reg =          0, log =      10526
[I] [ephysresynthesis]   Less  37.07: reg+log =   6.156185, reg =       -nan, log =   6.156185
[I] [ephysresynthesis]   Less  37.17: reg+log =  12.321869, reg =       -nan, log =  12.321869
[I] [ephysresynthesis]   Less  37.27: reg+log =  19.333080, reg =       -nan, log =  19.333080
[I] [ephysresynthesis]   Less  37.37: reg+log =  25.479763, reg =       -nan, log =  25.479763
[I] [ephysresynthesis]   Less  37.47: reg+log =  31.037432, reg =       -nan, log =  31.037432
[I] [ephysresynthesis]   Less  37.57: reg+log =  37.260117, reg =       -nan, log =  37.260117
[I] [ephysresynthesis]   Less  37.67: reg+log =  45.107353, reg =       -nan, log =  45.107353
[I] [ephysresynthesis]   Less  37.77: reg+log =  53.515106, reg =       -nan, log =  53.515106
[I] [ephysresynthesis]   Less  37.87: reg+log =  61.666351, reg =       -nan, log =  61.666351
[I] [ephysresynthesis]   Less  37.97: reg+log =  67.518524, reg =       -nan, log =  67.518524
[I] [ephysresynthesis]   Less  38.07: reg+log =  72.126160, reg =       -nan, log =  72.126160
[I] [ephysresynthesis]   Less  38.17: reg+log =  75.964279, reg =       -nan, log =  75.964279
[I] [ephysresynthesis]   Less  38.27: reg+log =  79.393883, reg =       -nan, log =  79.393883
[I] [ephysresynthesis]   Less  38.37: reg+log =  83.250999, reg =       -nan, log =  83.250999
[I] [ephysresynthesis]   Less  38.47: reg+log =  86.243591, reg =       -nan, log =  86.243591
[I] [ephysresynthesis]   Less  38.57: reg+log =  89.207680, reg =       -nan, log =  89.207680
[I] [ephysresynthesis]   Less  38.67: reg+log =  91.582748, reg =       -nan, log =  91.582748
[I] [ephysresynthesis]   Less  38.77: reg+log =  93.701309, reg =       -nan, log =  93.701309
[I] [ephysresynthesis]   Less  38.87: reg+log =  95.496864, reg =       -nan, log =  95.496864
[I] [ephysresynthesis]   Less  38.97: reg+log =  96.931412, reg =       -nan, log =  96.931412
[I] [ephysresynthesis]   Less  39.07: reg+log =  98.147446, reg =       -nan, log =  98.147446
[I] [ephysresynthesis]   Less  39.17: reg+log =  98.954971, reg =       -nan, log =  98.954971
[I] [ephysresynthesis]   Less  39.27: reg+log =  99.429985, reg =       -nan, log =  99.429985
[I] [ephysresynthesis]   Less  39.37: reg+log =  99.695992, reg =       -nan, log =  99.695992
[I] [ephysresynthesis]   Less  39.47: reg+log =  99.771996, reg =       -nan, log =  99.771996
[I] [ephysresynthesis]   Less  39.57: reg+log =  99.895493, reg =       -nan, log =  99.895493
[I] [ephysresynthesis]   Less  39.67: reg+log =  99.952499, reg =       -nan, log =  99.952499
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3339 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 14.97um, y = 21.56um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   45        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   25       14   0.1%  99.9%       14   0.1% 100.0%        9   0.1% 100.0%
[I] [ephysresynthesis]   20       26   0.2%  99.8%       44   0.4%  99.9%       43   0.4%  99.9%
[I] [ephysresynthesis]   15       46   0.4%  99.6%       51   0.5%  99.4%       50   0.5%  99.5%
[I] [ephysresynthesis]   10       32   0.3%  99.1%       49   0.5%  99.0%       56   0.5%  99.0%
[I] [ephysresynthesis]    5    10316  98.8%  98.8%    10282  98.5%  98.5%    10282  98.5%  98.5%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 11948 (end points = 41), net adges = 7186, instance edges = 11566
[I] [ephysresynthesis] Initializing own timing graph: tags = 516 (used = 12), vertex events = 22802, vertex event edges = 88580 (unique = 88580, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 1140, SODs = 82 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 36.9732 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 21.982 um, total = 88631.424 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.67 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving timing report to WPO_after_global.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_global.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_global.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =      10526, reg =          0, log =      10526
[I] [ephysresynthesis]   Less  37.07: reg+log =   6.156185, reg =       -nan, log =   6.156185
[I] [ephysresynthesis]   Less  37.17: reg+log =  12.321869, reg =       -nan, log =  12.321869
[I] [ephysresynthesis]   Less  37.27: reg+log =  19.333080, reg =       -nan, log =  19.333080
[I] [ephysresynthesis]   Less  37.37: reg+log =  25.479763, reg =       -nan, log =  25.479763
[I] [ephysresynthesis]   Less  37.47: reg+log =  31.037432, reg =       -nan, log =  31.037432
[I] [ephysresynthesis]   Less  37.57: reg+log =  37.260117, reg =       -nan, log =  37.260117
[I] [ephysresynthesis]   Less  37.67: reg+log =  45.107353, reg =       -nan, log =  45.107353
[I] [ephysresynthesis]   Less  37.77: reg+log =  53.515106, reg =       -nan, log =  53.515106
[I] [ephysresynthesis]   Less  37.87: reg+log =  61.666351, reg =       -nan, log =  61.666351
[I] [ephysresynthesis]   Less  37.97: reg+log =  67.518524, reg =       -nan, log =  67.518524
[I] [ephysresynthesis]   Less  38.07: reg+log =  72.126160, reg =       -nan, log =  72.126160
[I] [ephysresynthesis]   Less  38.17: reg+log =  75.964279, reg =       -nan, log =  75.964279
[I] [ephysresynthesis]   Less  38.27: reg+log =  79.393883, reg =       -nan, log =  79.393883
[I] [ephysresynthesis]   Less  38.37: reg+log =  83.250999, reg =       -nan, log =  83.250999
[I] [ephysresynthesis]   Less  38.47: reg+log =  86.243591, reg =       -nan, log =  86.243591
[I] [ephysresynthesis]   Less  38.57: reg+log =  89.207680, reg =       -nan, log =  89.207680
[I] [ephysresynthesis]   Less  38.67: reg+log =  91.582748, reg =       -nan, log =  91.582748
[I] [ephysresynthesis]   Less  38.77: reg+log =  93.701309, reg =       -nan, log =  93.701309
[I] [ephysresynthesis]   Less  38.87: reg+log =  95.496864, reg =       -nan, log =  95.496864
[I] [ephysresynthesis]   Less  38.97: reg+log =  96.931412, reg =       -nan, log =  96.931412
[I] [ephysresynthesis]   Less  39.07: reg+log =  98.147446, reg =       -nan, log =  98.147446
[I] [ephysresynthesis]   Less  39.17: reg+log =  98.954971, reg =       -nan, log =  98.954971
[I] [ephysresynthesis]   Less  39.27: reg+log =  99.429985, reg =       -nan, log =  99.429985
[I] [ephysresynthesis]   Less  39.37: reg+log =  99.695992, reg =       -nan, log =  99.695992
[I] [ephysresynthesis]   Less  39.47: reg+log =  99.771996, reg =       -nan, log =  99.771996
[I] [ephysresynthesis]   Less  39.57: reg+log =  99.895493, reg =       -nan, log =  99.895493
[I] [ephysresynthesis]   Less  39.67: reg+log =  99.952499, reg =       -nan, log =  99.952499
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3339 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 14.97um, y = 21.56um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   45        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   25       14   0.1%  99.9%       14   0.1% 100.0%        9   0.1% 100.0%
[I] [ephysresynthesis]   20       26   0.2%  99.8%       44   0.4%  99.9%       43   0.4%  99.9%
[I] [ephysresynthesis]   15       46   0.4%  99.6%       51   0.5%  99.4%       50   0.5%  99.5%
[I] [ephysresynthesis]   10       32   0.3%  99.1%       49   0.5%  99.0%       56   0.5%  99.0%
[I] [ephysresynthesis]    5    10316  98.8%  98.8%    10282  98.5%  98.5%    10282  98.5%  98.5%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3339 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 14.97um, y = 21.56um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40       20   0.2% 100.0%       14   0.1% 100.0%        9   0.1% 100.0%
[I] [ephysresynthesis]   20    10420  99.8%  99.8%    10426  99.9%  99.9%    10431  99.9%  99.9%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 11
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 0 rsc types)
[I] [ephysresynthesis] Initializing rtbuf map (0 sites)
[I] [ephysresynthesis] Initializing mnbuf map (0 sites)
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Bram matrix 9 x 14
[I] [ephysresynthesis] Reg file matrix 9 x 14
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 8 rsc types (2 group occ))
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Searching for mux21 modules: MUX21X2CRRVTIY (IY=B?A:D). Selected: MUX21X2CRRVTIY
[I] [ephysresynthesis] Resolving hard region violations: start
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Resolving hard region violations: finish: number = 0, avg = 0, max = 0 ( )
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/global_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving verilog file ar.global_wpo.v
[I] [ephysresynthesis] Saving constraint report to glob_resynth.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to glob_resynth.all_viol.verbose.rpt
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/global_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.global_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.global_resynth.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:50:03 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Global Resynthesis finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Clock Legalization/Optimization)
[I] Use current view (/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/global_resynth) as input for placement
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:50:04 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_1.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_1.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 14955
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Wall time: Fri Mar 15 15:50:14 2019 1552654214
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/global_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 167
[I] [eplacer]   Instances = 2596
[I] [eplacer]   Nets = 4032
[I] [eplacer]   Intrinsic nets = 167, don't touch nets = 168
[I] [eplacer]   Properties/values = 37/5037
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.global_resynth.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:50:28 2019 1552654228
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:50:28 2019 1552654228
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Unfixing cells having property IP_stage = global_resynth: unfixed 0, originally not fixed = 0
[I] [eplacer] No custom procedures registered at stage detail_part_1
[I] [eplacer] Wall time: Fri Mar 15 15:50:28 2019 1552654228
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 15:50:30 2019 1552654230
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 15:50:30 2019 1552654230
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] Optimizing congestion
[I] [eplacer]   target ecell utilization 0.9
[I] [eplacer]   target edff  utilization 0.9
[I] [eplacer]   target wire  utilization 1.0
[I] [eplacer] === Average wire length: 21.982267 um === (h: 9.447316, v: 12.534951) 
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Spreading cells horizontally
[I] [eplacer] Wall time: Fri Mar 15 15:50:31 2019 1552654231
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3339 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 14.97um, y = 21.56um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       20   0.2% 100.0%       14   0.1% 100.0%        9   0.1% 100.0%
[I] [eplacer]   20    10420  99.8%  99.8%    10426  99.9%  99.9%    10431  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 15:50:31 2019 1552654231
[I] [eplacer]   maximal relative vertical wire utilization 0.33
[I] [eplacer]   maximal relative horizontal wire utilization 0.60
[I] [eplacer]   average lut area factor 1 
[I] [eplacer] Wall time: Fri Mar 15 15:50:32 2019 1552654232
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] === Average wire length: 21.982267 um === (h: 9.447316, v: 12.534951) 
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 21.982267 um === (h: 9.447316, v: 12.534951) 
[I] [eplacer] Wall time: Fri Mar 15 15:50:32 2019 1552654232
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Spreading cells vertically
[I] [eplacer] Wall time: Fri Mar 15 15:50:33 2019 1552654233
[I] [eplacer] Number of nets 3339 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 14.97um, y = 21.56um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       20   0.2% 100.0%       14   0.1% 100.0%        9   0.1% 100.0%
[I] [eplacer]   20    10420  99.8%  99.8%    10426  99.9%  99.9%    10431  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 15:50:33 2019 1552654233
[I] [eplacer]   maximal relative vertical wire utilization 0.33
[I] [eplacer]   maximal relative horizontal wire utilization 0.60
[I] [eplacer]   average lut area factor 1 
[I] [eplacer] Wall time: Fri Mar 15 15:50:34 2019 1552654234
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] === Average wire length: 21.982267 um === (h: 9.447316, v: 12.534951) 
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 21.982267 um === (h: 9.447316, v: 12.534951) 
[I] [eplacer] Wall time: Fri Mar 15 15:50:34 2019 1552654234
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Started density fix, logic utilization 1.00, edff utilization 1.00.
[I] [eplacer]   Init emotif target grid 18 x 72
[I] [eplacer]   Initialized 3888 target regions
[I] [eplacer]   Initialized 61 cell regions
[I] [eplacer]   Started global assignment
[I] [eplacer]     Initialized 61 objects, 3888 targets
[I] [eplacer]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I] [eplacer]     Target grid window size (6 12), object grid window size (4 8)
[I] [eplacer]     Initialized assignment 2048 targets 2048 objects
[I] [eplacer]   Initial assignment penalty 192930, objects 6 targets 66
[I] [eplacer]   Final assignment penalty 5, displacement average 0.09, max 18.03
[I] [eplacer]   Assigning cells to sites with sorter.
[I] [eplacer]   Displacement average 2.93, dx 2.33, dy 0.91, max 21.10
[I] [eplacer] Setting current relative cell sizes
[I] [eplacer]   average lut area factor 1 
[I] [eplacer] === Average wire length: 23.862424 um === (h: 10.676027, v: 13.186397) 
[I] [eplacer] SPREADING_RUNTIME 4 seconds
[I] [eplacer] Wall time: Fri Mar 15 15:50:34 2019 1552654234
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Temporary removed property don't touch of 168 nets
[I] [eplacer] Total number of rtaps in the netlist after merge 0
[I] [eplacer] Restored property don't touch of 168 nets
[I] [eplacer] Wall time: Fri Mar 15 15:50:34 2019 1552654234
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length (spreading): 23.862424 um === (h: 10.676027, v: 13.186397) 
[I] [eplacer] Wall time: Fri Mar 15 15:50:34 2019 1552654234
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 23.862424 um === (h: 10.676027, v: 13.186397) 
[I] [eplacer] Wall time: Fri Mar 15 15:50:34 2019 1552654234
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Assigning weight 10.00 on clock nets
[I] [eplacer] Assigned weight to 0 clock nets
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Clock Floorplanning ..
[W] [eplacer] No (clock) domain detected
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] ACP_RUNTIME 0 seconds
[I] [eplacer] === Average wire length: 23.862424 um === (h: 10.676027, v: 13.186397) 
[I] [eplacer] Saving sdc file ar.for_clock_legalization.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_clock_legalization/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_clock_legalization/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Making clock legalization
[I] [eplacer]   Creating emotif lattice
[I] [eplacer]     Lattice size is 16 x 72 emotifs
[I] [eplacer]   Clock plane initialization
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer]     Found 60 clock planes, 60 planes can be used
[I] [eplacer]     Found 0 clock domains
[I] [eplacer]   Analyzing fixed instances
[I] [eplacer]     No fixed edffs, latches, or rtaps in the design
[I] [eplacer]   Preparing placement regions
[I] [eplacer]     Found 2 placement regions
[I] [eplacer]   Looking for edffs, latches, and rtaps
[I] [eplacer]     Nothing to legalize
[I] [eplacer]   Clock plane assignment
[I] [eplacer]     Nothing to assign
[I] [eplacer]   Run time: 0.11 sec
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] CLOCK_LEGALIZATION_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Optimizing placement
[I] [eplacer] Utilization:  0.9 / 0.9
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 23.862424 um === (h: 10.676027, v: 13.186397) 
[I] [eplacer] Wall time: Fri Mar 15 15:50:35 2019 1552654235
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer]  Start popt optimization: timing 1 timing history 0.5 timing effort 1 
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Reading plibrary file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/polynomial_libs/gp/0v807ssn40c.plib
[I] [eplacer] Initialize standalone timing engine from netlist, reduce graph = 1
[I] [eplacer] Initializing DelayEngine in fast annotation mode
[I] [eplacer] Timing graph statistics: nodes - 11012, edges - 16816
[I] [eplacer] Total 288 vertices marked as starting, 41 vertices marked as ending
[I] [eplacer] Number of starting/ending with edges: 159/0
[I] [eplacer] Total 1 initially fixed edges.
[I] [eplacer] Initial slack (with zero net delays) is 3.78742e-08
[I] [eplacer] Initial number of edges: 7185, target slack is 0
[I] [eplacer] Total number of edges: 7185, number of violated edges: 0, new slack: 3.78742e-08
[I] [eplacer] Initial netlist slack: 3.78742e-08
[I] [eplacer] Iteration #1
[I] [eplacer] Annotating admissible delays level by level.
[I] [eplacer] Total number of levels in the netlist - 50
[I] [eplacer] Total num of edges: 0, num of violated edges: 7185, admissible worst slack: 1e+30
[I] [eplacer] Total 0 edges returned back to the pool
[I] [eplacer] Making final admissible delays correction (version 2).
[I] [eplacer] Admissible delay calculation completed in 0 seconds.
[I] [eplacer] Final netlist slack: 0
[I] [eplacer] Started delay approximation for edges.
[I] [eplacer] Delay approximation for edges is done.
[I] [eplacer] Start dumping DelayEngine timing graph into generic representation
[I] [eplacer] Dumping timing graph in reduced form according to the flag specified
[I] [eplacer] Done DelayEngine timing graph dump
[I] [eplacer] Number of top-levels: 167, max top-level index: 166
[I] [eplacer] Graph has 51 levels
[I] [eplacer] Standalone timing graph initialization done, it has 3868 vertices, 9672 edges and 2596 instances
[I] [eplacer] Start placement grid initialization with divs 1/1...
[I] [eplacer] Legal clocks mode: 1
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer] Initializing regions move flags. Number of place groups: 2
[I] [eplacer] Grid structure has been created, dimension is 18x72
[I] [eplacer] Start netlist construction...
[I] [eplacer] Max number of simple clock in the netlist - 1
[I] [eplacer] Soft region constraints are not created (according to option)
[I] [eplacer] Netlist construction is done. Number of nodes: 2594, number of nets: 7874
[I] [eplacer] <00:00:33> POPT optimization is started
[I] [eplacer] Parallelization mode: procnum = 1, threadnum = 4
[I] [eplacer] Number of available launcher resources: 1
[I] [eplacer] AWL on RDB - 23862/23671
[I] [eplacer] Netlist of main process:
[I] [eplacer] Netlist contains 2594 nodes, 7874 nets, 0 edges and 1 clocks
	netsByNode size - 19427, edgesByNode size - 0, nodesByNet size - 19427
[I] [eplacer] Grid of main process:
[I] [eplacer] Grid has 18x72 dimensions, contains 15 uniq move flags, 1656 constraints and 2 clock planes
[I] [eplacer] BEFORE OPTIMIZATION: awl - 17.9901
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.983/0.887 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Packing overflow is not violated, no need to fix.
[I] [eplacer] AFTER OPTIMIZATON ITER 0: awl - 15.1215
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.000/0.915 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 23862/23671
[I] [eplacer] Timing update 0 (standalone) reports: (wns -1.19461 ns, tns -10.8103 ns)
[I] [eplacer] 		 optimizable: (wns -1.19461 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 1: awl - 14.7016
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.996/0.930 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 23862/23671
[I] [eplacer] Timing update 1 (standalone) reports: (wns -1.17741 ns, tns -10.6089 ns)
[I] [eplacer] 		 optimizable: (wns -1.17741 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 2: awl - 14.4422
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.996/0.923 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 23862/23671
[I] [eplacer] Timing update 2 (standalone) reports: (wns -1.12482 ns, tns -9.77905 ns)
[I] [eplacer] 		 optimizable: (wns -1.12482 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 3: awl - 14.4195
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.996/0.930 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 23862/23671
[I] [eplacer] Timing update 3 (standalone) reports: (wns -1.12482 ns, tns -9.73042 ns)
[I] [eplacer] 		 optimizable: (wns -1.12482 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 4: awl - 14.4662
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.998/0.915 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 23862/23671
[I] [eplacer] Timing update 4 (standalone) reports: (wns -1.12482 ns, tns -9.54336 ns)
[I] [eplacer] 		 optimizable: (wns -1.12482 ns)
[I] [eplacer] Spread nodes continuously (with assignment)...
[I] [eplacer] Initializing transformation matrix, number of nodes in the netlist - 2594
[I] [eplacer] Transformation matrix init done
[I] [eplacer] BEFORE ASSIGNMENT (with fixed cell real positions): awl - 14.4662
[I] [eplacer] Number of assignment iterations - 10
[I] [eplacer] ALPHA = 0
[I] [eplacer] AFTER CHAOS: awl - 14.5142
[I] [eplacer] Quadrisector set to QUADRISECTOR_FAST
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.4921
[I] [eplacer] ALPHA = 0.1
[I] [eplacer] AFTER CHAOS: awl - 14.6057
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.1619
[I] [eplacer] ALPHA = 0.2
[I] [eplacer] AFTER CHAOS: awl - 14.7609
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.9841
[I] [eplacer] ALPHA = 0.3
[I] [eplacer] AFTER CHAOS: awl - 15.072
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.0094
[I] [eplacer] ALPHA = 0.4
[I] [eplacer] AFTER CHAOS: awl - 15.4341
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 20.1729
[I] [eplacer] ALPHA = 0.5
[I] [eplacer] AFTER CHAOS: awl - 15.8775
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.8647
[I] [eplacer] ALPHA = 0.6
[I] [eplacer] AFTER CHAOS: awl - 16.1979
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.4722
[I] [eplacer] ALPHA = 0.7
[I] [eplacer] AFTER CHAOS: awl - 16.6701
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.2505
[I] [eplacer] ALPHA = 0.8
[I] [eplacer] AFTER CHAOS: awl - 17.2845
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.3635
[I] [eplacer] ALPHA = 0.9
[I] [eplacer] AFTER CHAOS: awl - 18.1057
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.4184
[I] [eplacer] ALPHA = 1
[I] [eplacer] AFTER CHAOS: awl - 19.417
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.5689
[I] [eplacer] Continuous spreading (with assignment) is done.
[I] [eplacer] AFTER SPREADING: awl - 19.5689
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] Start placement grid initialization with divs 2/2...
[I] [eplacer] Legal clocks mode: 1
[I] [eplacer] Initializing regions move flags. Number of place groups: 2
[I] [eplacer] Grid structure has been created, dimension is 36x144
[I] [eplacer] Switching from grid of size (18x72) to grid (36x144)
[I] [eplacer] AFTER SWITCHING TO NEW GRID: awl - 20.5268
[I] [eplacer] Netlist of main process:
[I] [eplacer] Netlist contains 2594 nodes, 7874 nets, 0 edges and 1 clocks
	netsByNode size - 19427, edgesByNode size - 0, nodesByNet size - 19427
[I] [eplacer] Grid of main process:
[I] [eplacer] Grid has 36x144 dimensions, contains 18 uniq move flags, 1656 constraints and 2 clock planes
[I] [eplacer] BEFORE OPTIMIZATION: awl - 20.5268
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.860/1.667 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000732003/0.000258537 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 57/8 edff = 0/0
[I] [eplacer] Start packing overflow fixing iterations...
[I] [eplacer] AFTER PACKING FIX ITER: awl - 19.952
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.239/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000264049/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 59/0 edff = 0/0
[I] [eplacer] AFTER PACKING FIX ITER: awl - 19.952
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.239/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000264049/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 59/0 edff = 0/0
[I] [eplacer] Packing overflow fix done
[I] [eplacer] AFTER OPTIMIZATON ITER 0: awl - 18.7798
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.145/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 9.38006e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 58/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19772/19568
[I] [eplacer] Timing update 5 (standalone) reports: (wns -1.12817 ns, tns -9.57641 ns)
[I] [eplacer] 		 optimizable: (wns -1.12817 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 1: awl - 18.6735
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.139/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 8.40093e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 59/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19772/19568
[I] [eplacer] Timing update 6 (standalone) reports: (wns -1.12844 ns, tns -9.39704 ns)
[I] [eplacer] 		 optimizable: (wns -1.12844 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 2: awl - 18.6616
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.131/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 8.15704e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 59/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19772/19568
[I] [eplacer] Timing update 7 (standalone) reports: (wns -1.12844 ns, tns -9.39678 ns)
[I] [eplacer] 		 optimizable: (wns -1.12844 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 3: awl - 18.6116
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.131/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 8.15704e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 59/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19772/19568
[I] [eplacer] Timing update 8 (standalone) reports: (wns -1.12844 ns, tns -9.38377 ns)
[I] [eplacer] 		 optimizable: (wns -1.12844 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 4: awl - 18.5827
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.131/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 8.06316e-05/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 57/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19772/19568
[I] [eplacer] Spread nodes continuously (with assignment)...
[I] [eplacer] BEFORE ASSIGNMENT (with fixed cell real positions): awl - 18.5827
[I] [eplacer] Number of assignment iterations - 10
[I] [eplacer] ALPHA = 0
[I] [eplacer] AFTER CHAOS: awl - 16.7075
[I] [eplacer] Quadrisector set to QUADRISECTOR_HIER
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 23.9125
[I] [eplacer] ALPHA = 0.1
[I] [eplacer] AFTER CHAOS: awl - 17.1517
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 23.4786
[I] [eplacer] ALPHA = 0.2
[I] [eplacer] AFTER CHAOS: awl - 17.3774
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 23.2743
[I] [eplacer] ALPHA = 0.3
[I] [eplacer] AFTER CHAOS: awl - 17.6241
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 23.2838
[I] [eplacer] ALPHA = 0.4
[I] [eplacer] AFTER CHAOS: awl - 17.8876
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 23.1003
[I] [eplacer] ALPHA = 0.5
[I] [eplacer] AFTER CHAOS: awl - 18.2008
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.9156
[I] [eplacer] ALPHA = 0.6
[I] [eplacer] AFTER CHAOS: awl - 18.5915
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.8211
[I] [eplacer] ALPHA = 0.7
[I] [eplacer] AFTER CHAOS: awl - 19.0691
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.7269
[I] [eplacer] ALPHA = 0.8
[I] [eplacer] AFTER CHAOS: awl - 19.7409
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.5707
[I] [eplacer] ALPHA = 0.9
[I] [eplacer] AFTER CHAOS: awl - 20.7893
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.5077
[I] [eplacer] ALPHA = 1
[I] [eplacer] AFTER CHAOS: awl - 22.5077
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.5077
[I] [eplacer] Continuous spreading (with assignment) is done.
[I] [eplacer] AFTER SPREADING: awl - 22.5077
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] Adjusting edff placement to be in columns...
[I] [eplacer] Done edff placement adjustement, number of adjusted flops - 0
[I] [eplacer] AWL on RDB - 22702/22507
[I] [eplacer] <00:00:03> POPT optimization is finished
[I] [eplacer] ================================================================================
[I] [eplacer] Program Timing Report 
[I] [eplacer] POPT initialization                  took      1 sec and  25 percent of watches live time
[I] [eplacer] POPT optimization (fine grid)        took      2 sec and  50 percent of watches live time
[I] [eplacer] POPT optimization (full grid)        took      1 sec and  25 percent of watches live time
[I] [eplacer] Watcher Live Time                    took      4 sec and 100 percent of watches live time
[I] [eplacer] ================================================================================
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Wall time: Fri Mar 15 15:50:40 2019 1552654240
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 22.702266 um === (h: 9.850115, v: 12.852151) 
[I] [eplacer] POPT_DP1_RUNTIME 5 seconds
[I] [eplacer] Legalizing register locations
[I] [eplacer] Wall time: Fri Mar 15 15:50:40 2019 1552654240
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Unfixing cells having property IP_stage = legalize_registers: unfixed 0, originally not fixed = 0
[I] [eplacer] Saving snapshot ../snapshots/ar/legalize_registers/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/legalize_registers/dn_clone_guide.tcl
[I] [eplacer] Saving sdc file ar.legalize_registers.sdc
[I] [eplacer] Wall time: Fri Mar 15 15:50:40 2019 1552654240
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Worst Slack:   36.97 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =      10526, reg =          0, log =      10526
[I] [eplacer]   Less  37.07: reg+log =   5.557667, reg =       -nan, log =   5.557667
[I] [eplacer]   Less  37.17: reg+log =  11.096333, reg =       -nan, log =  11.096333
[I] [eplacer]   Less  37.27: reg+log =  17.452024, reg =       -nan, log =  17.452024
[I] [eplacer]   Less  37.37: reg+log =  24.083223, reg =       -nan, log =  24.083223
[I] [eplacer]   Less  37.47: reg+log =  30.818924, reg =       -nan, log =  30.818924
[I] [eplacer]   Less  37.57: reg+log =  37.174614, reg =       -nan, log =  37.174614
[I] [eplacer]   Less  37.67: reg+log =  44.983849, reg =       -nan, log =  44.983849
[I] [eplacer]   Less  37.77: reg+log =  53.999622, reg =       -nan, log =  53.999622
[I] [eplacer]   Less  37.87: reg+log =  61.789852, reg =       -nan, log =  61.789852
[I] [eplacer]   Less  37.97: reg+log =  68.544556, reg =       -nan, log =  68.544556
[I] [eplacer]   Less  38.07: reg+log =  73.646210, reg =       -nan, log =  73.646210
[I] [eplacer]   Less  38.17: reg+log =  77.370323, reg =       -nan, log =  77.370323
[I] [eplacer]   Less  38.27: reg+log =  80.818924, reg =       -nan, log =  80.818924
[I] [eplacer]   Less  38.37: reg+log =  83.935013, reg =       -nan, log =  83.935013
[I] [eplacer]   Less  38.47: reg+log =  86.861107, reg =       -nan, log =  86.861107
[I] [eplacer]   Less  38.57: reg+log =  89.692192, reg =       -nan, log =  89.692192
[I] [eplacer]   Less  38.67: reg+log =  92.124268, reg =       -nan, log =  92.124268
[I] [eplacer]   Less  38.77: reg+log =  93.881813, reg =       -nan, log =  93.881813
[I] [eplacer]   Less  38.87: reg+log =  95.544365, reg =       -nan, log =  95.544365
[I] [eplacer]   Less  38.97: reg+log =  97.054909, reg =       -nan, log =  97.054909
[I] [eplacer]   Less  39.07: reg+log =  98.223450, reg =       -nan, log =  98.223450
[I] [eplacer]   Less  39.17: reg+log =  98.954971, reg =       -nan, log =  98.954971
[I] [eplacer]   Less  39.27: reg+log =  99.458488, reg =       -nan, log =  99.458488
[I] [eplacer]   Less  39.37: reg+log =  99.676987, reg =       -nan, log =  99.676987
[I] [eplacer]   Less  39.47: reg+log =  99.848000, reg =       -nan, log =  99.848000
[I] [eplacer]   Less  39.57: reg+log =  99.895493, reg =       -nan, log =  99.895493
[I] [eplacer]   Less  39.67: reg+log =  99.971497, reg =       -nan, log =  99.971497
[I] [eplacer] ******************************
[I] [eplacer] Wall time: Fri Mar 15 15:50:41 2019 1552654241
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:50:41 2019 1552654241
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Updating clock regions on planes
[I] [eplacer] Wall time: Fri Mar 15 15:50:41 2019 1552654241
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] N3XS clock insertion
[I] [eplacer] Temporary removed property don't touch of 168 nets
[I] [eplacer] Restored property don't touch of 168 nets
[I] [eplacer] CLOCK_INSERTION_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 15:50:41 2019 1552654241
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Temporary removed property don't touch of 168 nets
[I] [eplacer] Starting stamping clk tree into netlist
[I] [eplacer] Device core size (in units of supermotifs) is (8,9), 60 planes, left HSF is present, right HSF is present
[I] [eplacer] Routing entry paths
[I] [eplacer] Nodes: 16200, edges: 59400, nets: 0, balancing groups: 0
[I] [eplacer]  numIn 5400
[I] [eplacer] 
	Iteration: 0
[I] [eplacer] Iteration: 0 Number of overflowed edges 0
[I] [eplacer] Iteration: 0 Number of overflowed nodes 0
[I] [eplacer] Iteration: 0 Routed Nets 0 Not Routed Nets 0
[I] [eplacer]  Total length 0
[I] [eplacer]  Total short edge 0 
[I] [eplacer] rerouteForTargetLength: Number of overflowed edges 0
[I] [eplacer] rerouteForTargetLength: Number of overflowed nodes 0
[I] [eplacer]  Final number of overflowed edges 0
[I] [eplacer]  Final number of unrouted nets 0
[I] [eplacer] Stamping entry paths
[I] [eplacer] Inserting decoupling chains to MGIO-fed clock forest
[I] [eplacer] Configuring clock polarities at leaves
[I] [eplacer] Stamping TEST clock
[I] [eplacer] Stamping EDT clock
[I] [eplacer] Restored property don't touch of 168 nets
[I] [eplacer] N3XS clock insertion Part 2
[I] [eplacer] Temporary removed property don't touch of 486 nets
[I] [eplacer] Cloning of the peripheral clock sources
[I] [eplacer] Cloning of the estrbmuxes
[I] [eplacer] Restored property don't touch of 486 nets
[I] [eplacer] CLOCK_STAMPER_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 15:50:41 2019 1552654241
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 35.389675 um === (h: 12.620915, v: 22.768761) 
[I] [eplacer] Wall time: Fri Mar 15 15:50:41 2019 1552654241
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:50:41 2019 1552654241
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Saving sdc file ar.before_periph_clock_balance.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/before_periph_clock_balance/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/before_periph_clock_balance/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 15:50:41 2019 1552654241
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] High speed clock balancing session "eplacer_main" is started
[I] [eplacer]   Preparing the high speed fabric regions
[I] [eplacer]     Left high speed fabric region
[I] [eplacer]     Right high speed fabric region
[I] [eplacer]   Balancing high speed fabric nets
[I] [eplacer]     Nothing to balance
[I] [eplacer] High speed clock balancing session "eplacer_main" is finished
[I] [eplacer] Wall time: Fri Mar 15 15:50:42 2019 1552654242
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] HS_BALANCING_RUNTIME 1 seconds
[I] [eplacer] Pruning clock forest
[I] [eplacer] 	Initial number of eclkinvs: 0, removed: 0, ratio: -nan%
[I] [eplacer] Wall time: Fri Mar 15 15:50:42 2019 1552654242
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Assigning global buffers on tracks.
[I] [eplacer]   Loading smotif fast track positions file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/smotif_fast_track.txt
[I] [eplacer]   Initializing global router: step (12 96), top net step (1 1), big threshold=800.0, iters=1, node grid (8 9).
[I] [eplacer]   Number of nets 0 
[I] [eplacer]   Max congestion 0.00
[I] [eplacer]   0 nets will be assigned
[I] [eplacer]   Assigned vertical tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Assigned horizontal tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Inserted 0 buffers for 0 top nets
[I] [eplacer] global_buffers = 0
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=3, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Target capacity 400, clock nets target capacity 120, pin capacity 30
[I] [eplacer] Number of nets 0 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Started clock buffering.
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.000000
[I] [eplacer] 
[I] [eplacer] Top nets 0.
[I] [eplacer] Buffered 0 clock nets, inserted 0 buffers, inverted 0 drivers
[I] [eplacer] local_buffers = 0
[I] [eplacer] Wall time: Fri Mar 15 15:50:42 2019 1552654242
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] CLOCK_BUFFERING_RUNTIME 0 seconds
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:50:42 2019 1552654242
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 35.389000 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 9 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 87 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 788
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 788
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 38
[I] [eplacer]     Used hecells 2411, 1.36%
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 9
[I] [eplacer]     Used hecells 2510
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 5
[I] [eplacer]     Displacement max = 9.43 um, avg = 0.12 um
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 0 efa LUTs to hecell LUTs
[I] [eplacer]   Packing is legal for 2594 instances
[I] [eplacer] Average wire length: 36.762001 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 15:50:43 2019 1552654243
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] PACKING_DP1_RUNTIME 1 seconds
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Worst Slack:   36.91 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =      10526, reg =          0, log =      10526
[I] [eplacer]   Less  37.01: reg+log =   5.852176, reg =       -nan, log =   5.852176
[I] [eplacer]   Less  37.11: reg+log =  11.618849, reg =       -nan, log =  11.618849
[I] [eplacer]   Less  37.21: reg+log =  17.594528, reg =       -nan, log =  17.594528
[I] [eplacer]   Less  37.31: reg+log =  23.864716, reg =       -nan, log =  23.864716
[I] [eplacer]   Less  37.41: reg+log =  30.334410, reg =       -nan, log =  30.334410
[I] [eplacer]   Less  37.51: reg+log =  36.291088, reg =       -nan, log =  36.291088
[I] [eplacer]   Less  37.61: reg+log =  43.748814, reg =       -nan, log =  43.748814
[I] [eplacer]   Less  37.71: reg+log =  52.337067, reg =       -nan, log =  52.337067
[I] [eplacer]   Less  37.81: reg+log =  60.241306, reg =       -nan, log =  60.241306
[I] [eplacer]   Less  37.91: reg+log =  67.034012, reg =       -nan, log =  67.034012
[I] [eplacer]   Less  38.01: reg+log =  72.297165, reg =       -nan, log =  72.297165
[I] [eplacer]   Less  38.11: reg+log =  76.106781, reg =       -nan, log =  76.106781
[I] [eplacer]   Less  38.21: reg+log =  79.564888, reg =       -nan, log =  79.564888
[I] [eplacer]   Less  38.31: reg+log =  82.889984, reg =       -nan, log =  82.889984
[I] [eplacer]   Less  38.41: reg+log =  85.930077, reg =       -nan, log =  85.930077
[I] [eplacer]   Less  38.51: reg+log =  88.561653, reg =       -nan, log =  88.561653
[I] [eplacer]   Less  38.61: reg+log =  91.354736, reg =       -nan, log =  91.354736
[I] [eplacer]   Less  38.71: reg+log =  93.444801, reg =       -nan, log =  93.444801
[I] [eplacer]   Less  38.81: reg+log =  95.116852, reg =       -nan, log =  95.116852
[I] [eplacer]   Less  38.91: reg+log =  96.617905, reg =       -nan, log =  96.617905
[I] [eplacer]   Less  39.01: reg+log =  97.890938, reg =       -nan, log =  97.890938
[I] [eplacer]   Less  39.11: reg+log =  98.736465, reg =       -nan, log =  98.736465
[I] [eplacer]   Less  39.21: reg+log =  99.268478, reg =       -nan, log =  99.268478
[I] [eplacer]   Less  39.31: reg+log =  99.515488, reg =       -nan, log =  99.515488
[I] [eplacer]   Less  39.41: reg+log =  99.752991, reg =       -nan, log =  99.752991
[I] [eplacer]   Less  39.51: reg+log =  99.857498, reg =       -nan, log =  99.857498
[I] [eplacer]   Less  39.61: reg+log =  99.952499, reg =       -nan, log =  99.952499
[I] [eplacer]   Less  39.71: reg+log =  99.971497, reg =       -nan, log =  99.971497
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_part_1_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_1_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_1_all_violators_verbose.rpt
[I] [eplacer] Wall time: Fri Mar 15 15:50:44 2019 1552654244
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] === Average wire length (detail 1): 36.762305 um === (h: 13.888859, v: 22.873446) 
[I] [eplacer] === Total wire length (detail 1): 131498.765246 um, signal net count 3577 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_part_1_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3339 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 15.58um, y = 21.71um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       30   0.3% 100.0%       20   0.2% 100.0%       22   0.2% 100.0%
[I] [eplacer]   20    10410  99.7%  99.7%    10420  99.8%  99.8%    10418  99.8%  99.8%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 15:50:44 2019 1552654244
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Saving sdc file ar.eplacer_detail_part_1.sdc
[I] [eplacer] Saving verilog file ar.detail_placer_1.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement_part_1/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement_part_1/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 15:50:44 2019 1552654244
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Dumping defparams to ar.eplacer_detail_part_1.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 15:50:45 2019 1552654245
[I] [eplacer] Memory used: 1.29 Gb
[R] [eplacer] Runtime distribution
	
	---------------------------------------------------------------------------------------
	           algo name              |  time sec  |  % of total  |  user time  |  sys time
	---------------------------------------------------------------------------------------
	 Total Live Time                  |  30.6      |  100         |  38.9       |  1.9     
	Assign global buffers             |  0.1       |  0.5         |  0.4        |  0       
	Close design                      |  0.5       |  1.8         |  0.4        |  0.1     
	Legalize Clocks                   |  0.1       |  0.3         |  0          |  0       
	Legalize Global Clocks(RDB-RUBY)  |  0         |  0.2         |  0          |  0       
	Legalize Registers                |  0.1       |  0.3         |  0.1        |  0       
	POPT                              |  5.3       |  17.3        |  12.4       |  0.8     
	Packing                           |  1.4       |  4.6         |  2.9        |  0       
	Placement reinit                  |  0.5       |  1.8         |  0.5        |  0       
	RDB load                          |  13.6      |  44.7        |  12.4       |  0.4     
	RDB save                          |  0.5       |  1.6         |  0.6        |  0.1     
	Report slacks                     |  0.4       |  1.4         |  0.8        |  0       
	Spread Cells                      |  3.5       |  11.7        |  3.6        |  0       
	Start hsi session                 |  0.4       |  1.5         |  0.4        |  0       
	Timing fast mode                  |  0.3       |  1.2         |  0.3        |  0       
	load design                       |  14.3      |  46.9        |  13.1       |  0.4     
	---------------------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 15:50:45 2019 1552654245
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:38
[I] [eplacer]  System time:   0:00:01
[I] [eplacer]   Total time:   0:00:39
[I] [eplacer] Elapsed time:   0:00:41
[I] [eplacer] eplacer finished at Fri Mar 15 15:50:45 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Clock Legalization/Optimization) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Pre-buffering Resynthesis)
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:50:45 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/prebuf_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/prebuf_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] Detected changes in option list. Raising events.
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/detail_placement_part_1/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 167
[I] [ephysresynthesis]   Instances = 3481
[I] [ephysresynthesis]   Nets = 4350
[I] [ephysresynthesis]   Intrinsic nets = 257, don't touch nets = 486
[I] [ephysresynthesis]   Properties/values = 50/5650
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_detail_part_1.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] <00:00:14> Running DFT insertion (N3XS version)
[I] [ephysresynthesis] Initializing modules from library (n3xs version)...
[I] [ephysresynthesis] local clock nor : NR2X2CRRVTZ
[I] [ephysresynthesis] local clock and : AND3X2CRRVTIZ
[I] [ephysresynthesis] local clock andor : AO31X2CRRVTIZ
[I] [ephysresynthesis] clkgate mux : MUX21X2CRRVTIY
[I] [ephysresynthesis] and cell : AND2X1X2CRRVTIZ
[I] [ephysresynthesis] or cell : OR2X1X2CRRVTIZ
[I] [ephysresynthesis] nand cell : ND2X2CRRVTZ
[I] [ephysresynthesis] inv cell : INVX2CRRVTZ
[I] [ephysresynthesis] observation flop : edff
[I] [ephysresynthesis] reset disabling flop : edff
[I] [ephysresynthesis] capture enabling flop : edff
[I] [ephysresynthesis] pos clkgenloc as gate : eclkgenloc_dis1
[I] [ephysresynthesis] neg clkgenloc as gate : eclkgenloc_dis0
[I] [ephysresynthesis] occ clock inv : eclkinv_on
[I] [ephysresynthesis] occ clock inv (ver B) : eclkinv1b_on
[I] [ephysresynthesis] clk bbuf (as buf) : ebbuf_buf
[I] [ephysresynthesis] clk bbuf (as inv) : ebbuf_inv
[I] [ephysresynthesis] logical rtap : edff_rtap
[I] [ephysresynthesis] <00:00:00> Building DFF map...
[I] [ephysresynthesis] Total number of core dffs: 0
[I] [ephysresynthesis] Total number of emotifs with clocks enabled: 0
[I] [ephysresynthesis] Total number of dff sites for DFT: horizontal - 77040, vertical - 0
[I] [ephysresynthesis] Number of rtaps in the netlist: 0
[I] [ephysresynthesis] Bram placement map device info: (1066289, 128240), (209532, 321000)
[I] [ephysresynthesis] <00:00:00> Building BRAM place map...
[I] [ephysresynthesis] Total number of brams: 0
[I] [ephysresynthesis] <00:00:00> BRAM place map build finished.
[I] [ephysresynthesis] <00:00:00> Extracting clkinv/clkgenloc/clkmux placement info from device...
[I] [ephysresynthesis] <00:00:00> Done clkinv/clkgenloc/clkmux extraction. Number of invs: 234, Number of genlocs: 0, number of clkmuxes: 0
[I] [ephysresynthesis] Number of test clock sources in the netlist: 144
[I] [ephysresynthesis] Loading data from hier device...
[I] [ephysresynthesis] MGIO: Q0N M16GP_GF28HPP_04_GF M16GP_GF28HPP_04_GF 61
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne2 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne2 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO DFT: DFTR/tmgdf3 mgio_dft mgio_dft 0
[I] [ephysresynthesis] MGIO DFT: DFTR/bmgdf3 mgio_dft mgio_dft 0
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne5 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne5 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne6 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne6 mgio_ne mgio_ne 0
[I] [ephysresynthesis] Number of MGIO-related sites loaded from device:
[I] [ephysresynthesis] MGIO: 1
[I] [ephysresynthesis] MGIO NE: 6
[I] [ephysresynthesis] MGIO DFT: 2
[I] [ephysresynthesis] Number of MGIO-related instances loaded from device:
[I] [ephysresynthesis] MGIO: 1
[I] [ephysresynthesis] MGIO NE: 0
[I] [ephysresynthesis] MGIO DFT: 0
[I] [ephysresynthesis] Default MGIO module: M16GP_GF28HPP_04_GF
[I] [ephysresynthesis] <00:00:01> Processing clocks...
[I] [ephysresynthesis] Total number of clock domains is 0
[I] [ephysresynthesis] Analyzing eiomotif local domains...
[I] [ephysresynthesis] Total number of input cone dff paths is 0
[I] [ephysresynthesis] Intercepting input paths of eiomotif local domains...
[I] [ephysresynthesis] <00:00:00> Processing sets/resets...
[I] [ephysresynthesis] Total number of reset domains is 0
[I] [ephysresynthesis] Total number of set domains is 0
[I] [ephysresynthesis] <00:00:00> Processing tied-off sets
[I] [ephysresynthesis] <00:00:00> Done tied-off sets interception, total 0 interception points added for 0 receivers
[I] [ephysresynthesis] <00:00:00> Processing tied-off resets
[I] [ephysresynthesis] <00:00:00> Done tied-off resets interception, total 0 interception points added for 0 receivers
[I] [ephysresynthesis] <00:00:00> Processing net forcing pins (region-based version)...
[I] [ephysresynthesis] Grid parameters: multiplier - 3, regions sizes - 744435 x 324060
[I] [ephysresynthesis] <00:00:00> Processing dcdls...
[I] [ephysresynthesis] Total number of dff enable domains, controlling DCDLs, is 0
[I] [ephysresynthesis] Total number of undriven dff enables, controlling DCDLs, is 0
[I] [ephysresynthesis] <00:00:00> Processing dff enables...
[I] [ephysresynthesis] Total number of enable domains is 0
[I] [ephysresynthesis] <00:00:00> Processing clocks requiring OCC insertion...
[I] [ephysresynthesis] Total number of OCC clock domains is 0
[I] [ephysresynthesis] <00:00:00> Done.
[I] [ephysresynthesis] <00:00:00> Processing bram/regfile pulse pins...
[I] [ephysresynthesis] <00:00:00> Done. Number of intercepted pulse pins: 0
[I] [ephysresynthesis] <00:00:00> Processing MGIO connections...
[I] [ephysresynthesis] NE/DFT sites related to mgio site Q0N:
[I] [ephysresynthesis] NE: DFTR/tmgne2
[I] [ephysresynthesis] NE: DFTR/tmgne5
[I] [ephysresynthesis] NE: DFTR/tmgne6
[I] [ephysresynthesis] DFT: DFTR/tmgdf3
[I] [ephysresynthesis] Making connection for item 'RXTERMEN NE/0/O_NE_CNTL[6] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'RCALIN[4] NE/0/O_NE_CNTL[8] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[3] NE/0/O_NE_CNTL[9] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[2] NE/0/O_NE_CNTL[10] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[1] NE/0/O_NE_CNTL[11] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[0] NE/0/O_NE_CNTL[12] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'TXRESET0 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET1 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET2 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET3 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET0 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET1 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET2 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET3 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET0 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET1 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET2 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET3 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'REFCLKTERMEN NE/1/O_NE_CNTL[0] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'FASTRESTOREEN NE/1/O_NE_CNTL[2] NE/1/O_NE_CNTL[1]'
[I] [ephysresynthesis] Making connection for item 'PLLEN NE/1/O_NE_CNTL[3] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'SBRESET NE/1/O_NE_CNTL[5] NE/1/O_NE_CNTL[4]'
[I] [ephysresynthesis] Making connection for item 'REGWREQ NE/1/O_NE_CNTL[6] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'REGRREQ NE/1/O_NE_CNTL[7] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'REGRSTN NE/1/O_NE_CNTL[9] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'ENL NE/1/O_NE_CNTL[10] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'ENR NE/1/O_NE_CNTL[11] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'AREFENABLE NE/1/O_NE_CNTL[13] NE/1/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'IDDQ NE/1/O_NE_CNTL[15] NE/1/O_NE_CNTL[14]'
[I] [ephysresynthesis]   Do not connect mgio pin Q0N_unused/IDDQ - mgio is unused
[I] [ephysresynthesis] Fixing connection buses for verilog output...
[I] [ephysresynthesis] Done.
[I] [ephysresynthesis] Reporting DFT MGIO connections to ../reports/dft/ar.mgio_ne_conn
[I] [ephysresynthesis] <00:00:00> Done MGIO connections interception.
[I] [ephysresynthesis] Intercepting MGIO reg clk clocks...
[I] [ephysresynthesis] Intercepting pin Q0N_unused/REGCLK
[I] [ephysresynthesis] Pin Q0N_unused/REGCLK is unconnected (or tied-off), use special interception for it
[I] [ephysresynthesis] Done MGIO reg clk clocks interception
[I] [ephysresynthesis] Intercepting mgio_dft enable pins...
[I] [ephysresynthesis] Intercepting pin DFTR/tmgdf3/I_TCKCLK_EN
[I] [ephysresynthesis] Intercepting pin DFTR/tmgdf3/I_SCANREFCLK_EN
[I] [ephysresynthesis] Done mgio_dft enable pins interception.
[I] [ephysresynthesis] Intercepting bram/rf LOCK pins...
[I] [ephysresynthesis] Done bram/rf LOCK pins interception. Number of intercepted pin: 0
[I] [ephysresynthesis] Performing eclkgatediv_inv replacement...
[I] [ephysresynthesis] Found 0 eclkgatediv_inv instances to replace
[I] [ephysresynthesis] Done eclkgatediv_inv replacement.
[I] [ephysresynthesis] Connecting controls of clkmuxes intercepting TXSYSCLK clock...
[I] [ephysresynthesis] Clkmuxes controls connections done.
[I] [ephysresynthesis] Performing control dff insertion for bram2bram interception muxes...
[I] [ephysresynthesis] Extracted control dff grid params: start (1071055, 142270), step (753401, 347070)
[I] [ephysresynthesis] Done control dff insertion for bram2bram paths, number of inserted dffs: 0
[I] [ephysresynthesis] Connecting resets of bram control flops to test signals...
[I] [ephysresynthesis] Done bram2bram reset pins connections, number of connected pins: 0
[I] [ephysresynthesis] Processing corner block outputs requiring interception...
[I] [ephysresynthesis] Done corner block outputs interception
[I] [ephysresynthesis] Dumping inserted dffs report in file "../reports/dft/ar.inserted_dffs"
[I] [ephysresynthesis] Dumping inserted DFTs report in file "../reports/dft/ar.inserted_dfts"
[I] [ephysresynthesis] Dumping non-intercepted receivers report in file "../reports/dft/ar.non_intercepted"
[I] [ephysresynthesis] Total number of DFT insertion points: 0, number of min possible DFT insertion points (without taking into account the signal inversion): 0
[I] [ephysresynthesis] Fixing bram connection buses for verilog output...
[I] [ephysresynthesis] Done.
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./TmpConstraints_1.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] <00:00:01> DFT insertion done
[I] [ephysresynthesis] Saving verilog file ar.dft_insertion.v
[I] [ephysresynthesis] Loading SDC constraints file ./TmpConstraints_2.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Net number = 0. Nets:
[I] [ephysresynthesis] Starting optimization of 0 nets using buffer BUF12CRRVTIZ and inverter INVX2CRRVTZ
[I] [ephysresynthesis] Finishing optimization: 0 of 0 nets are not optimized
[I] [ephysresynthesis] Not optimized = 0: 
[I] [ephysresynthesis]   Total optimized net sqr fanout = 0.0, double total net fanout = 20920.0
[I] [ephysresynthesis] Memory used: 1.25 Gb
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Setting keep legalization mode: logical = false, register = true 
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving timing report to WPO_before_detail.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_detail.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_detail.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =      10648, reg =         10, log =      10638
[I] [ephysresynthesis]   Less  37.01: reg+log =   5.785124, reg =   0.000000, log =   5.790562
[I] [ephysresynthesis]   Less  37.11: reg+log =  11.485724, reg =   0.000000, log =  11.496522
[I] [ephysresynthesis]   Less  37.21: reg+log =  17.392939, reg =   0.000000, log =  17.409286
[I] [ephysresynthesis]   Less  37.31: reg+log =  23.591284, reg =   0.000000, log =  23.613462
[I] [ephysresynthesis]   Less  37.41: reg+log =  29.986853, reg =   0.000000, log =  30.015039
[I] [ephysresynthesis]   Less  37.51: reg+log =  35.875282, reg =   0.000000, log =  35.909004
[I] [ephysresynthesis]   Less  37.61: reg+log =  43.247559, reg =   0.000000, log =  43.288212
[I] [ephysresynthesis]   Less  37.71: reg+log =  51.737415, reg =   0.000000, log =  51.786049
[I] [ephysresynthesis]   Less  37.81: reg+log =  59.551090, reg =   0.000000, log =  59.607071
[I] [ephysresynthesis]   Less  37.91: reg+log =  66.265961, reg =   0.000000, log =  66.328255
[I] [ephysresynthesis]   Less  38.01: reg+log =  71.468819, reg =   0.000000, log =  71.536003
[I] [ephysresynthesis]   Less  38.11: reg+log =  75.234787, reg =   0.000000, log =  75.305511
[I] [ephysresynthesis]   Less  38.21: reg+log =  78.653267, reg =   0.000000, log =  78.727203
[I] [ephysresynthesis]   Less  38.31: reg+log =  81.940269, reg =   0.000000, log =  82.017296
[I] [ephysresynthesis]   Less  38.41: reg+log =  84.945526, reg =   0.000000, log =  85.025383
[I] [ephysresynthesis]   Less  38.51: reg+log =  87.546959, reg =   0.000000, log =  87.629250
[I] [ephysresynthesis]   Less  38.61: reg+log =  90.308037, reg =   0.000000, log =  90.392929
[I] [ephysresynthesis]   Less  38.71: reg+log =  92.374153, reg =   0.000000, log =  92.460991
[I] [ephysresynthesis]   Less  38.81: reg+log =  94.027046, reg =   0.000000, log =  94.115433
[I] [ephysresynthesis]   Less  38.91: reg+log =  95.510895, reg =   0.000000, log =  95.600677
[I] [ephysresynthesis]   Less  39.01: reg+log =  96.769348, reg =   0.000000, log =  96.860313
[I] [ephysresynthesis]   Less  39.11: reg+log =  97.605186, reg =   0.000000, log =  97.696938
[I] [ephysresynthesis]   Less  39.21: reg+log =  98.131104, reg =   0.000000, log =  98.223351
[I] [ephysresynthesis]   Less  39.31: reg+log =  98.375282, reg =   0.000000, log =  98.467758
[I] [ephysresynthesis]   Less  39.41: reg+log =  98.610069, reg =   0.000000, log =  98.702766
[I] [ephysresynthesis]   Less  39.51: reg+log =  98.713371, reg =   0.000000, log =  98.806168
[I] [ephysresynthesis]   Less  39.61: reg+log =  98.807289, reg =   0.000000, log =  98.900169
[I] [ephysresynthesis]   Less  39.71: reg+log =  98.826065, reg =   0.000000, log =  98.918968
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3367 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 20.47um, y = 21.61um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   40        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        6   0.1% 100.0%        7   0.1% 100.0%        2   0.0% 100.0%
[I] [ephysresynthesis]   25       21   0.2%  99.9%       14   0.1%  99.9%       20   0.2% 100.0%
[I] [ephysresynthesis]   20       33   0.3%  99.7%       48   0.5%  99.8%       34   0.3%  99.8%
[I] [ephysresynthesis]   15       31   0.3%  99.4%       37   0.4%  99.3%       44   0.4%  99.5%
[I] [ephysresynthesis]   10       45   0.4%  99.1%       38   0.4%  99.0%       44   0.4%  99.0%
[I] [ephysresynthesis]    5    10300  98.7%  98.7%    10296  98.6%  98.6%    10296  98.6%  98.6%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 18297 (end points = 41), net adges = 8159, instance edges = 16053
[I] [ephysresynthesis] Initializing own timing graph: tags = 516 (used = 12), vertex events = 25798, vertex event edges = 93444 (unique = 93444, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 2280, SODs = 82 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 36.9095 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 40.76 um, total = 180526.03999999998 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.71 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving timing report to WPO_after_detail.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_detail.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_detail.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =      10648, reg =         10, log =      10638
[I] [ephysresynthesis]   Less  37.01: reg+log =   5.785124, reg =   0.000000, log =   5.790562
[I] [ephysresynthesis]   Less  37.11: reg+log =  11.485724, reg =   0.000000, log =  11.496522
[I] [ephysresynthesis]   Less  37.21: reg+log =  17.392939, reg =   0.000000, log =  17.409286
[I] [ephysresynthesis]   Less  37.31: reg+log =  23.591284, reg =   0.000000, log =  23.613462
[I] [ephysresynthesis]   Less  37.41: reg+log =  29.986853, reg =   0.000000, log =  30.015039
[I] [ephysresynthesis]   Less  37.51: reg+log =  35.875282, reg =   0.000000, log =  35.909004
[I] [ephysresynthesis]   Less  37.61: reg+log =  43.247559, reg =   0.000000, log =  43.288212
[I] [ephysresynthesis]   Less  37.71: reg+log =  51.737415, reg =   0.000000, log =  51.786049
[I] [ephysresynthesis]   Less  37.81: reg+log =  59.551090, reg =   0.000000, log =  59.607071
[I] [ephysresynthesis]   Less  37.91: reg+log =  66.265961, reg =   0.000000, log =  66.328255
[I] [ephysresynthesis]   Less  38.01: reg+log =  71.468819, reg =   0.000000, log =  71.536003
[I] [ephysresynthesis]   Less  38.11: reg+log =  75.234787, reg =   0.000000, log =  75.305511
[I] [ephysresynthesis]   Less  38.21: reg+log =  78.653267, reg =   0.000000, log =  78.727203
[I] [ephysresynthesis]   Less  38.31: reg+log =  81.940269, reg =   0.000000, log =  82.017296
[I] [ephysresynthesis]   Less  38.41: reg+log =  84.945526, reg =   0.000000, log =  85.025383
[I] [ephysresynthesis]   Less  38.51: reg+log =  87.546959, reg =   0.000000, log =  87.629250
[I] [ephysresynthesis]   Less  38.61: reg+log =  90.308037, reg =   0.000000, log =  90.392929
[I] [ephysresynthesis]   Less  38.71: reg+log =  92.374153, reg =   0.000000, log =  92.460991
[I] [ephysresynthesis]   Less  38.81: reg+log =  94.027046, reg =   0.000000, log =  94.115433
[I] [ephysresynthesis]   Less  38.91: reg+log =  95.510895, reg =   0.000000, log =  95.600677
[I] [ephysresynthesis]   Less  39.01: reg+log =  96.769348, reg =   0.000000, log =  96.860313
[I] [ephysresynthesis]   Less  39.11: reg+log =  97.605186, reg =   0.000000, log =  97.696938
[I] [ephysresynthesis]   Less  39.21: reg+log =  98.131104, reg =   0.000000, log =  98.223351
[I] [ephysresynthesis]   Less  39.31: reg+log =  98.375282, reg =   0.000000, log =  98.467758
[I] [ephysresynthesis]   Less  39.41: reg+log =  98.610069, reg =   0.000000, log =  98.702766
[I] [ephysresynthesis]   Less  39.51: reg+log =  98.713371, reg =   0.000000, log =  98.806168
[I] [ephysresynthesis]   Less  39.61: reg+log =  98.807289, reg =   0.000000, log =  98.900169
[I] [ephysresynthesis]   Less  39.71: reg+log =  98.826065, reg =   0.000000, log =  98.918968
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3367 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 20.47um, y = 21.61um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   40        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        6   0.1% 100.0%        7   0.1% 100.0%        2   0.0% 100.0%
[I] [ephysresynthesis]   25       21   0.2%  99.9%       14   0.1%  99.9%       20   0.2% 100.0%
[I] [ephysresynthesis]   20       33   0.3%  99.7%       48   0.5%  99.8%       34   0.3%  99.8%
[I] [ephysresynthesis]   15       31   0.3%  99.4%       37   0.4%  99.3%       44   0.4%  99.5%
[I] [ephysresynthesis]   10       45   0.4%  99.1%       38   0.4%  99.0%       44   0.4%  99.0%
[I] [ephysresynthesis]    5    10300  98.7%  98.7%    10296  98.6%  98.6%    10296  98.6%  98.6%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3367 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 20.47um, y = 21.61um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40       31   0.3% 100.0%       21   0.2% 100.0%       22   0.2% 100.0%
[I] [ephysresynthesis]   20    10409  99.7%  99.7%    10419  99.8%  99.8%    10418  99.8%  99.8%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Restoring keep legalization mode: logical = false, register = false 
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving verilog file ar.prebuf_wpo.v
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/prebuf_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/prebuf_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.prebuf_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.prebuf_resynth.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:51:02 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Pre-buffering Resynthesis) finished
[I] Project saved
[C] run -clock_insertion
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Buffering)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:53:57 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_2.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_2.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 16361
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/prebuf_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 167
[I] [eplacer]   Instances = 3481
[I] [eplacer]   Nets = 4350
[I] [eplacer]   Intrinsic nets = 257, don't touch nets = 486
[I] [eplacer]   Properties/values = 50/5650
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.prebuf_resynth.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:54:19 2019 1552654459
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:54:20 2019 1552654460
[I] [eplacer] Memory used: 0.78 Gb
[I] [eplacer] No custom procedures registered at stage detail_part_2
[I] [eplacer] Temporary removed property don't touch of 486 nets
[I] [eplacer] Unpack negative edge sync flops 
[I] [eplacer] Restored property don't touch of 486 nets
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 36.762001 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 87 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 788
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 788
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 38
[I] [eplacer]     Used hecells 2411, 1.36%
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 9
[I] [eplacer]     Used hecells 2510
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 0
[I] [eplacer]     Displacement max = 0.00 um, avg = 0.00 um
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 0 efa LUTs to hecell LUTs
[I] [eplacer]   Packing is legal for 2594 instances
[I] [eplacer] Average wire length: 36.762001 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 15:54:23 2019 1552654463
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] PACKING_DP2_RUNTIME 1 seconds
[I] [eplacer] Wall time: Fri Mar 15 15:54:23 2019 1552654463
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Assigning global buffers on tracks.
[I] [eplacer]   Loading smotif fast track positions file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/smotif_fast_track.txt
[I] [eplacer]   Initializing global router: step (12 96), top net step (1 1), big threshold=800.0, iters=1, node grid (8 9).
[I] [eplacer]   Number of nets 0 
[I] [eplacer]   Max congestion 0.00
[I] [eplacer]   0 nets will be assigned
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3339 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 15.58um, y = 21.71um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       30   0.3% 100.0%       20   0.2% 100.0%       22   0.2% 100.0%
[I] [eplacer]   20    10410  99.7%  99.7%    10420  99.8%  99.8%    10418  99.8%  99.8%
[I] [eplacer] 
[I] [eplacer]   Assigned vertical tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Assigned horizontal tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Inserted 0 buffers for 0 top nets
[I] [eplacer] global_buffers = 0
[I] [eplacer] === Average wire length: 36.762305 um === (h: 13.888859, v: 22.873446) 
[I] [eplacer] Wall time: Fri Mar 15 15:54:24 2019 1552654464
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:54:24 2019 1552654464
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Prebuffered 13 nets, inserted 20 buffers
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=10, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Target capacity 400, clock nets target capacity 120, pin capacity 30
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Number of nets 3359 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Started quick buffering.
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.083205
[I] [eplacer] Vertical   edges length 1  WL 0.585 :: max congestion 0.30: [0.30]= 8  [0.25]=19  [0.20]=42  [0.15]=38  [0.10]=37  [0.05]=34  
[I] [eplacer] Horizontal edges length 1  WL 0.415 :: max congestion 0.35: [0.35]= 3  [0.30]=12  [0.25]=18  [0.20]=25  [0.15]=25  [0.10]=25  [0.05]=22  
[I] [eplacer] 
[I] [eplacer] ..10..20..30..40..50..60..70..80..90..100
[I] [eplacer] Top nets 0.
[I] [eplacer] Buffered 153 small nets, inserted 429 buffers, inverted 0 drivers
[I] [eplacer] local_buffers = 429
[I] [eplacer] Wall time: Fri Mar 15 15:54:24 2019 1552654464
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] BUFFERING_RUNTIME 1 seconds
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 35.211002 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 87 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 788
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 788
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 40
[I] [eplacer]     Used hecells 2467, 1.40%
[I] [eplacer]     After global assignment max/avg displacement 18.96/0.01
[I] [eplacer]     hecells to move max/total 1/1
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 33
[I] [eplacer]     Used hecells 2903
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 8
[I] [eplacer]     Displacement max = 7.07 um, avg = 0.27 um
[I] [eplacer]   Packing is legal for 3043 instances
[I] [eplacer] Average wire length: 35.556004 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 15:54:25 2019 1552654465
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Saving sdc file ar.for_rebuffering.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_rebuffering/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_rebuffering/dn_clone_guide.tcl
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Initializing own timing graph: vertexes = 18936 (end points = 41), net adges = 8518, instance edges = 16248
[I] [eplacer] Initializing own timing graph: tags = 516 (used = 12), vertex events = 27454, vertex event edges = 96764 (unique = 96764, data_check = 0, invalid = 0)
[I] [eplacer] Initializing own timing graph: SIDs = 2260, SODs = 82 (+ invalid = 0)
[I] [eplacer] Creating the ecell congestion map
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Creating the ecell lattice
[I] [eplacer]   Determining the ecell states
[I] [eplacer] Detecting equivalent cells
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer] Netlist rebuffering
[I] [eplacer]   Worst Slack   Total Slack     End Points
[I] [eplacer]   36.6722 ns    0.00 ns         0
[I] [eplacer]   Total run time: 0.00 sec
[I] [eplacer] Testing the congestion map
[I] [eplacer] Clearing the congestion map
[I] [eplacer] REBUFFERING_RUNTIME 2 seconds
[I] [eplacer] Worst Slack:   36.67 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =      11424, reg =          0, log =      11424
[I] [eplacer]   Less  36.77: reg+log =   2.127101, reg =       -nan, log =   2.127101
[I] [eplacer]   Less  36.87: reg+log =   6.171218, reg =       -nan, log =   6.171218
[I] [eplacer]   Less  36.97: reg+log =  11.046919, reg =       -nan, log =  11.046919
[I] [eplacer]   Less  37.07: reg+log =  17.200630, reg =       -nan, log =  17.200630
[I] [eplacer]   Less  37.17: reg+log =  23.117996, reg =       -nan, log =  23.117996
[I] [eplacer]   Less  37.27: reg+log =  30.716038, reg =       -nan, log =  30.716038
[I] [eplacer]   Less  37.37: reg+log =  38.174019, reg =       -nan, log =  38.174019
[I] [eplacer]   Less  37.47: reg+log =  46.463585, reg =       -nan, log =  46.463585
[I] [eplacer]   Less  37.57: reg+log =  54.875702, reg =       -nan, log =  54.875702
[I] [eplacer]   Less  37.67: reg+log =  63.611691, reg =       -nan, log =  63.611691
[I] [eplacer]   Less  37.77: reg+log =  69.765404, reg =       -nan, log =  69.765404
[I] [eplacer]   Less  37.87: reg+log =  74.903709, reg =       -nan, log =  74.903709
[I] [eplacer]   Less  37.97: reg+log =  78.965340, reg =       -nan, log =  78.965340
[I] [eplacer]   Less  38.07: reg+log =  82.169113, reg =       -nan, log =  82.169113
[I] [eplacer]   Less  38.17: reg+log =  85.127800, reg =       -nan, log =  85.127800
[I] [eplacer]   Less  38.27: reg+log =  87.920174, reg =       -nan, log =  87.920174
[I] [eplacer]   Less  38.37: reg+log =  90.292366, reg =       -nan, log =  90.292366
[I] [eplacer]   Less  38.47: reg+log =  92.708328, reg =       -nan, log =  92.708328
[I] [eplacer]   Less  38.57: reg+log =  94.581581, reg =       -nan, log =  94.581581
[I] [eplacer]   Less  38.67: reg+log =  96.200981, reg =       -nan, log =  96.200981
[I] [eplacer]   Less  38.77: reg+log =  97.216385, reg =       -nan, log =  97.216385
[I] [eplacer]   Less  38.87: reg+log =  98.100487, reg =       -nan, log =  98.100487
[I] [eplacer]   Less  38.97: reg+log =  98.827026, reg =       -nan, log =  98.827026
[I] [eplacer]   Less  39.07: reg+log =  99.361000, reg =       -nan, log =  99.361000
[I] [eplacer]   Less  39.17: reg+log =  99.588585, reg =       -nan, log =  99.588585
[I] [eplacer]   Less  39.27: reg+log =  99.719887, reg =       -nan, log =  99.719887
[I] [eplacer]   Less  39.37: reg+log =  99.868698, reg =       -nan, log =  99.868698
[I] [eplacer]   Less  39.47: reg+log =  99.903709, reg =       -nan, log =  99.903709
[I] [eplacer]   Less  39.57: reg+log =  99.964989, reg =       -nan, log =  99.964989
[I] [eplacer]   Less  39.67: reg+log =  99.973740, reg =       -nan, log =  99.973740
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_part_2_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_2_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_2_all_violators_verbose.rpt
[I] [eplacer] === Average wire length (detail 2): 35.556274 um === (h: 13.892047, v: 21.664227) 
[I] [eplacer] === Total wire length (detail 2): 143149.557799 um, signal net count 4026 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_part_2_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 13.76um, y = 19.52um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       33   0.3% 100.0%       25   0.2% 100.0%       28   0.3% 100.0%
[I] [eplacer]   20    10407  99.7%  99.7%    10415  99.8%  99.8%    10412  99.7%  99.7%
[I] [eplacer] 
[I] [eplacer] Saving sdc file ar.eplacer_detail_part_2.sdc
[I] [eplacer] Saving verilog file ar.detail_placer_2.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement_part_2/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement_part_2/dn_clone_guide.tcl
[I] [eplacer] Dumping defparams to ar.eplacer_detail_part_2.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------
	      algo name        |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------
	 Total Live Time       |  20.7      |  100         |  23.9       |  0.9     
	Assign global buffers  |  0.1       |  0.5         |  0.1        |  0       
	Buffering              |  0.4       |  2           |  0.9        |  0       
	Close design           |  0.5       |  2.6         |  0.4        |  0.1     
	Packing                |  2.4       |  11.7        |  5.1        |  0       
	Placement reinit       |  0.5       |  2.4         |  0.4        |  0       
	Print congestion       |  0         |  0.2         |  0.1        |  0       
	RDB load               |  12.7      |  61.1        |  12.4       |  0.4     
	RDB save               |  0.2       |  1.3         |  0.3        |  0       
	Rebuffering            |  0.5       |  2.7         |  0.5        |  0       
	Verilog write          |  0         |  0.2         |  0          |  0       
	load design            |  13.3      |  64.3        |  13         |  0.4     
	----------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 15:54:28 2019 1552654468
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:23
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:23
[I] [eplacer] Elapsed time:   0:00:31
[I] [eplacer] eplacer finished at Fri Mar 15 15:54:28 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detail Placement (Buffering) finished
[I] Project saved
[I] Start Detailed Placement (Post-buffering Resynthesis)
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:54:28 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/postbuf_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/postbuf_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] Detected changes in option list. Raising events.
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/detail_placement_part_2/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 167
[I] [ephysresynthesis]   Instances = 3930
[I] [ephysresynthesis]   Nets = 4799
[I] [ephysresynthesis]   Intrinsic nets = 257, don't touch nets = 486
[I] [ephysresynthesis]   Properties/values = 50/5650
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_detail_part_2.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Setting wire delay model = SPEF 
[I] [ephysresynthesis] Setting linear unbuffered wire delay model = false 
[I] [ephysresynthesis] Setting keep legalization mode: logical = true, register = true 
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Setting max register shifts: x=117000 y=117000
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 9
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 27 rsc types): 0 eCell, 3043 LUT/inv instances, max 3/1 insts/site
[I] [ephysresynthesis] Initializing rtbuf map (0 sites): 0 instances
[I] [ephysresynthesis] Initializing mnbuf map (0 sites): 0 instances
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis] Mapping clock macro locations
[I] [ephysresynthesis] Property easic_IO_clock is not defined
[I] [ephysresynthesis] Property easic_set is not defined
[I] [ephysresynthesis] Found 'FP_GROUP' property in design
[I] [ephysresynthesis] Recognizing clock domains
[I] [ephysresynthesis] Found 0 low level clock nets
[I] [ephysresynthesis] Found 0 clock domains
[I] [ephysresynthesis] Check clock instances placement
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Done
[I] [ephysresynthesis] Number of edff locations to be disabled = 0
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 1 rsc types (1 group occ)): 0 eDff instances
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis] Initializing site groups:   231624 => 19253 (max=20)   0 => 0 (max=0)   0 => 0 (max=0)   576 => 15 (max=48)
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Searching for mux21 modules: MUX21X2CRRVTIY (IY=B?A:D). Selected: MUX21X2CRRVTIY
[I] [ephysresynthesis] Saving timing report to WPO_before_legal.rpt
[I] [ephysresynthesis] Initializing router
[I] [ephysresynthesis]  Used new hie steiner 
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Saving constraint report to WPO_before_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =      11424, reg =          0, log =      11424
[I] [ephysresynthesis]   Less  36.77: reg+log =   2.127101, reg =       -nan, log =   2.127101
[I] [ephysresynthesis]   Less  36.87: reg+log =   6.171218, reg =       -nan, log =   6.171218
[I] [ephysresynthesis]   Less  36.97: reg+log =  11.046919, reg =       -nan, log =  11.046919
[I] [ephysresynthesis]   Less  37.07: reg+log =  17.200630, reg =       -nan, log =  17.200630
[I] [ephysresynthesis]   Less  37.17: reg+log =  23.117996, reg =       -nan, log =  23.117996
[I] [ephysresynthesis]   Less  37.27: reg+log =  30.716038, reg =       -nan, log =  30.716038
[I] [ephysresynthesis]   Less  37.37: reg+log =  38.174019, reg =       -nan, log =  38.174019
[I] [ephysresynthesis]   Less  37.47: reg+log =  46.463585, reg =       -nan, log =  46.463585
[I] [ephysresynthesis]   Less  37.57: reg+log =  54.875702, reg =       -nan, log =  54.875702
[I] [ephysresynthesis]   Less  37.67: reg+log =  63.611691, reg =       -nan, log =  63.611691
[I] [ephysresynthesis]   Less  37.77: reg+log =  69.765404, reg =       -nan, log =  69.765404
[I] [ephysresynthesis]   Less  37.87: reg+log =  74.903709, reg =       -nan, log =  74.903709
[I] [ephysresynthesis]   Less  37.97: reg+log =  78.965340, reg =       -nan, log =  78.965340
[I] [ephysresynthesis]   Less  38.07: reg+log =  82.169113, reg =       -nan, log =  82.169113
[I] [ephysresynthesis]   Less  38.17: reg+log =  85.127800, reg =       -nan, log =  85.127800
[I] [ephysresynthesis]   Less  38.27: reg+log =  87.920174, reg =       -nan, log =  87.920174
[I] [ephysresynthesis]   Less  38.37: reg+log =  90.292366, reg =       -nan, log =  90.292366
[I] [ephysresynthesis]   Less  38.47: reg+log =  92.708328, reg =       -nan, log =  92.708328
[I] [ephysresynthesis]   Less  38.57: reg+log =  94.581581, reg =       -nan, log =  94.581581
[I] [ephysresynthesis]   Less  38.67: reg+log =  96.200981, reg =       -nan, log =  96.200981
[I] [ephysresynthesis]   Less  38.77: reg+log =  97.216385, reg =       -nan, log =  97.216385
[I] [ephysresynthesis]   Less  38.87: reg+log =  98.100487, reg =       -nan, log =  98.100487
[I] [ephysresynthesis]   Less  38.97: reg+log =  98.827026, reg =       -nan, log =  98.827026
[I] [ephysresynthesis]   Less  39.07: reg+log =  99.361000, reg =       -nan, log =  99.361000
[I] [ephysresynthesis]   Less  39.17: reg+log =  99.588585, reg =       -nan, log =  99.588585
[I] [ephysresynthesis]   Less  39.27: reg+log =  99.719887, reg =       -nan, log =  99.719887
[I] [ephysresynthesis]   Less  39.37: reg+log =  99.868698, reg =       -nan, log =  99.868698
[I] [ephysresynthesis]   Less  39.47: reg+log =  99.903709, reg =       -nan, log =  99.903709
[I] [ephysresynthesis]   Less  39.57: reg+log =  99.964989, reg =       -nan, log =  99.964989
[I] [ephysresynthesis]   Less  39.67: reg+log =  99.973740, reg =       -nan, log =  99.973740
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 13.76um, y = 19.52um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   40        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        2   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30       13   0.1% 100.0%        8   0.1% 100.0%        3   0.0% 100.0%
[I] [ephysresynthesis]   25       18   0.2%  99.9%       17   0.2%  99.9%       25   0.2% 100.0%
[I] [ephysresynthesis]   20       28   0.3%  99.7%       45   0.4%  99.8%       29   0.3%  99.7%
[I] [ephysresynthesis]   15       20   0.2%  99.4%       39   0.4%  99.3%       42   0.4%  99.5%
[I] [ephysresynthesis]   10       25   0.2%  99.2%       35   0.3%  99.0%       45   0.4%  99.1%
[I] [ephysresynthesis]    5    10334  99.0%  99.0%    10296  98.6%  98.6%    10296  98.6%  98.6%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initial slew slack = -1.2752
[I] [ephysresynthesis] Saving snapshot WPO_before_legal.rdb
[I] [ephysresynthesis] Saving sdc file WPO_before_legal.sdc
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 18936 (end points = 41), net adges = 8518, instance edges = 16248
[I] [ephysresynthesis] Initializing own timing graph: tags = 516 (used = 12), vertex events = 27454, vertex event edges = 96764 (unique = 96764, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 2260, SODs = 82 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 36.6722 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 35.556 um, total = 170633.24399999998 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.69 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving constraint report to WPO_before_slew_opt_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_slew_opt_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START SLEW OPTIMIZATION wsl = 36.6722 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 35.556 um, total = 170633.24399999998 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Started slew optimization. Min allowed slack is 0.000 ns. Max net length 100000.
[I] [ephysresynthesis]   Processed 0 nets. Optimized = 0, not optimized = 0.
[I] [ephysresynthesis] 
[I] [ephysresynthesis] FINISH SLEW OPTIMIZATION wsl = 36.6722 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 35.556 um, total = 170633.24399999998 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Saving timing report to WPO_after_legal.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =      11424, reg =          0, log =      11424
[I] [ephysresynthesis]   Less  36.77: reg+log =   2.127101, reg =       -nan, log =   2.127101
[I] [ephysresynthesis]   Less  36.87: reg+log =   6.171218, reg =       -nan, log =   6.171218
[I] [ephysresynthesis]   Less  36.97: reg+log =  11.046919, reg =       -nan, log =  11.046919
[I] [ephysresynthesis]   Less  37.07: reg+log =  17.200630, reg =       -nan, log =  17.200630
[I] [ephysresynthesis]   Less  37.17: reg+log =  23.117996, reg =       -nan, log =  23.117996
[I] [ephysresynthesis]   Less  37.27: reg+log =  30.716038, reg =       -nan, log =  30.716038
[I] [ephysresynthesis]   Less  37.37: reg+log =  38.174019, reg =       -nan, log =  38.174019
[I] [ephysresynthesis]   Less  37.47: reg+log =  46.463585, reg =       -nan, log =  46.463585
[I] [ephysresynthesis]   Less  37.57: reg+log =  54.875702, reg =       -nan, log =  54.875702
[I] [ephysresynthesis]   Less  37.67: reg+log =  63.611691, reg =       -nan, log =  63.611691
[I] [ephysresynthesis]   Less  37.77: reg+log =  69.765404, reg =       -nan, log =  69.765404
[I] [ephysresynthesis]   Less  37.87: reg+log =  74.903709, reg =       -nan, log =  74.903709
[I] [ephysresynthesis]   Less  37.97: reg+log =  78.965340, reg =       -nan, log =  78.965340
[I] [ephysresynthesis]   Less  38.07: reg+log =  82.169113, reg =       -nan, log =  82.169113
[I] [ephysresynthesis]   Less  38.17: reg+log =  85.127800, reg =       -nan, log =  85.127800
[I] [ephysresynthesis]   Less  38.27: reg+log =  87.920174, reg =       -nan, log =  87.920174
[I] [ephysresynthesis]   Less  38.37: reg+log =  90.292366, reg =       -nan, log =  90.292366
[I] [ephysresynthesis]   Less  38.47: reg+log =  92.708328, reg =       -nan, log =  92.708328
[I] [ephysresynthesis]   Less  38.57: reg+log =  94.581581, reg =       -nan, log =  94.581581
[I] [ephysresynthesis]   Less  38.67: reg+log =  96.200981, reg =       -nan, log =  96.200981
[I] [ephysresynthesis]   Less  38.77: reg+log =  97.216385, reg =       -nan, log =  97.216385
[I] [ephysresynthesis]   Less  38.87: reg+log =  98.100487, reg =       -nan, log =  98.100487
[I] [ephysresynthesis]   Less  38.97: reg+log =  98.827026, reg =       -nan, log =  98.827026
[I] [ephysresynthesis]   Less  39.07: reg+log =  99.361000, reg =       -nan, log =  99.361000
[I] [ephysresynthesis]   Less  39.17: reg+log =  99.588585, reg =       -nan, log =  99.588585
[I] [ephysresynthesis]   Less  39.27: reg+log =  99.719887, reg =       -nan, log =  99.719887
[I] [ephysresynthesis]   Less  39.37: reg+log =  99.868698, reg =       -nan, log =  99.868698
[I] [ephysresynthesis]   Less  39.47: reg+log =  99.903709, reg =       -nan, log =  99.903709
[I] [ephysresynthesis]   Less  39.57: reg+log =  99.964989, reg =       -nan, log =  99.964989
[I] [ephysresynthesis]   Less  39.67: reg+log =  99.973740, reg =       -nan, log =  99.973740
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 13.76um, y = 19.52um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   40        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        2   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30       13   0.1% 100.0%        8   0.1% 100.0%        3   0.0% 100.0%
[I] [ephysresynthesis]   25       18   0.2%  99.9%       17   0.2%  99.9%       25   0.2% 100.0%
[I] [ephysresynthesis]   20       28   0.3%  99.7%       45   0.4%  99.8%       29   0.3%  99.7%
[I] [ephysresynthesis]   15       20   0.2%  99.4%       39   0.4%  99.3%       42   0.4%  99.5%
[I] [ephysresynthesis]   10       25   0.2%  99.2%       35   0.3%  99.0%       45   0.4%  99.1%
[I] [ephysresynthesis]    5    10334  99.0%  99.0%    10296  98.6%  98.6%    10296  98.6%  98.6%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 13.76um, y = 19.52um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40       33   0.3% 100.0%       25   0.2% 100.0%       28   0.3% 100.0%
[I] [ephysresynthesis]   20    10407  99.7%  99.7%    10415  99.8%  99.8%    10412  99.7%  99.7%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Clearing max register shifts
[I] [ephysresynthesis] Number of pins having slew slack less than -1.7752 is 0
[I] [ephysresynthesis] Restoring wire delay model = UNBUFFERED 
[I] [ephysresynthesis] Restoring linear unbuffered wire delay model = true 
[I] [ephysresynthesis] Restoring keep legalization mode: logical = false, register = false 
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/postbuf_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/postbuf_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.postbuf_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.postbuf_resynthesis.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:54:44 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Post-buffering Resynthesis) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Local Congestion Optimization)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:54:45 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_3.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_3.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 17394
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/postbuf_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 167
[I] [eplacer]   Instances = 3930
[I] [eplacer]   Nets = 4799
[I] [eplacer]   Intrinsic nets = 257, don't touch nets = 486
[I] [eplacer]   Properties/values = 54/5650
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.postbuf_resynthesis.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:55:08 2019 1552654508
[I] [eplacer] Memory used: 0.70 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:55:08 2019 1552654508
[I] [eplacer] Memory used: 0.78 Gb
[I] [eplacer] No custom procedures registered at stage detail_part_3
[I] [eplacer] Temporary removed property don't touch of 486 nets
[I] [eplacer]  Trimgate cloning 
[I] [eplacer] 		 Cloned 0 trimgates 
[I] [eplacer] Restored property don't touch of 486 nets
[I] [eplacer] === Average wire length: 35.556274 um === (h: 13.892047, v: 21.664227) 
[I] [eplacer] 
[I] [eplacer] Local congestion optimization
[I] [eplacer]   Edff block congestion optimization
[I] [eplacer]   Used edff blocks 0, estimated h-tracks number 0
[I] [eplacer]   Maximum nets in one edff block 0
[I] [eplacer]   Edff blocks with 0/-1/-2/-3/-4 nets - 0/0/0/0/0
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer]   Worst Slack: 36.672
[I] [eplacer]   Total Negative Slack:  0.000
[I] [eplacer]   Violated end points: 0
[I] [eplacer] 
[I] [eplacer]   0 ecells found in netlist
[I] [eplacer]   0 sites marked as fixed
[I] [eplacer]   0 sites marked as locked
[I] [eplacer] 
[I] [eplacer] 
[I] [eplacer]   Total regions optimized 6, total moves 0
[I] [eplacer]   Total congestion max, min: 58/17 -> 58/17
[I] [eplacer]   Max pin density: 7/6/5 -> 7/6/5
[I] [eplacer]   Sites with max pin density: 95/22/725 -> 95/22/725
[I] [eplacer]   Avg pin density: 12.50 -> 12.50
[I] [eplacer]   Total congestion cost:  6.39965 -> 6.39965
[I] [eplacer]   Total wire length cost: 55621 -> 55621
[I] [eplacer]   Total used sites:       582 -> 582
[I] [eplacer]   Total empty sites:      3018 -> 3018
[I] [eplacer] 
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 13.76um, y = 19.52um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       33   0.3% 100.0%       25   0.2% 100.0%       28   0.3% 100.0%
[I] [eplacer]   20    10407  99.7%  99.7%    10415  99.8%  99.8%    10412  99.7%  99.7%
[I] [eplacer] 
[I] [eplacer]   Worst Slack: 36.672
[I] [eplacer]   Total Negative Slack:  0.000
[I] [eplacer]   Violated end points: 0
[I] [eplacer] 
[I] [eplacer] 
[I] [eplacer]   Total regions optimized 6, total moves 0
[I] [eplacer]   Total congestion max, min: 58/17 -> 58/17
[I] [eplacer]   Max pin density: 7/6/5 -> 7/6/5
[I] [eplacer]   Sites with max pin density: 95/22/725 -> 95/22/725
[I] [eplacer]   Avg pin density: 12.50 -> 12.50
[I] [eplacer]   Total congestion cost:  6.39965 -> 6.39965
[I] [eplacer]   Total wire length cost: 73971.3 -> 73971.3
[I] [eplacer]   Total used sites:       582 -> 582
[I] [eplacer]   Total empty sites:      3018 -> 3018
[I] [eplacer] 
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 13.76um, y = 19.52um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       33   0.3% 100.0%       25   0.2% 100.0%       28   0.3% 100.0%
[I] [eplacer]   20    10407  99.7%  99.7%    10415  99.8%  99.8%    10412  99.7%  99.7%
[I] [eplacer] 
[I] [eplacer] === Average wire length (final placement): 35.556274 um === (h: 13.892047, v: 21.664227) 
[I] [eplacer] === Total wire length (final placement): 143149.557799 um, signal net count 4026 === 
[I] [eplacer] Wall time: Fri Mar 15 15:55:11 2019 1552654511
[I] [eplacer] Memory used: 0.98 Gb
[I] [eplacer] Worst Slack:   36.67 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =      11424, reg =          0, log =      11424
[I] [eplacer]   Less  36.77: reg+log =   2.127101, reg =       -nan, log =   2.127101
[I] [eplacer]   Less  36.87: reg+log =   6.171218, reg =       -nan, log =   6.171218
[I] [eplacer]   Less  36.97: reg+log =  11.046919, reg =       -nan, log =  11.046919
[I] [eplacer]   Less  37.07: reg+log =  17.200630, reg =       -nan, log =  17.200630
[I] [eplacer]   Less  37.17: reg+log =  23.117996, reg =       -nan, log =  23.117996
[I] [eplacer]   Less  37.27: reg+log =  30.716038, reg =       -nan, log =  30.716038
[I] [eplacer]   Less  37.37: reg+log =  38.174019, reg =       -nan, log =  38.174019
[I] [eplacer]   Less  37.47: reg+log =  46.463585, reg =       -nan, log =  46.463585
[I] [eplacer]   Less  37.57: reg+log =  54.875702, reg =       -nan, log =  54.875702
[I] [eplacer]   Less  37.67: reg+log =  63.611691, reg =       -nan, log =  63.611691
[I] [eplacer]   Less  37.77: reg+log =  69.765404, reg =       -nan, log =  69.765404
[I] [eplacer]   Less  37.87: reg+log =  74.903709, reg =       -nan, log =  74.903709
[I] [eplacer]   Less  37.97: reg+log =  78.965340, reg =       -nan, log =  78.965340
[I] [eplacer]   Less  38.07: reg+log =  82.169113, reg =       -nan, log =  82.169113
[I] [eplacer]   Less  38.17: reg+log =  85.127800, reg =       -nan, log =  85.127800
[I] [eplacer]   Less  38.27: reg+log =  87.920174, reg =       -nan, log =  87.920174
[I] [eplacer]   Less  38.37: reg+log =  90.292366, reg =       -nan, log =  90.292366
[I] [eplacer]   Less  38.47: reg+log =  92.708328, reg =       -nan, log =  92.708328
[I] [eplacer]   Less  38.57: reg+log =  94.581581, reg =       -nan, log =  94.581581
[I] [eplacer]   Less  38.67: reg+log =  96.200981, reg =       -nan, log =  96.200981
[I] [eplacer]   Less  38.77: reg+log =  97.216385, reg =       -nan, log =  97.216385
[I] [eplacer]   Less  38.87: reg+log =  98.100487, reg =       -nan, log =  98.100487
[I] [eplacer]   Less  38.97: reg+log =  98.827026, reg =       -nan, log =  98.827026
[I] [eplacer]   Less  39.07: reg+log =  99.361000, reg =       -nan, log =  99.361000
[I] [eplacer]   Less  39.17: reg+log =  99.588585, reg =       -nan, log =  99.588585
[I] [eplacer]   Less  39.27: reg+log =  99.719887, reg =       -nan, log =  99.719887
[I] [eplacer]   Less  39.37: reg+log =  99.868698, reg =       -nan, log =  99.868698
[I] [eplacer]   Less  39.47: reg+log =  99.903709, reg =       -nan, log =  99.903709
[I] [eplacer]   Less  39.57: reg+log =  99.964989, reg =       -nan, log =  99.964989
[I] [eplacer]   Less  39.67: reg+log =  99.973740, reg =       -nan, log =  99.973740
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_all_violators_verbose.rpt
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_longest_nets.rpt
[I] [eplacer] Saving sdc file ar.eplacer_detail.sdc
[I] [eplacer] Saving verilog file ar.local_congestion.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement/dn_clone_guide.tcl
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 15:55:12 2019 1552654512
[I] [eplacer] Memory used: 0.98 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:17
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:17
[I] [eplacer] Elapsed time:   0:00:27
[I] [eplacer] eplacer finished at Fri Mar 15 15:55:12 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Local Congestion Optimization) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:55:12 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_packing.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_packing.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 17684
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/detail_placement/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 167
[I] [eplacer]   Instances = 3930
[I] [eplacer]   Nets = 4799
[I] [eplacer]   Intrinsic nets = 257, don't touch nets = 486
[I] [eplacer]   Properties/values = 54/5650
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer_detail.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:55:35 2019 1552654535
[I] [eplacer] Memory used: 0.70 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:55:36 2019 1552654536
[I] [eplacer] Memory used: 0.78 Gb
[I] [eplacer] No custom procedures registered at stage packing
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 35.556004 (um)
[I] [eplacer] Temporary removed property don't touch of 486 nets
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 119 hecell LUTs to efa LUTs
[I] [eplacer]   Checking logical packing.
[I] [eplacer]     Initializing eCELL estimator
[I] [eplacer]       Creating eCELL state diagram
[I] [eplacer]       Created 7 LUT cell type groups
[I] [eplacer]       Making LUT cell types classification
[I] [eplacer]   Packing is legal for 3043 instances
[I] [eplacer]   Changed 375 instances.
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Checking semilogical packing.
[I] [eplacer]   Packing is legal for 3043 instances
[I] [eplacer] Restored property don't touch of 486 nets
[I] [eplacer] Average wire length: 35.556004 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] FINAL_PACKING_RUNTIME 1 seconds
[I] [eplacer] Wall time: Fri Mar 15 15:55:39 2019 1552654539
[I] [eplacer] Memory used: 1.06 Gb
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Saving sdc file ar.for_optimization.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_optimization/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_optimization/dn_clone_guide.tcl
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Initializing own timing graph: vertexes = 18936 (end points = 41), net adges = 8518, instance edges = 16248
[I] [eplacer] Initializing own timing graph: tags = 516 (used = 12), vertex events = 27454, vertex event edges = 96764 (unique = 96764, data_check = 0, invalid = 0)
[I] [eplacer] Initializing own timing graph: SIDs = 2260, SODs = 82 (+ invalid = 0)
[I] [eplacer] Creating the ecell congestion map
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Creating the ecell lattice
[I] [eplacer]   Determining the ecell states
[I] [eplacer] Removing dummy nets and instances
[I] [eplacer]   Dummy nets and instances are not found
[I] [eplacer] Detecting equivalent cells
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer] Constant removal
[I] [eplacer]   Found 0 logical instances connected to constant nets
[I] [eplacer]     Nothing to remove
[I] [eplacer] Netlist timing optimization
[I] [eplacer]   Worst Slack   Total Slack     End Points  Progress
[I] [eplacer]   36.6711 ns    0.00 ns         0           (initial)
[I] [eplacer]   Total run time: 0.050 sec
[I] [eplacer] Testing the congestion map
[I] [eplacer] Clearing the congestion map
[I] [eplacer] FINAL_OPTIMIZATION_RUNTIME 1 seconds
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Detected 0 sites with potential DRC, fixed 0, max/avg shift 0.00/0.00
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 13.76um, y = 19.52um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       33   0.3% 100.0%       25   0.2% 100.0%       28   0.3% 100.0%
[I] [eplacer]   20    10407  99.7%  99.7%    10415  99.8%  99.8%    10412  99.7%  99.7%
[I] [eplacer] 
[I] [eplacer]  Removed dont_touch from 1 dft ring nets
[I] [eplacer] Pruning clock macros
[I] [eplacer]   0 clock macros removed
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=10, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3789 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.082463
[I] [eplacer] Vertical   edges length 1  WL 0.594 :: max congestion 0.30: [0.30]= 3  [0.25]=24  [0.20]=43  [0.15]=41  [0.10]=34  [0.05]=33  
[I] [eplacer] Horizontal edges length 1  WL 0.406 :: max congestion 0.40: [0.40]= 1  [0.35]= 1  [0.30]= 8  [0.25]=14  [0.20]=29  [0.15]=29  [0.10]=23  [0.05]=39  
[I] [eplacer] 
[I] [eplacer] Stored global trees for 2448 nets, routed 3789 nets.
[I] [eplacer] Detecting clock nets
[I] [eplacer] Set criticality for 1 nets
[I] [eplacer] Set miller factor for 104 nets
[I] [eplacer] Worst Slack:   36.67 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =      11424, reg =          0, log =      11424
[I] [eplacer]   Less  36.77: reg+log =   2.127101, reg =       -nan, log =   2.127101
[I] [eplacer]   Less  36.87: reg+log =   5.987395, reg =       -nan, log =   5.987395
[I] [eplacer]   Less  36.97: reg+log =  10.644258, reg =       -nan, log =  10.644258
[I] [eplacer]   Less  37.07: reg+log =  16.824228, reg =       -nan, log =  16.824228
[I] [eplacer]   Less  37.17: reg+log =  22.610294, reg =       -nan, log =  22.610294
[I] [eplacer]   Less  37.27: reg+log =  29.805672, reg =       -nan, log =  29.805672
[I] [eplacer]   Less  37.37: reg+log =  37.202381, reg =       -nan, log =  37.202381
[I] [eplacer]   Less  37.47: reg+log =  45.798321, reg =       -nan, log =  45.798321
[I] [eplacer]   Less  37.57: reg+log =  54.096638, reg =       -nan, log =  54.096638
[I] [eplacer]   Less  37.67: reg+log =  62.736343, reg =       -nan, log =  62.736343
[I] [eplacer]   Less  37.77: reg+log =  69.248947, reg =       -nan, log =  69.248947
[I] [eplacer]   Less  37.87: reg+log =  74.536064, reg =       -nan, log =  74.536064
[I] [eplacer]   Less  37.97: reg+log =  78.606445, reg =       -nan, log =  78.606445
[I] [eplacer]   Less  38.07: reg+log =  81.818977, reg =       -nan, log =  81.818977
[I] [eplacer]   Less  38.17: reg+log =  84.847687, reg =       -nan, log =  84.847687
[I] [eplacer]   Less  38.27: reg+log =  87.788864, reg =       -nan, log =  87.788864
[I] [eplacer]   Less  38.37: reg+log =  90.152313, reg =       -nan, log =  90.152313
[I] [eplacer]   Less  38.47: reg+log =  92.577026, reg =       -nan, log =  92.577026
[I] [eplacer]   Less  38.57: reg+log =  94.476540, reg =       -nan, log =  94.476540
[I] [eplacer]   Less  38.67: reg+log =  95.973389, reg =       -nan, log =  95.973389
[I] [eplacer]   Less  38.77: reg+log =  97.111343, reg =       -nan, log =  97.111343
[I] [eplacer]   Less  38.87: reg+log =  98.109245, reg =       -nan, log =  98.109245
[I] [eplacer]   Less  38.97: reg+log =  98.783264, reg =       -nan, log =  98.783264
[I] [eplacer]   Less  39.07: reg+log =  99.325981, reg =       -nan, log =  99.325981
[I] [eplacer]   Less  39.17: reg+log =  99.579826, reg =       -nan, log =  99.579826
[I] [eplacer]   Less  39.27: reg+log =  99.719887, reg =       -nan, log =  99.719887
[I] [eplacer]   Less  39.37: reg+log =  99.859940, reg =       -nan, log =  99.859940
[I] [eplacer]   Less  39.47: reg+log =  99.903709, reg =       -nan, log =  99.903709
[I] [eplacer]   Less  39.57: reg+log =  99.964989, reg =       -nan, log =  99.964989
[I] [eplacer]   Less  39.67: reg+log =  99.973740, reg =       -nan, log =  99.973740
[I] [eplacer] ******************************
[I] [eplacer] Extracting timing violators by clock in eplacer_violators_by_clock.rpt
[I] [eplacer] Printing report of 1000 longest nets to eplacer_longest_nets.rpt
[I] [eplacer] Temporary removed property don't touch of 485 nets
[I] [eplacer] Removing dummy output nets
[I] [eplacer] Connecting unused ecell inputs to ground
[I] [eplacer] Restored property don't touch of 485 nets
[I] [eplacer] Printing area report to file eplacer_area.rpt
[I] [eplacer] Saving snapshot ../snapshots/ar/placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/placement/dn_clone_guide.tcl
[I] [eplacer] Writing floorplan to text file regions.txt
[I] [eplacer] Saving sdc file ar.eplacer.sdc
[I] [eplacer] Saving verilog file ar.vo
[I] [eplacer] Dumping defparams to ar.eplacer.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 15:55:42 2019 1552654542
[I] [eplacer] Memory used: 1.11 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:19
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:19
[I] [eplacer] Elapsed time:   0:00:30
[I] [eplacer] eplacer finished at Fri Mar 15 15:55:42 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Packing finished
[I] Project saved
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ss125
[I] Detected changes in file list. Raising events.
[O] [run_final_reports.sh] elog engine is used
[O] [run_final_reports.sh] elog engine is used
[O] [run_final_reports.sh] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:55:42 2019
[O] [run_final_reports.sh] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:55:42 2019
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_ss_final.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/gen_ss_reports.tcl
[O] [run_final_reports.sh] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_ssw_final.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/gen_ssw_reports.tcl
[O] [run_final_reports.sh] User:    dmitriev
[O] [run_final_reports.sh] User:    dmitriev
[O] [run_final_reports.sh] Host:    mos018
[O] [run_final_reports.sh] Host:    mos018
[O] [run_final_reports.sh] Process: 17787
[O] [run_final_reports.sh] Process: 17788
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] Checking out EPLACER license ...
[O] [run_final_reports.sh] Checking out EPLACER license ...
[O] [run_final_reports.sh] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[O] [run_final_reports.sh] Setting device name = n3xst150f
[O] [run_final_reports.sh] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[O] [run_final_reports.sh] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[O] [run_final_reports.sh] Setting device name = n3xst150f
[O] [run_final_reports.sh] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[O] [run_final_reports.sh] PSTA Copyright (c) 2018, Parallax Software, Inc.
[O] [run_final_reports.sh] All rights reserved.
[O] [run_final_reports.sh] This program comes with ABSOLUTELY NO WARRANTY.
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ss125c.lib (all)
[O] [run_final_reports.sh] PSTA Copyright (c) 2018, Parallax Software, Inc.
[O] [run_final_reports.sh] All rights reserved.
[O] [run_final_reports.sh] This program comes with ABSOLUTELY NO WARRANTY.
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[O] [run_final_reports.sh] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ss125c.appdb for default corner
[O] [run_final_reports.sh] Reading snapshot ../snapshots/ar/placement/layout.rdb
[O] [run_final_reports.sh] Reading technology libraries
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[O] [run_final_reports.sh] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[O] [run_final_reports.sh] Reading snapshot ../snapshots/ar/placement/layout.rdb
[O] [run_final_reports.sh] Reading technology libraries
[O] [run_final_reports.sh]   Modules = 2236, sites = 2236, properties/values = 24/4866
[O] [run_final_reports.sh]   Analyzing port list from liberty models
[O] [run_final_reports.sh]     Found 544 internal ports
[O] [run_final_reports.sh] Reading design
[O] [run_final_reports.sh]   Name = ar
[O] [run_final_reports.sh]   Outline = (0, 0) - (3772260, 4413560)
[O] [run_final_reports.sh]   Ports = 167
[O] [run_final_reports.sh]   Instances = 3930
[O] [run_final_reports.sh]   Nets = 4799
[O] [run_final_reports.sh]   Intrinsic nets = 257, don't touch nets = 485
[O] [run_final_reports.sh]   Properties/values = 58/8203
[O] [run_final_reports.sh]   Floorplan regions = 1
[O] [run_final_reports.sh]   Floorplan clusters = 1
[O] [run_final_reports.sh] Initializing delay engine netlist interface
[O] [run_final_reports.sh] Initializing timing engine netlist structures
[O] [run_final_reports.sh] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer.sdc
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh]   Modules = 2236, sites = 2236, properties/values = 24/4866
[O] [run_final_reports.sh]   Analyzing port list from liberty models
[O] [run_final_reports.sh]     Found 544 internal ports
[O] [run_final_reports.sh] Reading design
[O] [run_final_reports.sh]   Name = ar
[O] [run_final_reports.sh]   Outline = (0, 0) - (3772260, 4413560)
[O] [run_final_reports.sh]   Ports = 167
[O] [run_final_reports.sh]   Instances = 3930
[O] [run_final_reports.sh]   Nets = 4799
[O] [run_final_reports.sh]   Intrinsic nets = 257, don't touch nets = 485
[O] [run_final_reports.sh]   Properties/values = 58/8203
[O] [run_final_reports.sh]   Floorplan regions = 1
[O] [run_final_reports.sh]   Floorplan clusters = 1
[O] [run_final_reports.sh] Initializing delay engine netlist interface
[O] [run_final_reports.sh] Initializing timing engine netlist structures
[O] [run_final_reports.sh] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer.sdc
[O] [run_final_reports.sh] Number of detected clocks 1
[O] [run_final_reports.sh] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[O] [run_final_reports.sh] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_semi.ecell
[O] [run_final_reports.sh] Setting register legalization data = register_legalization.data
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:56:05 2019 1552654565
[O] [run_final_reports.sh] Memory used: 0.70 Gb
[O] [run_final_reports.sh] Initializing RDB placement data
[O] [run_final_reports.sh] Clocks extracted from the netlist
[O] [run_final_reports.sh]   core outline (0,0) - (3772260,4413560)
[O] [run_final_reports.sh] Loading file general_rpt_types.txt (version 26457)
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Number of detected clocks 1
[O] [run_final_reports.sh] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[O] [run_final_reports.sh] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[O] [run_final_reports.sh] Setting register legalization data = register_legalization.data
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:56:05 2019 1552654565
[O] [run_final_reports.sh] Memory used: 0.70 Gb
[O] [run_final_reports.sh] Initializing RDB placement data
[O] [run_final_reports.sh] Clocks extracted from the netlist
[O] [run_final_reports.sh]   core outline (0,0) - (3772260,4413560)
[O] [run_final_reports.sh] Loading file general_rpt_types.txt (version 26457)
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:56:06 2019 1552654566
[O] [run_final_reports.sh] Memory used: 0.78 Gb
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Saving timing report to eplacer_ssw_timing.rpt
[O] [run_final_reports.sh] Initializing router
[O] [run_final_reports.sh]  Used new hie steiner 
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:56:06 2019 1552654566
[O] [run_final_reports.sh] Memory used: 0.78 Gb
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Saving timing report to eplacer_timing.rpt
[O] [run_final_reports.sh] Initializing router
[O] [run_final_reports.sh]  Used new hie steiner 
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_verbose.rpt
[O] [run_final_reports.sh] Setting all clocks propagated, clock OCV = 0.050000
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_verbose.rpt
[O] [run_final_reports.sh] Saving timing report to eplacer_ssw_timing_propagated.rpt
[O] [run_final_reports.sh] Setting all clocks propagated, clock OCV = 0.050000
[O] [run_final_reports.sh] Saving timing report to eplacer_timing_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_verbose_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_propagated.rpt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:56:07 2019 1552654567
[O] [run_final_reports.sh] Memory used: 0.82 Gb
[O] [run_final_reports.sh] Checking in EPLACER license ...
[O] [run_final_reports.sh]    User time:   0:00:15
[O] [run_final_reports.sh]  System time:   0:00:00
[O] [run_final_reports.sh]   Total time:   0:00:15
[O] [run_final_reports.sh] Elapsed time:   0:00:25
[O] [run_final_reports.sh] eplacer finished at Fri Mar 15 15:56:07 2019
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_verbose_propagated.rpt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 15:56:07 2019 1552654567
[O] [run_final_reports.sh] Memory used: 0.82 Gb
[O] [run_final_reports.sh] Checking in EPLACER license ...
[O] [run_final_reports.sh]    User time:   0:00:15
[O] [run_final_reports.sh]  System time:   0:00:00
[O] [run_final_reports.sh]   Total time:   0:00:15
[O] [run_final_reports.sh] Elapsed time:   0:00:25
[O] [run_final_reports.sh] eplacer finished at Fri Mar 15 15:56:07 2019
[I] [run_final_reports.sh] exit code: 0
[I] [run_final_reports.sh] num errors detected: 0, suppressed: 0, ignored: 0
[I] Generate final reports finished
[I] Start DFT Ring Insertion
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:56:07 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/dftring.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/dftring.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/placement/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 167
[I] [ephysresynthesis]   Instances = 3930
[I] [ephysresynthesis]   Nets = 4799
[I] [ephysresynthesis]   Intrinsic nets = 257, don't touch nets = 485
[I] [ephysresynthesis]   Properties/values = 58/8203
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading DFT ring config file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_dft_ring.txt
[I] [ephysresynthesis]   Instances = 293, pins = 36387, inv blocks = 1203, planarboxes = 1349, segments = 1353
[I] [ephysresynthesis] Detected 7 NW_top, 7 NW_bottom and 4 IO motif edt modules
[I] [ephysresynthesis] Reading dft ring external connections from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_dft_conn.txt
[I] [ephysresynthesis]   Read 2327 connections of 8 external instances
[I] [ephysresynthesis]   Detected 1 mgio instances, 1 CBGD instances
[I] [ephysresynthesis] Detecting unpowered ckgens:
[I] [ephysresynthesis] Detected 0 unpowered ckgens
[I] [ephysresynthesis] Detected 20 left/right clock macro modules
[I] [ephysresynthesis] Default PLL source for clock CLK_AHB_I is IW0/CK0_W_T_ACCLK0_O
[I] [ephysresynthesis] Default PLL source for clock CLK_NW_I is IW0/CK0_W_T_ACCLK1_O
[I] [ephysresynthesis] Reading pin mapping file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap.
[I] [ephysresynthesis]   Reading module n3xstcornertl_1_wrap port name mapping from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/../commondata/config_macros/n3xstcornertl_1_wrap.txt
[I] [ephysresynthesis]     Read 305 pairs
[I] [ephysresynthesis]   Reading module n3xstcornergd_1_wrap port name mapping from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/../commondata/config_macros/n3xstcornergd_1_wrap.txt
[I] [ephysresynthesis]     Read 117 pairs
[I] [ephysresynthesis]   Read 96 test IOs
[I] [ephysresynthesis] Assigning 1 mgio instances to 2 mgio_edt instances
[I] [ephysresynthesis]   Max displacement = 86880
[I] [ephysresynthesis]   Total displacement = 86880
[I] [ephysresynthesis]   Instance Q0N (M16GP_GF28HPP_04_GF) is assigned to tedmg4 (n3xs_mgio_1to35_edt), displacement = 86880
[I] [ephysresynthesis] Assigning 1 mgio instances to 2 mgio_dft instances
[I] [ephysresynthesis]   Max displacement = 116300
[I] [ephysresynthesis]   Total displacement = 116300
[I] [ephysresynthesis]   Instance Q0N (M16GP_GF28HPP_04_GF) is assigned to tmgdf3 (mgio_dft), displacement = 116300
[I] [ephysresynthesis] Using one core edt per each NW_top and NW_bottom
[I] [ephysresynthesis]   Number of used core edt is 16
[I] [ephysresynthesis] Assigning 23 scan channels to 23 scan channel test IOs
[I] [ephysresynthesis]   Total length = 91472808
[I] [ephysresynthesis]   Channel tednw (n3xs_nw_1to66_edt) is assigned to 1-th test IOs (IW0/NG03W_T_YP[1] / IW0/NG02W_T_AP[0]), length = 4392115
[I] [ephysresynthesis]   Channel tedio0 (n3xs_eiomotif_1to60_edt) is assigned to 0-th test IOs (IW0/NG03W_T_YP[2] / IW0/NG03W_T_AP[5]), length = 5949107
[I] [ephysresynthesis]   Channel bedio0 (n3xs_eiomotif_1to60_edt) is assigned to 3-th test IOs (IW0/NG04W_T_YP[1] / IW0/NG04W_T_AP[2]), length = 1894712
[I] [ephysresynthesis]   Channel tedc0 (n3xs_core_1to28_edt) is assigned to 7-th test IOs (IW0/NG03W_T_YP[0] / IW0/NG04W_T_AP[8]), length = 6718222
[I] [ephysresynthesis]   Channel bedc0 (n3xs_core_1to28_edt) is assigned to 20-th test IOs (IW0/NG04W_T_YP[5] / IW0/NG04W_T_AP[0]), length = 2439310
[I] [ephysresynthesis]   Channel tedc1 (n3xs_core_1to56_edt) is assigned to 4-th test IOs (IW1/HV00E_T_YP[5] / IW1/AL00E_T_AP[0]), length = 5191633
[I] [ephysresynthesis]   Channel bedc1 (n3xs_core_1to56_edt) is assigned to 21-th test IOs (IW0/NG04W_T_YP[6] / IW0/NG04W_T_AP[3]), length = 2999467
[I] [ephysresynthesis]   Channel tedc2 (n3xs_core_1to56_edt) is assigned to 9-th test IOs (IW1/HV00E_T_YP[1] / IW1/HV01E_T_AP[4]), length = 5183482
[I] [ephysresynthesis]   Channel bedc2 (n3xs_core_1to56_edt) is assigned to 22-th test IOs (IW0/NG04W_T_YP[7] / IW0/NG04W_T_AP[4]), length = 3605490
[I] [ephysresynthesis]   Channel tedc3 (n3xs_core_1to56_edt) is assigned to 10-th test IOs (IW1/HV00E_T_YP[3] / IW1/HV01E_T_AP[6]), length = 4765198
[I] [ephysresynthesis]   Channel bedc3 (n3xs_core_1to56_edt) is assigned to 19-th test IOs (IW1/NG03E_T_YP[7] / IW1/NG02E_T_AP[5]), length = 5013175
[I] [ephysresynthesis]   Channel tedmg4 (n3xs_mgio_1to35_edt) is assigned to 6-th test IOs (IW1/HV00E_T_YP[4] / IW1/HV01E_T_AP[8]), length = 4455361
[I] [ephysresynthesis]   Channel tedc4 (n3xs_core_1to56_edt) is assigned to 12-th test IOs (IW1/HV00E_T_YP[2] / IW1/HV01E_T_AP[5]), length = 4376244
[I] [ephysresynthesis]   Channel bedc4 (n3xs_core_1to56_edt) is assigned to 15-th test IOs (IW1/NG03E_T_YP[2] / IW1/NG03E_T_AP[6]), length = 3898172
[I] [ephysresynthesis]   Channel tedc5 (n3xs_core_1to56_edt) is assigned to 13-th test IOs (IW1/HV00E_T_YP[6] / IW1/HV01E_T_AP[7]), length = 4045116
[I] [ephysresynthesis]   Channel bedc5 (n3xs_core_1to56_edt) is assigned to 18-th test IOs (IW1/NG03E_T_YP[1] / IW1/NG03E_T_AP[8]), length = 3521102
[I] [ephysresynthesis]   Channel tedc6 (n3xs_core_1to56_edt) is assigned to 14-th test IOs (IW1/HV00E_T_YP[7] / IW1/HV01E_T_AP[2]), length = 3966113
[I] [ephysresynthesis]   Channel bedc6 (n3xs_core_1to56_edt) is assigned to 16-th test IOs (IW1/NG03E_T_YP[4] / IW1/NG03E_T_AP[5]), length = 3149401
[I] [ephysresynthesis]   Channel tedc7 (n3xs_core_1to28_edt) is assigned to 8-th test IOs (IW1/HV00E_T_YP[8] / IW1/HV01E_T_AP[3]), length = 3541927
[I] [ephysresynthesis]   Channel bedc7 (n3xs_core_1to28_edt) is assigned to 17-th test IOs (IW1/NG03E_T_YP[0] / IW1/NG02E_T_AP[4]), length = 3021114
[I] [ephysresynthesis]   Channel tedio1 (n3xs_eiomotif_1to60_edt) is assigned to 11-th test IOs (IW1/HV00E_T_YP[0] / IW1/AL00E_T_AP[1]), length = 2014995
[I] [ephysresynthesis]   Channel bedio1 (n3xs_eiomotif_1to60_edt) is assigned to 5-th test IOs (IW1/NG03E_T_YP[3] / IW1/NG02E_T_AP[6]), length = 2544218
[I] [ephysresynthesis]   Channel CBTL (n3xstcornertl) is assigned to 2-th test IOs (IW0/NG03W_T_YP[3] / IW0/NG03W_T_AP[6]), length = 4787134
[I] [ephysresynthesis] Assigning 4 pll mons (left = 2, right = 2) to 4 pll mon test IOs (left = 2, right = 2)
[I] [ephysresynthesis]   Total length = 562622
[I] [ephysresynthesis]   Pll mon (IW1/CK0_E_T_PLLMON0 / IW1/CK0_E_T_PLLMON1) is assigned to 3-th test IOs (IW1/NG00E_T_AP[8] / IW1/NG00E_T_AP[7]), length = 124810
[I] [ephysresynthesis]   Pll mon (IW1/CK1_E_T_PLLMON0 / IW1/CK1_E_T_PLLMON1) is assigned to 2-th test IOs (IW1/NG02E_T_AP[8] / IW1/NG02E_T_AP[7]), length = 124810
[I] [ephysresynthesis]   Pll mon (IW0/CK1_W_T_PLLMON0 / IW0/CK1_W_T_PLLMON1) is assigned to 0-th test IOs (IW0/NG03W_T_AP[8] / IW0/NG03W_T_AP[7]), length = 122213
[I] [ephysresynthesis]   Pll mon (IW0/CK0_W_T_PLLMON0 / IW0/CK0_W_T_PLLMON1) is assigned to 1-th test IOs (IW0/NG01W_T_AP[8] / IW0/NG02W_T_AP[8]), length = 190789
[I] [ephysresynthesis] Assigning 1 CBGD instances to 3 NW_general instances
[I] [ephysresynthesis]   Total length = 373433
[I] [ephysresynthesis]   CBGD instance CBTR is assigned to 2-th NW_general instance tnw14, length = 373433
[I] [ephysresynthesis] Assigning cb_buf instances
[I] [ephysresynthesis]   tcbb7 (cb_buf) -> Q0N (M16GP_GF28HPP_04_GF)  CBTR (n3xstcornergd)  
[I] [ephysresynthesis]   bcbb7 (cb_buf) -> 
[I] [ephysresynthesis] Assigning subbank scan chains
[I] [ephysresynthesis]   Sub scan chain 0 (IW1/AL00E_T_NWI IW1/AL00E_T_BSCSO 69) at 196400 is assigned to instance rnw16 (NW_rep) at 303305, distance = 106905
[I] [ephysresynthesis]   Sub scan chain 1 (IW1/HV00E_T_NWI IW1/HV00E_T_BSCSO 273) at 219080 is assigned to instance rnw16 (NW_rep) at 303305, distance = 84225
[I] [ephysresynthesis]   Sub scan chain 2 (IW1/HV01E_T_NWI IW1/HV01E_T_BSCSO 273) at 1017733 is assigned to instance rnw12 (NW_rep) at 945305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 3 (IW1/NG00E_T_NWI IW1/NG00E_T_BSCSO 294) at 1049623 is assigned to instance rnw12 (NW_rep) at 945305, distance = 104318
[I] [ephysresynthesis]   Sub scan chain 4 (IW1/CK0_E_T_OCCSI IW1/CK0_E_T_OCCSO 171) at 1514380 is assigned to instance rnw8 (NW_rep) at 1587305, distance = 72925
[I] [ephysresynthesis]   Sub scan chain 5 (IW1/NG01E_T_NWI IW1/NG01E_T_BSCSO 294) at 1980733 is assigned to instance rnw6 (NW_rep) at 1908305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 6 (IW1/NG02E_T_NWI IW1/NG02E_T_BSCSO 294) at 2012623 is assigned to instance rnw6 (NW_rep) at 1908305, distance = 104318
[I] [ephysresynthesis]   Sub scan chain 7 (IW1/CK1_E_T_OCCSI IW1/CK1_E_T_OCCSO 171) at 2477380 is assigned to instance rnw2 (NW_rep) at 2550305, distance = 72925
[I] [ephysresynthesis]   Sub scan chain 8 (IW1/NG03E_T_NWI IW1/NG03E_T_BSCSO 294) at 2943733 is assigned to instance rnw0 (NW_rep) at 2871305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 9 (IW0/NG04W_T_NWI IW0/NG04W_T_BSCSO 294) at 6657226 is assigned to instance lnw1 (NW_rep) at 6873909, distance = 216683
[I] [ephysresynthesis]   Sub scan chain 10 (IW0/CK1_W_T_OCCSI IW0/CK1_W_T_OCCSO 171) at 7121784 is assigned to instance lnw3 (NW_rep) at 7194909, distance = 73125
[I] [ephysresynthesis]   Sub scan chain 11 (IW0/NG03W_T_NWI IW0/NG03W_T_BSCSO 294) at 7588337 is assigned to instance lnw5 (NW_rep) at 7515909, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 12 (IW0/NG02W_T_NWI IW0/NG02W_T_BSCSO 294) at 7620226 is assigned to instance lnw5 (NW_rep) at 7515909, distance = 104317
[I] [ephysresynthesis]   Sub scan chain 13 (IW0/CK0_W_T_OCCSI IW0/CK0_W_T_OCCSO 171) at 8084784 is assigned to instance lnw9 (NW_rep) at 8157909, distance = 73125
[I] [ephysresynthesis]   Sub scan chain 14 (IW0/NG01W_T_NWI IW0/NG01W_T_BSCSO 294) at 8551337 is assigned to instance lnw11 (NW_rep) at 8478909, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 15 (IW0/NG00W_T_NWI IW0/NG00W_T_BSCSO 294) at 8583226 is assigned to instance lnw11 (NW_rep) at 8478909, distance = 104317
[I] [ephysresynthesis]   Sub scan chain 16 (IW0/HV00W_T_NWI IW0/HV00W_T_BSCSO 273) at 9382295 is assigned to instance lnw17 (NW_rep_nw) at 9441226, distance = 58931
[I] [ephysresynthesis]   Sub scan chain 17 (IW0/AL00W_T_NWI IW0/AL00W_T_BSCSO 69) at 9403437 is assigned to instance lnw17 (NW_rep_nw) at 9441226, distance = 37789
[I] [ephysresynthesis]   Sub scan chain 3 (IW1/NG00E_T_NWI IW1/NG00E_T_BSCSO 294) at is assigned to line 51 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 5 (IW1/NG01E_T_NWI IW1/NG01E_T_BSCSO 294) at is assigned to line 52 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 6 (IW1/NG02E_T_NWI IW1/NG02E_T_BSCSO 294) at is assigned to line 53 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 8 (IW1/NG03E_T_NWI IW1/NG03E_T_BSCSO 294) at is assigned to line 54 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 9 (IW0/NG04W_T_NWI IW0/NG04W_T_BSCSO 294) at is assigned to line 55 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 11 (IW0/NG03W_T_NWI IW0/NG03W_T_BSCSO 294) at is assigned to line 56 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 12 (IW0/NG02W_T_NWI IW0/NG02W_T_BSCSO 294) at is assigned to line 57 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 14 (IW0/NG01W_T_NWI IW0/NG01W_T_BSCSO 294) at is assigned to line 58 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 15 (IW0/NG00W_T_NWI IW0/NG00W_T_BSCSO 294) at is assigned to line 59 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 1 (IW1/HV00E_T_NWI IW1/HV00E_T_BSCSO 273) at is assigned to line 60 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 2 (IW1/HV01E_T_NWI IW1/HV01E_T_BSCSO 273) at is assigned to line 61 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 16 (IW0/HV00W_T_NWI IW0/HV00W_T_BSCSO 273) at is assigned to line 62 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 4 (IW1/CK0_E_T_OCCSI IW1/CK0_E_T_OCCSO 171) at is assigned to line 63 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 7 (IW1/CK1_E_T_OCCSI IW1/CK1_E_T_OCCSO 171) at is assigned to line 64 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 10 (IW0/CK1_W_T_OCCSI IW0/CK1_W_T_OCCSO 171) at is assigned to line 65 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 13 (IW0/CK0_W_T_OCCSI IW0/CK0_W_T_OCCSO 171) at is assigned to line 0 (length = 172)
[I] [ephysresynthesis]   Sub scan chain 0 (IW1/AL00E_T_NWI IW1/AL00E_T_BSCSO 69) at is assigned to line 1 (length = 70)
[I] [ephysresynthesis]   Sub scan chain 17 (IW0/AL00W_T_NWI IW0/AL00W_T_BSCSO 69) at is assigned to line 2 (length = 70)
[I] [ephysresynthesis] Assigning 112 left IO OCC pins to 180 locations
[I] [ephysresynthesis]   Max displacement = 147386
[I] [ephysresynthesis]   Average displacement = 62945
[I] [ephysresynthesis] Assigning 2 left PLL OCC pins to 20 locations
[I] [ephysresynthesis]   Max displacement = 108327
[I] [ephysresynthesis]   Average displacement = 104443
[I] [ephysresynthesis] Assigning 112 right IO OCC pins to 180 locations
[I] [ephysresynthesis]   Max displacement = 148217
[I] [ephysresynthesis]   Average displacement = 62885
[I] [ephysresynthesis] Assigning 4 right PLL OCC pins to 20 locations
[I] [ephysresynthesis]   Max displacement = 107047
[I] [ephysresynthesis]   Average displacement = 105347
[I] [ephysresynthesis] Creating DFT ring instances
[I] [ephysresynthesis]   Created instance DFTR/lnw0_3 (NW_rep_buf) at the location (94100, 196990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw1_4 (NW_rep_buf) at the location (3678152, 380490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw1_5 (NW_rep) at the location (94100, 318990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw0_6 (NW_rep) at the location (3678152, 258490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw2_7 (NW_rep_buf) at the location (94100, 517990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw3_8 (NW_rep_buf) at the location (3678152, 701490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw3_9 (NW_rep) at the location (94100, 639990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw2_10 (NW_rep) at the location (3678152, 579490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw4_11 (NW_rep_buf) at the location (94100, 838990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw5_12 (NW_rep_buf) at the location (3678152, 1022490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw5_13 (NW_rep) at the location (94100, 960990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw4_14 (NW_rep) at the location (3678152, 900490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw6_15 (NW_rep_buf) at the location (94100, 1159990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw7_16 (NW_rep_buf) at the location (3678152, 1343490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw7_17 (NW_rep) at the location (94100, 1281990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw6_18 (NW_rep) at the location (3678152, 1221490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw8_19 (NW_rep_buf) at the location (94100, 1480990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw9_20 (NW_rep_buf) at the location (3678152, 1664490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw9_21 (NW_rep) at the location (94100, 1602990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw8_22 (NW_rep) at the location (3678152, 1542490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw10_23 (NW_rep_buf) at the location (94100, 1801990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw11_24 (NW_rep_buf) at the location (3678152, 1985490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw11_25 (NW_rep) at the location (94100, 1923990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw10_26 (NW_rep) at the location (3678152, 1863490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw12_27 (NW_rep_buf) at the location (94100, 2122990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw13_28 (NW_rep_buf) at the location (3678152, 2306490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw13_29 (NW_rep) at the location (94100, 2244990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw12_30 (NW_rep) at the location (3678152, 2184490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw14_31 (NW_rep_buf) at the location (94100, 2443990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw15_32 (NW_rep_buf) at the location (3678152, 2627490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw15_33 (NW_rep) at the location (94100, 2565990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw14_34 (NW_rep) at the location (3678152, 2505490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw16_35 (NW_rep_buf) at the location (94100, 2764990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw17_36 (NW_rep_buf) at the location (3678152, 2948490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw17_37 (NW_rep_nw) at the location (94100, 2886990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw16_38 (NW_rep) at the location (3678152, 2826490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/tnw0_39 (NW_scan) at the location (178813, 3034560) R0
[I] [ephysresynthesis]   Created instance DFTR/tednw_40 (n3xs_nw_1to66_edt) at the location (249813, 3034560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw0_41 (NW_general) at the location (294313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw1_42 (NW_addr) at the location (465313, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw1_43 (NW_rep_hor) at the location (520313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw2_44 (NW_rep_hor) at the location (711313, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw2_45 (NW_rep_hor) at the location (761313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tedio0_46 (n3xs_eiomotif_1to60_edt) at the location (865803, 3042560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedio0_47 (n3xs_eiomotif_1to60_edt) at the location (865803, 102920) R0_F
[I] [ephysresynthesis]   Created instance DFTR/tnw3_48 (NW_rep_hor) at the location (1054998, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw3_49 (NW_rep_sw1) at the location (1104998, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tcbb0_50 (cb_buf) at the location (1119780, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc0_51 (n3xs_core_1to28_edt) at the location (1154248, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc0_52 (n3xs_core_1to28_edt) at the location (1151280, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw4_53 (NW_top) at the location (1198530, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw4_54 (NW_bottom1) at the location (1316530, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tcbb1_55 (cb_buf) at the location (1329312, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc1_56 (n3xs_core_1to56_edt) at the location (1363780, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc1_57 (n3xs_core_1to56_edt) at the location (1360812, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw5_58 (NW_top) at the location (1408062, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw5_59 (NW_bottom1) at the location (1526062, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne2_60 (mgio_ne) at the location (1538844, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc2_61 (n3xs_core_1to56_edt) at the location (1573312, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc2_62 (n3xs_core_1to56_edt) at the location (1570344, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne2_63 (mgio_ne) at the location (1604812, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw6_64 (NW_top) at the location (1617594, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw6_65 (NW_bottom1) at the location (1735594, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgdf3_66 (mgio_dft) at the location (1748376, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc3_67 (n3xs_core_1to56_edt) at the location (1782844, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc3_68 (n3xs_core_1to56_edt) at the location (1779876, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgdf3_69 (mgio_dft) at the location (1814344, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw7_70 (NW_top) at the location (1827126, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw7_71 (NW_bottom1) at the location (1945126, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tedmg4_72 (n3xs_mgio_1to35_edt) at the location (1957908, 3022560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc4_73 (n3xs_core_1to56_edt) at the location (1992376, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc4_74 (n3xs_core_1to56_edt) at the location (1989408, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw8_75 (NW_top) at the location (2036658, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw8_76 (NW_bottom1) at the location (2154658, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne5_77 (mgio_ne) at the location (2167440, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc5_78 (n3xs_core_1to56_edt) at the location (2201908, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc5_79 (n3xs_core_1to56_edt) at the location (2198940, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne5_80 (mgio_ne) at the location (2233408, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw9_81 (NW_top) at the location (2246190, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw9_82 (NW_bottom1) at the location (2364190, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne6_83 (mgio_ne) at the location (2376972, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc6_84 (n3xs_core_1to56_edt) at the location (2411440, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc6_85 (n3xs_core_1to56_edt) at the location (2408472, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne6_86 (mgio_ne) at the location (2442940, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw10_87 (NW_top) at the location (2455722, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw10_88 (NW_bottom1) at the location (2573722, 113120) R180
[I] [ephysresynthesis]   Netlist contains instance Q0N_unused_cb_buf (cb_buf) at the location of instance DFTR/tcbb7
[I] [ephysresynthesis]   Created instance DFTR/tedc7_89 (n3xs_core_1to28_edt) at the location (2620972, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc7_90 (n3xs_core_1to28_edt) at the location (2618004, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bcbb7_91 (cb_buf) at the location (2652472, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw11_92 (NW_rep_hor) at the location (2667254, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw11_93 (NW_rep_sm1) at the location (2717254, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tedio1_94 (n3xs_eiomotif_1to60_edt) at the location (2906449, 3042560) R180_F
[I] [ephysresynthesis]   Created instance DFTR/bedio1_95 (n3xs_eiomotif_1to60_edt) at the location (2906449, 102920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw12_96 (NW_rep_hor) at the location (3010939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw12_97 (NW_rep_hor) at the location (3045939, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw13_98 (NW_rep_hor) at the location (3251939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw13_99 (NW_general) at the location (3325589, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw14_100 (NW_general) at the location (3477939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw14_101 (NW_rep_se) at the location (3542939, 100920) R180
[I] [ephysresynthesis]   User netlist contains 0 clock IOs and 0 PLLs for OCC configuration
[I] [ephysresynthesis]   User netlist clock pads: 
[I] [ephysresynthesis] Writing not buffered nets to file DftRingConn.txt
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[0] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[1] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[2] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[3] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[4] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[5] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[6] (cb_buf) to DFTR_VDD_1 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[7] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[8] (cb_buf) to DFTR_VDD_1 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[9] (cb_buf) to DFTR_VDD_1 by default
[I] [ephysresynthesis]   Core edt: <-> tedc0 (n3xs_core_1to28_edt) <-> tnw4 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw4 (NW_top) <-> tedc1 (n3xs_core_1to56_edt) <-> tnw5 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw5 (NW_top) <-> tedc2 (n3xs_core_1to56_edt) <-> tnw6 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw6 (NW_top) <-> tedc3 (n3xs_core_1to56_edt) <-> tnw7 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw7 (NW_top) <-> tedc4 (n3xs_core_1to56_edt) <-> tnw8 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw8 (NW_top) <-> tedc5 (n3xs_core_1to56_edt) <-> tnw9 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw9 (NW_top) <-> tedc6 (n3xs_core_1to56_edt) <-> tnw10 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw10 (NW_top) <-> tedc7 (n3xs_core_1to28_edt) <->
[I] [ephysresynthesis]   Core edt: <-> bedc7 (n3xs_core_1to28_edt) <-> bnw10 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw10 (NW_bottom1) <-> bedc6 (n3xs_core_1to56_edt) <-> bnw9 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw9 (NW_bottom1) <-> bedc5 (n3xs_core_1to56_edt) <-> bnw8 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw8 (NW_bottom1) <-> bedc4 (n3xs_core_1to56_edt) <-> bnw7 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw7 (NW_bottom1) <-> bedc3 (n3xs_core_1to56_edt) <-> bnw6 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw6 (NW_bottom1) <-> bedc2 (n3xs_core_1to56_edt) <-> bnw5 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw5 (NW_bottom1) <-> bedc1 (n3xs_core_1to56_edt) <-> bnw4 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw4 (NW_bottom1) <-> bedc0 (n3xs_core_1to28_edt) <->
[I] [ephysresynthesis] Assigning test and edt clocks
[I] [ephysresynthesis]   Clock macro for test/edt clock root = lckm9 (eclkdft_wrap)
[I] [ephysresynthesis]   Assigning test clock
[I] [ephysresynthesis]     Drivers = 46, receivers = 56
[I] [ephysresynthesis]     Max fanout = 5, max distance to receiver = 160508
[I] [ephysresynthesis]   Assigning edt clock
[I] [ephysresynthesis]     Drivers = 46, receivers = 169
[I] [ephysresynthesis]     Max fanout = 7, max distance to receiver = 170110
[I] [ephysresynthesis] Reading not buffered nets from file DftRingConn.txt
[I] [ephysresynthesis]   Read 3681 not buffered nets (3681 signal ones), total pin number = 8427
[I] [ephysresynthesis] Routing not buffered nets: 3728 paths, 210 routing tracks
[I] [ephysresynthesis] Buffering nets: 25 dffs, 4012 inverters
[I] [ephysresynthesis] Making tie offs
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN2[8] (M16GP_GF28HPP_04_GF/SCANDILN2[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN0[8] (M16GP_GF28HPP_04_GF/SCANDILN0[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN1[8] (M16GP_GF28HPP_04_GF/SCANDILN1[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN3[8] (M16GP_GF28HPP_04_GF/SCANDILN3[8])
[I] [ephysresynthesis]   Tie off pin DFTR/bnw0_41/FROM_GEN_INTERRUPT (NW_general)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_MGIO_TAP_OVERRIDE (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPINSTSEL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPRESETL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPSHIFTDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPCAPTUREDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPUPDATEDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TCK (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPTDI (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TCKCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_SCANREFCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_PLLLOCKED (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[4] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[5] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[6] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/TAPTDO (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_MGIO_TAP_OVERRIDE (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPINSTSEL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPRESETL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPSHIFTDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPCAPTUREDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPUPDATEDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TCK (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPTDI (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TCKCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_SCANREFCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_PLLLOCKED (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[4] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[5] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[6] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw13_99/FROM_GEN_INTERRUPT (NW_general)
[I] [ephysresynthesis] Configuring OCC
[I] [ephysresynthesis]   Configuring left side
[I] [ephysresynthesis]     Attempt with involving unused only ckgens, unused only OCC outputs, just one IO per one ckgen
[I] [ephysresynthesis]       Clock IOs = 0, available ck gen pins = 2
[I] [ephysresynthesis]   Configuring right side
[I] [ephysresynthesis]     Attempt with involving unused only ckgens, unused only OCC outputs, just one IO per one ckgen
[I] [ephysresynthesis]       Clock IOs = 0, available ck gen pins = 4
[I] [ephysresynthesis] Dumping reports
[I] [ephysresynthesis]   Dumping network STA settings to file network_sta_settings.tcl
[I] [ephysresynthesis]   Dumping test pin assignment to file test_pin_assignment.csv
[I] [ephysresynthesis]   Dumping scan edt assignment to file scan_edt_assignment.csv
[I] [ephysresynthesis]   Dumping mgio dft assignment to file mgio_dft_assignment.csv
[I] [ephysresynthesis]   Dumping pll monitor assignment to file pll_monitor_assignment.csv
[I] [ephysresynthesis]   Dumping pll occ assignment to file pll_occ_assignment.csv
[I] [ephysresynthesis]   Dumping ne chain to file ne_chain.csv
[I] [ephysresynthesis]   Dumping jtag/bsc chain to file jtag_chain.csv
[I] [ephysresynthesis] Saving verilog file ar.dftring.v
[I] [ephysresynthesis] Saving def file ar.dftring.def
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/dftring/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:56:10 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Clock Tree Insertion
[I] [econfig] *********************************************************************
[I] [econfig] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] [econfig] Econfig command options            :  --logFile device_mapping.log --createOaDb --placedDesign /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def --placedVerilog /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v --userLibName UserDesign --userDesignName ar --userViewName placement --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --cornerType n3xstcornertl_1_wrap --cornergdType n3xstcornergd_1_wrap --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task embed_clk_and_rtbuf_mnbuf_packing --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --ibis_map /home/dmitriev/lastperf/nextreme-2/data_n3xs/ibis/config/ibis_map.csv --jtag off --jtag_power 3.3 --jtag_tdo_strength 08 --por off --ntsd off --ntsd_east off --padLess --popt --pnc 10000 --userCode 10000 --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] [econfig] Create user design oa              : 1
[I] [econfig] Placed design                      : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def
[I] [econfig] Placed verilog                     : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v
[I] [econfig] User design name                   : ar
[I] [econfig] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work
[I] [econfig] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work
[I] [econfig] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [econfig] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] [econfig] Device name                        : n3xst150f
[I] [econfig] Device type                        : full
[I] [econfig] User device name                   : N3XST150
[I] [econfig] Package name                       : FC150
[I] [econfig] Task needs to be done              : embed_clk_and_rtbuf_mnbuf_packing
[I] [econfig] Pad less design                    : true
[I] [econfig] Ntsd(west) option                  : off
[I] [econfig] Ntsd(east) option                  : off
[I] [econfig] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] [econfig] Power optimized config             : Yes
[I] [econfig] *********************************************************************
[I] [econfig] Found multi chip pintable
[I] [econfig] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] [econfig] Unclassified P/G class for pin VCC_TR, created new class
[I] [econfig] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] [econfig] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] [econfig] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] [econfig] Unclassified P/G class for pin VPP_TR, created new class
[I] [econfig] *******************************************************************************
[I] [econfig] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] [econfig] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] [econfig] *******************************************************************************
[I] [econfig] Reading def netlist file </home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def>.
[O] [econfig] *****************************************************************************
[O] [econfig] Tool:		verilog2oa          22.50.047
[O] [econfig] *****************************************************************************
[O] [econfig] Running: verilog2oa -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -DMSystem oaDMFileSys -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/UserDesign -overwrite -refLibs "techlib" -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v" -top ar -view placement -viewType maskLayout -defparams
[O] [econfig] Started: Fri Mar 15 15:56:10 2019 (Hostname: mos018.ru.easic.com)
[I] Detected changes in option list. Raising events.
[W] [econfig] (OAVLG-40065): /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v(35111) : The width of the terminal "OUT_T_STATDATA[20:0]" does not match the width of the net "DFTR_NET_9358". Some bits were left unconnected. Correct the width of the net or terminal.
[O] [econfig] Finished:	verilog2oa
[O] [econfig] Time elapsed:	1.36 seconds
[O] [econfig] CPU Time:	0.559107 seconds
[O] [econfig] System Time:	0.040934 seconds
[O] [econfig] Peak VM:	8667136 bytes
[O] [econfig] Messages:	0 errors, 1 warning
[O] [econfig] *****************************************************************************
[O] [econfig] Tool:		def2oa              22.50.047
[O] [econfig] *****************************************************************************
[O] [econfig] Running: def2oa -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -DMSystem oaDMFileSys -refLibs "techlib" -dataModel 4 -def "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def" -cell ar -view placement
[O] [econfig] Started: Fri Mar 15 15:56:12 2019 (Hostname: mos018.ru.easic.com)
[O] [econfig] Finished:	def2oa
[O] [econfig] Time elapsed:	0.57 seconds
[O] [econfig] CPU Time:	0.402336 seconds
[O] [econfig] System Time:	0.043035 seconds
[O] [econfig] Peak VM:	12451840 bytes
[O] [econfig] Messages:	0 errors, 0 warnings
[I] [econfig] Done
[I] [econfig] Loading oa design.
[I] [econfig] Done
[I] [econfig] Check dcdl types
[I] [econfig] Check clock inverters types
[I] [econfig] Do IO pads flattening
[I] [econfig] Create flat site map
[I] [econfig] Done for 0 io pads
[I] [econfig] Remapping dcdl types
[I] [econfig] Done remapping 0 dcdl types
[I] [econfig] Doing macro eco operation on user design
[I] [econfig]   device revision name is 'd'
[I] [econfig] Done
[I] [econfig] Creating physical device DB
[I] [econfig] Create hierarchy site map
[I] [econfig] Doing placement check.
[I] [econfig] Done
[I] [econfig] Populating chip hier structure
[I] [econfig] Done
[I] [econfig] Doing io configuration
[I] [econfig] Done
[I] [econfig] Do DFT ring connections
[I] [econfig]   Create instance CBTL with type n3xstcornertl_1_wrap
[I] [econfig]   Connect instance CBTL type n3xstcornertl_1_wrap pin IOB2_T18_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_6
[I] [econfig]   Create instance \IW0/HV00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/AL00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm9CMT\/CBB\/CBN0_0_84 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T3
[I] [econfig]   Create instance \IW1/HV01E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm6CMT\/CBB\/CBN0_0_1178 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW1/NG01E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm3CMT\/CBB\/CBN0_0_1199 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG02E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG03W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG02W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm3CMT\/CBB\/CBN0_0_43 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG01W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm6CMT\/CBB\/CBN0_0_22 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/CK1_W/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/CK0_W/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW1/CK0_E/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/CK1_E/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Connect instance DFTR\/rckm9CMT\/CBB\/CBN0_0_1157 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/AL00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW1/HV00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/rckm4CMT\/CBB\/CBN0_0_1192 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/rckm1CMT\/CBB\/CBN0_0_1213 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG03E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm0CMT\/CBB\/CBN0_0_1220 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm1CMT\/CBB\/CBN0_0_1234 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm1CMT\/CBB\/CBN0_0_71 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1CMT\/CBB\/CBN0_0_57 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/lckm4CMT\/CBB\/CBN0_0_36 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/tlckm1CMT\/CBB\/CBN0_0_91 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm1CMT\/CBB\/CBN0_0_1150 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T2
[I] [econfig]   Create instance CBTR with type n3xstcornergd_1_wrap
[I] [econfig]   Connect instance CBTR type n3xstcornergd_1_wrap pin IOB0_T18_7
[I] [econfig]   Connect instance DFTR\/lckm9CMB\/CBB\/CBN0_0_1 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T1
[I] [econfig]   Connect instance DFTR\/rckm8CMT\/CBB\/CBN0_0_1164 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7CMT\/CBB\/CBN0_0_1171 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5CMT\/CBB\/CBN0_0_1185 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2CMT\/CBB\/CBN0_0_1206 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm2CMT\/CBB\/CBN0_0_1227 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance HS1\/CI0IOCMB\/SCBR\/SCB_1137 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance C\/B2\/CM0BCMB\/SCBR\/SCB_557 type scconbr pin TO_CLKT
[I] [econfig]   Connect instance HS0\/CI0IOCMB\/SCBR\/SCB_191 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance DFTR\/blckm2CMT\/CBB\/CBN0_0_78 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG04W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm0CMT\/CBB\/CBN0_0_64 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2CMT\/CBB\/CBN0_0_50 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5CMT\/CBB\/CBN0_0_29 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7CMT\/CBB\/CBN0_0_15 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8CMT\/CBB\/CBN0_0_8 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/tlckm2CMT\/CBB\/CBN0_0_98 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance HS0\/CI9IOCMT\/SCBR\/SCB_107 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance C\/B2\/CM9BCMT\/SCBR\/SCB_447 type scconbr pin TO_CLKT
[I] [econfig]   Connect instance HS1\/CI9IOCMT\/SCBR\/SCB_1053 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance DFTR\/trckm2CMT\/CBB\/CBN0_0_1143 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG04W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG03W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG02W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG01W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG00W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/HV00W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/AL00W/ITBUSBUF0  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[7]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSENTX
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSENRX
[I] [econfig]   Create instance \IW1/AL00E/ITBUSBUF0  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/HV00E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/HV01E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG00E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG01E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG02E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG03E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Connect instance DFTR\/tlckm2CMT\/CBB\/CBN0_1_1253 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm1CMT\/CBB\/CBN0_1_1540 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm2CMT\/CBB\/CBN0_1_1533 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm2CMT\/CBB\/CBN0_1_1466 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm1CMT\/CBB\/CBN0_1_1459 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm2CMT\/CBB\/CBN0_1_1317 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm9CMT\/CBB\/CBN0_1_1331 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance edt_clk_leaf_C\/B1\/CM0BCMT\/CIB\/CTI0_0\/CKI_1486 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B0\/CM0BCMT\/CIB\/CTI0_0\/CKI_1478 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_clock
[I] [econfig]   Connect instance DFTR\/tlckm1CMT\/CBB\/CBN0_1_1246 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm1CMT\/CBB\/CBN0_1_1324 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm8CMT\/CBB\/CBN0_1_1338 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7CMT\/CBB\/CBN0_1_1345 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm6CMT\/CBB\/CBN0_1_1352 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5CMT\/CBB\/CBN0_1_1359 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm4CMT\/CBB\/CBN0_1_1366 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm3CMT\/CBB\/CBN0_1_1373 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2CMT\/CBB\/CBN0_1_1380 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm1CMT\/CBB\/CBN0_1_1387 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm0CMT\/CBB\/CBN0_1_1452 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1CMT\/CBB\/CBN0_1_1445 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2CMT\/CBB\/CBN0_1_1438 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm3CMT\/CBB\/CBN0_1_1431 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm4CMT\/CBB\/CBN0_1_1424 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5CMT\/CBB\/CBN0_1_1417 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm6CMT\/CBB\/CBN0_1_1410 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7CMT\/CBB\/CBN0_1_1403 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8CMT\/CBB\/CBN0_1_1396 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance edt_clk_leaf_HS1\/CI0IOCMT\/CIB\/CTI0_0\/CKI_1525 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B6\/CM0BCMT\/CIB\/CTI0_0\/CKI_1517 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B5\/CM0BCMT\/CIB\/CTI0_0\/CKI_1512 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B2\/CM0BCMT\/CIB\/CTI0_0\/CKI_1491 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS0\/CI9IOCMT\/CIB\/CTI0_0\/CKI_1257 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B0\/CM9BCMT\/CIB\/CTI0_0\/CKI_1265 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B1\/CM9BCMT\/CIB\/CTI0_0\/CKI_1270 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B4\/CM9BCMT\/CIB\/CTI0_0\/CKI_1291 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B5\/CM9BCMT\/CIB\/CTI0_0\/CKI_1296 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B6\/CM9BCMT\/CIB\/CTI0_0\/CKI_1304 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS0\/CI0IOCMT\/CIB\/CTI0_0\/CKI_1473 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B3\/CM9BCMT\/CIB\/CTI0_0\/CKI_1283 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS1\/CI9IOCMT\/CIB\/CTI0_0\/CKI_1309 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T0
[I] [econfig]   Create instance \IW0/AL00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance DFTR\/lckm9CMB\/CBB\/CBN0_1_1238 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance edt_clk_leaf_C\/B4\/CM0BCMT\/CIB\/CTI0_0\/CKI_1504 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B3\/CM0BCMT\/CIB\/CTI0_0\/CKI_1499 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B2\/CM9BCMT\/CIB\/CTI0_0\/CKI_1278 type eclkinv1_on pin O_Z
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[0]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[5]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[7]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX0
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN0
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANMODE
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TTYPE[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TTYPE[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANREFCLK
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TCK
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPRESETL
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPCAPTUREDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPSHIFTDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPUPDATEDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPINSTSEL
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPTDI
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPTDO
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP1
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX1
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[0]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[5]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[7]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX3
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN3
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP3
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN3
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP3
[I] [econfig]   Instance Q0N_unused type M16GP_GF28HPP_04_GF pin IDDQ already connected to net DFTR_NET_2348
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_6
[I] [econfig]   Create instance \HS0/SCB17/SE  with type scbufcri
[I] [econfig]   Connect instance HS0\/SCB17\/SE type scbufcri pin I_IN
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANEN
[I] [econfig]   Create instance \HS1/SCB17/SE  with type scbufcri
[I] [econfig]   Connect instance HS1\/SCB17\/SE type scbufcri pin I_IN
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_7
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin ACMODE
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITCLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T10_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_6
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/AL00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/AL00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_channels_in
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_channels_out
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T12_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH0  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH0 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH0  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH0 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH2  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH2 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH2  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH2 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH1  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH1 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH1  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH1 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH3  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH3 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH3  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH3 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH1  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH1 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/AL00E/GLOBBUFH2  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW1\/AL00E\/GLOBBUFH2 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH0  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH0 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_0
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH3  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH3 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_1
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH4  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH4 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_0
[I] [econfig]   Create instance \IW1/AL00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/AL00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_5
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_reset
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_update
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_low_power_shift_en
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_bypass
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_1
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_7
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_5
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_3
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_6
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_3
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_7
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_4
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_2
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_6
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[1]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[2]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[3]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[4]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[5]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[7]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[8]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[9]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[10]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[11]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[12]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_4
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_5
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_1
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_6
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_7
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_3
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T5
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T6
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_1
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_6
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_7
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_5
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_2
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_6
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_1
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_6
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_6
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_1
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_7
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_2
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_3
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_1
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[0]
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T11_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_5
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T12_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_6
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_3_14377 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_2_14378 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_1_14379 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_0_14380 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_3_14381 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_2_14382 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_1_14383 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_0_14384 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_3_14385 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_2_14386 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_1_14387 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_0_14388 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN1_3_14389 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN1_2_14390 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_3_14391 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_2_14392 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_1_14393 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_0_14394 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_3_14395 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_2_14396 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_1_14397 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_0_14398 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_3_14399 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_2_14400 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_1_14401 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_0_14402 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN1_3_14403 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN1_2_14404 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_3_14405 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_2_14406 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_1_14407 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_0_14408 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_3_14409 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_2_14410 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_1_14411 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_0_14412 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_3_14413 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_2_14414 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_1_14415 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_0_14416 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_3_14417 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_2_14418 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_1_14419 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_0_14420 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_3_14421 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_2_14422 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_1_14423 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_0_14424 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN1_3_14425 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN1_2_14426 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_3_14427 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_2_14428 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_1_14429 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_0_14430 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_3_14431 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_2_14432 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_1_14433 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_0_14434 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_3_14435 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_2_14436 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_1_14437 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_0_14438 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN1_3_14439 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN1_2_14440 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_3_14441 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_2_14442 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_1_14443 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_0_14444 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_3_14445 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_2_14446 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_1_14447 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_0_14448 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_3_14449 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_2_14450 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_1_14451 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_0_14452 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_3_14453 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_2_14454 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_1_14455 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_0_14456 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_3_14457 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_2_14458 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_1_14459 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_0_14460 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN1_3_14461 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN1_2_14462 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_3_14463 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_2_14464 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_1_14465 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_0_14466 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_3_14467 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_2_14468 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_1_14469 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_0_14470 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_3_14471 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_2_14472 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_1_14473 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_0_14474 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN1_3_14475 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN1_2_14476 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_3_14477 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_2_14478 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_1_14479 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_0_14480 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_3_14481 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_2_14482 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_1_14483 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_3_14484 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_2_14485 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_1_14486 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_0_14487 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN1_3_14488 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN0_3_14489 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN0_2_14490 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_3_14491 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_2_14492 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_1_14493 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_0_14494 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_3_14495 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_2_14496 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_1_14497 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_0_14498 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_3_14499 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_2_14500 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_1_14501 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_0_14502 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN1_3_14503 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN1_2_14504 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_3_14505 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_2_14506 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_1_14507 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_0_14508 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_3_14509 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_2_14510 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_1_14511 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_0_14512 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_3_14513 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_2_14514 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_1_14515 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_0_14516 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN1_3_14517 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN1_2_14518 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_3_14519 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_2_14520 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_1_14521 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_0_14522 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_3_14523 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_2_14524 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_1_14525 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_0_14526 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_3_14527 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_2_14528 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_1_14529 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_0_14530 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_3_14531 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_2_14532 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_1_14533 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_0_14534 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_3_14535 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_2_14536 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_1_14537 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_0_14538 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN1_3_14539 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN1_2_14540 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_3_14541 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_2_14542 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_1_14543 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_0_14544 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_3_14545 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_2_14546 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_1_14547 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_0_14548 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_3_14549 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_2_14550 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_1_14551 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_0_14552 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN1_3_14553 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN1_2_14554 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_3_14555 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_2_14556 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_1_14557 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_0_14558 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_3_14559 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_2_14560 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_1_14561 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_0_14562 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_3_14563 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_2_14564 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_1_14565 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_0_14566 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_3_14567 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_2_14568 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_1_14569 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_0_14570 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_3_14571 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_2_14572 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_1_14573 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_0_14574 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN1_3_14575 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN1_2_14576 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_3_14577 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_2_14578 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_1_14579 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_0_14580 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_3_14581 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_2_14582 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_1_14583 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_0_14584 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_3_14585 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_2_14586 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_1_14587 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_0_14588 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN1_3_14589 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN1_2_14590 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_3_14591 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_2_14592 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_1_14593 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_0_14594 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_3_14595 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_2_14596 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_1_14597 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_3_14598 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_2_14599 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_1_14600 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_0_14601 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN1_3_14602 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN0_3_14603 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN0_2_14604 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN0_3_14605 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN0_2_14606 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_1
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[8]
[I] [econfig] Done for 2226/2226
[I] [econfig] Net EASIC_TIE1 not found in design
[I] [econfig] Add dummy nets to unconnected bits of busses
[I] [econfig]   Create instance term SCANDOLN3[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN1[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN0[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN2[8] for instance Q0N_unused
[I] [econfig]   4 dummy nets inserted in design ar
[I] [econfig] Done
[I] [econfig] Doing simple design rule checks.
[I] [econfig]   Check hanging ports
[W] [econfig] (60) User design port<Z[40]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[39]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[38]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[37]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[36]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[35]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[34]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[33]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[32]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[31]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[30]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[29]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[28]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[27]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[26]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[25]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[24]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[23]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[22]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[21]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[20]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[19]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[18]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[17]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[16]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[15]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[14]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[13]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[12]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[11]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[10]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[9]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[8]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[7]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[6]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[5]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[4]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[3]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[2]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[1]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[0]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[20]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[19]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[18]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[17]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[16]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[15]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[14]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[13]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[12]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[11]> is not connected to any pad instance.
[W] [econfig] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I] [econfig]   Check nets
[W] [econfig] (67) Design net has no routable sinks: Z[40].
[W] [econfig] (67) Design net has no routable sinks: Z[39].
[W] [econfig] (67) Design net has no routable sinks: Z[38].
[W] [econfig] (67) Design net has no routable sinks: Z[37].
[W] [econfig] (67) Design net has no routable sinks: Z[36].
[W] [econfig] (67) Design net has no routable sinks: Z[35].
[W] [econfig] (67) Design net has no routable sinks: Z[34].
[W] [econfig] (67) Design net has no routable sinks: Z[33].
[W] [econfig] (67) Design net has no routable sinks: Z[32].
[W] [econfig] (67) Design net has no routable sinks: Z[31].
[W] [econfig] (67) Design net has no routable sinks: Z[30].
[W] [econfig] (67) Design net has no routable sinks: Z[29].
[W] [econfig] (67) Design net has no routable sinks: Z[28].
[W] [econfig] (67) Design net has no routable sinks: Z[27].
[W] [econfig] (67) Design net has no routable sinks: Z[26].
[W] [econfig] (67) Design net has no routable sinks: Z[25].
[W] [econfig] (67) Design net has no routable sinks: Z[24].
[W] [econfig] (67) Design net has no routable sinks: Z[23].
[W] [econfig] (67) Design net has no routable sinks: Z[22].
[W] [econfig] (67) Design net has no routable sinks: Z[21].
[W] [econfig] (67) Design net has no routable sinks: Z[20].
[W] [econfig] (67) Design net has no routable sinks: Z[19].
[W] [econfig] (67) Design net has no routable sinks: Z[18].
[W] [econfig] (67) Design net has no routable sinks: Z[17].
[W] [econfig] (67) Design net has no routable sinks: Z[16].
[W] [econfig] (67) Design net has no routable sinks: Z[15].
[W] [econfig] (67) Design net has no routable sinks: Z[14].
[W] [econfig] (67) Design net has no routable sinks: Z[13].
[W] [econfig] (67) Design net has no routable sinks: Z[12].
[W] [econfig] (67) Design net has no routable sinks: Z[11].
[W] [econfig] (67) Design net has no routable sinks: Z[10].
[W] [econfig] (67) Design net has no routable sinks: Z[9].
[W] [econfig] (67) Design net has no routable sinks: Z[8].
[W] [econfig] (67) Design net has no routable sinks: Z[7].
[W] [econfig] (67) Design net has no routable sinks: Z[6].
[W] [econfig] (67) Design net has no routable sinks: Z[5].
[W] [econfig] (67) Design net has no routable sinks: Z[4].
[W] [econfig] (67) Design net has no routable sinks: Z[3].
[W] [econfig] (67) Design net has no routable sinks: Z[2].
[W] [econfig] (67) Design net has no routable sinks: Z[1].
[W] [econfig] (67) Design net has no routable sinks: Z[0].
[W] [econfig] (67) Design net has no routable sinks: DFTR_NET_102.
[W] [econfig] (67) Design net has no routable sinks: DFTR_NET_104.
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[19].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[18].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[17].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[16].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[15].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[14].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[13].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[12].
[W] [econfig] (18) Stopped printing messages for message id <67> due to exceed of limit.
[I] [econfig]   Check top port name unique
[I] [econfig]   Check MGIO top nets
[I] [econfig]   Done
[I] [econfig]   Check MGIOs IDDQ pin connection
[I] [econfig]     Create defparam UNUSED_QUAD for Q0N_unused
[I] [econfig]   Done
[I] [econfig]   Check unconnected instances
[I] [econfig]   Done for 0 instances
[I] [econfig]   Check routable nets
[I] [econfig]   Check instances
[I] [econfig]   Check combined pins
[I] [econfig]   Done for 0 instances
[I] [econfig]   Check MGIOs AREFENABLE pin connection
[I] [econfig]   Done
[I] [econfig] Done
[I] [econfig] Check VDDA/VSSA pins are bound out
[I] [econfig] Done for 0 instances
[I] [econfig] Check BRAM/REGFILE for clock gate path
[I] [econfig]   checked 0 instances
[I] [econfig] Done
[I] [econfig] Doing user intrinsic net connectivity check.
[I] [econfig] Done
[I] [econfig] Check temperature diodes pins for bounding out
[I] [econfig] Done for 0 diodes
[I] [econfig] Starting supply configuration.
[I] [econfig] Done
[I] [econfig] Doing void logic configuration.
[I] [econfig] Done
[I] [econfig] Doing all io drcs.
[I] [econfig]   check VCCIO in banks
[I] [econfig]   check VREF in banks
[I] [econfig]     done for 0/0 IOs
[I] [econfig]   check vreftune in banks
[I] [econfig]     checked 0/0 vref tune groups
[I] [econfig]   check COMP_UPD/COMP_EN
[I] [econfig]     checked 0/0 IO pads
[I] [econfig]   check ODTEN and odt configuration
[I] [econfig]     checked 0 configurations of 0 odt instances
[I] [econfig]   check edlygenddr4s
[I] [econfig]     checked 0/0 edlygenddr4s
[I] [econfig]   check 'uided/tided' bsch cells
[I] [econfig]   done
[I] [econfig]   check test pins for bounding out
[I] [econfig]   done for 96 top pins
[I] [econfig]   check dedicated test pins
[I] [econfig]   done
[I] [econfig]   check IO prohibited configurations for test pin sites
[I] [econfig]   done
[I] [econfig]   check WKE connections
[I] [econfig]   check top ports
[I] [econfig]   check LVDS output pads
[I] [econfig]     checked 0 top ports/0 LVDS pads
[I] [econfig]   check inout direction for IO
[I] [econfig] Done
[I] [econfig] Starting change masters
[I] [econfig] Done for 347 of 347 instances
[I] [econfig] Doing scan chain connections
[I] [econfig] Number of super motifs 72, motif 9 x 8
[I] [econfig] Number of IO super motifs 18, motif 9 x 2
[I] [econfig] Scan chain connections done
[I] [econfig] Configuring IDCODE and USERCODE ports of jtag controller.
[I] [econfig] Done
[I] [econfig] Check and fix DLL tieoff
[I] [econfig] Done
[I] [econfig] Add dummy clock macros in order to adjust wireload and to enable trim optimization
[W] [econfig] (605) User net 'Z[40]' has not physical counter part
[W] [econfig] (605) User net 'Z[39]' has not physical counter part
[W] [econfig] (605) User net 'Z[38]' has not physical counter part
[W] [econfig] (605) User net 'Z[37]' has not physical counter part
[W] [econfig] (605) User net 'Z[36]' has not physical counter part
[W] [econfig] (605) User net 'Z[35]' has not physical counter part
[W] [econfig] (605) User net 'Z[34]' has not physical counter part
[W] [econfig] (605) User net 'Z[33]' has not physical counter part
[W] [econfig] (605) User net 'Z[32]' has not physical counter part
[W] [econfig] (605) User net 'Z[31]' has not physical counter part
[W] [econfig] (605) User net 'Z[30]' has not physical counter part
[W] [econfig] (605) User net 'Z[29]' has not physical counter part
[W] [econfig] (605) User net 'Z[28]' has not physical counter part
[W] [econfig] (605) User net 'Z[27]' has not physical counter part
[W] [econfig] (605) User net 'Z[26]' has not physical counter part
[W] [econfig] (605) User net 'Z[25]' has not physical counter part
[W] [econfig] (605) User net 'Z[24]' has not physical counter part
[W] [econfig] (605) User net 'Z[23]' has not physical counter part
[W] [econfig] (605) User net 'Z[22]' has not physical counter part
[W] [econfig] (605) User net 'Z[21]' has not physical counter part
[W] [econfig] (605) User net 'Z[20]' has not physical counter part
[W] [econfig] (605) User net 'Z[19]' has not physical counter part
[W] [econfig] (605) User net 'Z[18]' has not physical counter part
[W] [econfig] (605) User net 'Z[17]' has not physical counter part
[W] [econfig] (605) User net 'Z[16]' has not physical counter part
[W] [econfig] (605) User net 'Z[15]' has not physical counter part
[W] [econfig] (605) User net 'Z[14]' has not physical counter part
[W] [econfig] (605) User net 'Z[13]' has not physical counter part
[W] [econfig] (605) User net 'Z[12]' has not physical counter part
[W] [econfig] (605) User net 'Z[11]' has not physical counter part
[W] [econfig] (605) User net 'Z[10]' has not physical counter part
[W] [econfig] (605) User net 'Z[9]' has not physical counter part
[W] [econfig] (605) User net 'Z[8]' has not physical counter part
[W] [econfig] (605) User net 'Z[7]' has not physical counter part
[W] [econfig] (605) User net 'Z[6]' has not physical counter part
[W] [econfig] (605) User net 'Z[5]' has not physical counter part
[W] [econfig] (605) User net 'Z[4]' has not physical counter part
[W] [econfig] (605) User net 'Z[3]' has not physical counter part
[W] [econfig] (605) User net 'Z[2]' has not physical counter part
[W] [econfig] (605) User net 'Z[1]' has not physical counter part
[W] [econfig] (605) User net 'Z[0]' has not physical counter part
[W] [econfig] (605) User net 'A1[20]' has not physical counter part
[W] [econfig] (605) User net 'A1[19]' has not physical counter part
[W] [econfig] (605) User net 'A1[18]' has not physical counter part
[W] [econfig] (605) User net 'A1[17]' has not physical counter part
[W] [econfig] (605) User net 'A1[16]' has not physical counter part
[W] [econfig] (605) User net 'A1[15]' has not physical counter part
[W] [econfig] (605) User net 'A1[14]' has not physical counter part
[W] [econfig] (605) User net 'A1[13]' has not physical counter part
[W] [econfig] (605) User net 'A1[12]' has not physical counter part
[W] [econfig] (605) User net 'A1[11]' has not physical counter part
[W] [econfig] (18) Stopped printing messages for message id <605> due to exceed of limit.
[I] [econfig]   add unused instances
[I] [econfig]     added 540 instances
[I] [econfig]   do not add unused BRAMs and BRIDGEs
[I] [econfig]   configure VDDL connections for used instances
[I] [econfig]   add unused instances by predefined list
[I] [econfig]   configure VDDL connections for unused instances
[I] [econfig]   add intrinsic tie-off connections
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP2: '::add_pin_constraints 0 Q0N_RXP2 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN2: '::add_pin_constraints 0 Q0N_RXN2 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP3: '::add_pin_constraints 0 Q0N_RXP3 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN3: '::add_pin_constraints 0 Q0N_RXN3 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN1: '::add_pin_constraints 0 Q0N_RXN1 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP1: '::add_pin_constraints 0 Q0N_RXP1 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/REFCLKN: '::add_pin_constraints 0 Q0N_REFCLKN -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/REFCLKP: '::add_pin_constraints 0 Q0N_REFCLKP -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP0: '::add_pin_constraints 0 Q0N_RXP0 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN0: '::add_pin_constraints 0 Q0N_RXN0 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RREF: '::add_pin_constraints 1 Q0N_RREF -module n3xst150f -revised'
[I] [econfig]   check tie-off
[W] [econfig] M16GP_GF28HPP_04_GF.ALTVREF0P850V (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.ALTVREF0P425V (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKRP (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKRN (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKLN (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKLP (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] por_globbufh_r2l.PORBUF_RIGHT_IO (IW0\/EW\/GLOBBUFH0) is not tied off neither in the user design nor on the device
[W] [econfig] 7 different types of undriven inputs found
[I] [econfig] Done
[I] [econfig] Doing net name configuration.
[I] [econfig] 12400 user nets will be renamed
[I] [econfig] Done
[I] [econfig] Doing void logic configuration.
[I] [econfig] Done
[I] [econfig]   check PLL defparams
[I] [econfig]   done
[I] [econfig] Generate BRAM usage reports
[I] [econfig] Generate scan nets file
[I] [econfig] Check design nets and instances name conflicts
[I] [econfig] done
[I] [econfig] Check device nets and instances name conflicts
[I] [econfig] done
[I] [econfig] Printing status of all drc checks
[I] [econfig] -----------------------------------------
[I] [econfig] | ID  | Check Type            | Status  |
[I] [econfig] -----------------------------------------
[I] [econfig] |  0  | Placement check       | PASS    |
[I] [econfig] |  1  | Simple drc check      | PASS    |
[I] [econfig] |  2  | Clock conn check      | NOT RUN |
[I] [econfig] |  3  | IO check              | PASS    |
[I] [econfig] |  4  | Memory check          | PASS    |
[I] [econfig] |  5  | Intrinsic conn check  | PASS    |
[I] [econfig] |  6  | Jtag IO config check  | NOT RUN |
[I] [econfig] |  7  | PNC number check      | NOT RUN |
[I] [econfig] |  8  | Corner block check    | NOT RUN |
[I] [econfig] |  9  | Edff name check       | NOT RUN |
[I] [econfig] -----------------------------------------
[I] [econfig] | 10  | All checks            | PASS    |
[I] [econfig] -----------------------------------------
[I] [econfig] Memory used : 0.7 Gb
[I] [econfig] Time Elapsed             : 20s
[I] [econfig] *
[I] [econfig] * Thank you for using eASIC design tools.
[I] [econfig] *
[I] [econfig] exit code: 0
[I] [econfig] num errors detected: 0, suppressed: 0, ignored: 0
[I] Device Mapping Insertion finished
[O] [oa2verilog] *****************************************************************************
[O] [oa2verilog] Tool:		oa2verilog          22.50.047
[O] [oa2verilog] *****************************************************************************
[O] [oa2verilog] Running: oa2verilog -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2verilog.device_mapping.log -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -cell ar -view physical -verilog /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/ar.clock_inserted.v -defparams
[O] [oa2verilog] Started: Fri Mar 15 15:56:30 2019 (Hostname: mos018.ru.easic.com)
[I] Detected changes in option list. Raising events.
[O] [oa2verilog] Finished:	oa2verilog
[O] [oa2verilog] Time elapsed:	1.15 seconds
[O] [oa2verilog] CPU Time:	1.13768 seconds
[O] [oa2verilog] System Time:	0.062816 seconds
[O] [oa2verilog] Peak VM:	10661888 bytes
[O] [oa2verilog] Messages:	0 errors, 0 warnings
[I] [oa2verilog] exit code: 0
[I] [oa2verilog] num errors detected: 0, suppressed: 0, ignored: 0
[I] Skip base spef generation for Ruby
[C] reset_task flowSynth
[I] Task flowSynth has been reset
[I] Project saved
[C] run -io
[I] Start Synopsys Design Compiler (single pass mode)
[I] /home/dmitriev/lastperf/nextreme-2/etools/scripts/synopsys/dc/run_dc_syn.csh {*}-exe /home/anikishin/bin/dc_shell -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/dc_single_run.log -use_ultra -single_pass
[I] [run_dc_syn.csh] DC SINGLE_PASS Mode: Running DC Elaboration, SDC, Compile and Finalize Steps in single pass
[O] [run_dc_syn.csh] Information: License queuing is enabled. (DCSH-18)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                            Design Compiler Graphical 
[O] [run_dc_syn.csh]                                  DC Ultra (TM)
[O] [run_dc_syn.csh]                                   DFTMAX (TM)
[O] [run_dc_syn.csh]                               Power Compiler (TM)
[O] [run_dc_syn.csh]                                  DesignWare (R)
[O] [run_dc_syn.csh]                                  DC Expert (TM)
[O] [run_dc_syn.csh]                                Design Vision (TM)
[O] [run_dc_syn.csh]                                HDL Compiler (TM)
[O] [run_dc_syn.csh]                                VHDL Compiler (TM)
[O] [run_dc_syn.csh]                                   DFT Compiler
[O] [run_dc_syn.csh]                                Design Compiler(R)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                Version N-2017.09-SP4 for linux64 - Mar 01, 2018 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                     Copyright (c) 1988 - 2018 Synopsys, Inc.
[O] [run_dc_syn.csh]    This software and the associated documentation are proprietary to Synopsys,
[O] [run_dc_syn.csh]  Inc. This software may only be used in accordance with the terms and conditions
[O] [run_dc_syn.csh]  of a written license agreement with Synopsys, Inc. All other use, reproduction,
[O] [run_dc_syn.csh]             or distribution of this software is strictly prohibited.
[O] [run_dc_syn.csh] Initializing...
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] User specified DC-Ultra(dc_use_ultra=1), license checkout success
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[I] [run_dc_syn.csh] Target library  : n3xs_phys_ecellc_0v807ssn40c.db n3xs_phys_efac_0v807ssn40c.db n3xs_logic_dcmisc.db n3xs_phys_edff_0v807ssn40c.db n3xs_phys_clk_0v807ssn40c.db n3xs_phys_bram_0v807ssn40c.db n3xs_phys_core_0v807ssn40c.db n3xs_phys_corner_0v807ssn40c.db n3xs_phys_nw_0v807ssn40c.db n3xs_phys_otp_0v807ssn40c.db n3xs_logic_eio_0v807ssn40c.db n3xs_phys_eio_0v807ssn40c.db n3xs_phys_sys_0v807ssn40c.db n3xs_phys_m16gp_0v807ssn40c.db n3xs_phys_m28gp_0v807ssn40c.db
[I] [run_dc_syn.csh] Link library    : * n3xs_phys_ecellc_0v807ssn40c.db n3xs_phys_efac_0v807ssn40c.db n3xs_logic_dcmisc.db n3xs_phys_edff_0v807ssn40c.db n3xs_phys_clk_0v807ssn40c.db n3xs_phys_bram_0v807ssn40c.db n3xs_phys_core_0v807ssn40c.db n3xs_phys_corner_0v807ssn40c.db n3xs_phys_nw_0v807ssn40c.db n3xs_phys_otp_0v807ssn40c.db n3xs_logic_eio_0v807ssn40c.db n3xs_phys_eio_0v807ssn40c.db n3xs_phys_sys_0v807ssn40c.db n3xs_phys_m16gp_0v807ssn40c.db n3xs_phys_m28gp_0v807ssn40c.db dw_foundation.sldb standard.sldb
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Re/Syncronizers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Configurable Clock Divider : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv
[I] [run_dc_syn.csh] Filtering IP (Common Port Configurator for All Memory Types : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common
[I] [run_dc_syn.csh] Filtering IP (bRAM Dual True Dual Port Array(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp
[I] [run_dc_syn.csh] Filtering IP (bRAM Simple Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp
[I] [run_dc_syn.csh] Filtering IP (bRAM Single Port Array (1RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp
[I] [run_dc_syn.csh] Filtering IP (bRAM Double/Quad Pumped Arrays : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump
[I] [run_dc_syn.csh] Filtering IP (bROM Dual Port Array (2R) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp
[I] [run_dc_syn.csh] Filtering IP (bROM Single Port Array (1R) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp
[I] [run_dc_syn.csh] Filtering IP (Register File True Dual Port Array (2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp
[I] [run_dc_syn.csh] Filtering IP (Register File Simple Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp
[I] [run_dc_syn.csh] Filtering IP (Register File Single Port Array (1RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Dual Port Array (2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Simpe Dual Port Array (1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array Backend RAM(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base
[I] [run_dc_syn.csh] Filtering IP (FF Based Simple DualPort Array(1R1W) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array(2RW) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp
[I] [run_dc_syn.csh] Filtering IP (Single Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo
[I] [run_dc_syn.csh] Filtering IP (Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo
[I] [run_dc_syn.csh] Filtering IP (Set of Simplified Memory Wrappers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Memory Generator : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Shift Taps : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Single Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (MGIO Wrappers : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers
[I] [run_dc_syn.csh] Filtering IP (MGIO APB Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb
[I] [run_dc_syn.csh] Filtering IP (MGIO Auxiliary Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary
[I] [run_dc_syn.csh] Filtering IP (MGIO Configware : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware
[I] [run_dc_syn.csh] Filtering IP (MGIO Initware : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware
[I] [run_dc_syn.csh] Filtering IP (MGIO Memory Array : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray
[I] [run_dc_syn.csh] Filtering IP (MGIO Calibration Blocks : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal
[I] [run_dc_syn.csh] Filtering IP (Single Ended IO Pad : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads
[I] [run_dc_syn.csh] Filtering IP (IO Pad Calibraion logic (RCAL) and APB Slave to RCAL : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal
[I] [run_dc_syn.csh] Filtering IP (Differential IO Pad : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads
[I] [run_dc_syn.csh] Filtering IP (Double Data Rate Delay Locked Loop Generator (DDR DLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr
[I] [run_dc_syn.csh] Filtering IP (Delay Locked Loop Generator (MP DLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp
[I] [run_dc_syn.csh] Filtering IP (Clock Generator (General Purpose PLL) : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen
[I] [run_dc_syn.csh] Filtering IP (Corner Block Generic Wrapper : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock
[I] [run_dc_syn.csh] Filtering IP (Generic Serializer/Deserializer : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Dual Clock FIFO : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant DDR IO Logic : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Memory Generator : verilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_syncrst.v eip_n3xs_resync.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mem_oe_gen.v eip_n3xs_mem_regout_merge.v eip_n3xs_mem_inst_port_config.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_inst.v eip_n3xs_bram_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_sdp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_sp_array.v eip_n3xs_bram_sp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_bram_dblpump_array.v eip_n3xs_bram_quadpump_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_brom_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_brom_sp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_inst.v eip_n3xs_rfile_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_sdp_array.v eip_n3xs_rfile_sdp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_rfile_sp_array.v eip_n3xs_rfile_sp_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_hram_array.v eip_n3xs_hram_inst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_hram_sdp_inst.v eip_n3xs_hram_sdp_array.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_scfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_simplemem_rw_rw.v eip_n3xs_simplemem_rw_r.v eip_n3xs_simplemem_w_r.v eip_n3xs_simplemem_w_a_a.v eip_n3xs_simplemem_w_a.v eip_n3xs_simplemem_w_r_r.v eip_n3xs_simplemem_rw.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_syncram.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_shift_taps.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_scfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_afpga_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio_clock_mux2.v eip_n3xs_mgio_phfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio_configware_sdp.v eip_n3xs_mgio_configware_tdp.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_mgio28g_pma_memarray.v eip_n3xs_mgio16g_pma_memarray.v eip_n3xs_mgio_apb_memarray.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eio_vrefcalpad.v eip_n3xs_eio_pad_std.v eip_n3xs_eio_pad.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eio_diffpad.v eip_n3xs_eio_diffpad_std.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_edelaygenddr.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_edelaygenmp.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_eclkgen_hysteresis.v eip_n3xs_eclkgen_urst_sniffer.v eip_n3xs_eclkgen_cfg_arbiter.v eip_n3xs_eclkgen_scm.v eip_n3xs_eclkgen.v eip_n3xs_eclkgen_flock.v eip_n3xs_eclkgen_counter.v eip_n3xs_eclkgen_phaseshift.v eip_n3xs_eclkgen_dynrst.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_cornerblockwrapper.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_serializer.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_dcfifo_as.v eip_n3xs_xfpga_dcfifo.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_oddr.v eip_n3xs_xfpga_iddr.v
[I] [run_dc_syn.csh] Appending  IP Sources  (verilog)  => eip_n3xs_xfpga_gen.v
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Re/Syncronizers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync
[I] [run_dc_syn.csh] Filtering IP (Basic Blocks: Configurable Clock Divider : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv
[I] [run_dc_syn.csh] Filtering IP (Common Port Configurator for All Memory Types : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common
[I] [run_dc_syn.csh] Filtering IP (bRAM Dual True Dual Port Array(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp
[I] [run_dc_syn.csh] Filtering IP (bRAM Simple Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp
[I] [run_dc_syn.csh] Filtering IP (bRAM Single Port Array (1RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp
[I] [run_dc_syn.csh] Filtering IP (bRAM Double/Quad Pumped Arrays : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump
[I] [run_dc_syn.csh] Filtering IP (bROM Dual Port Array (2R) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp
[I] [run_dc_syn.csh] Filtering IP (bROM Single Port Array (1R) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp
[I] [run_dc_syn.csh] Filtering IP (Register File True Dual Port Array (2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp
[I] [run_dc_syn.csh] Filtering IP (Register File Simple Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp
[I] [run_dc_syn.csh] Filtering IP (Register File Single Port Array (1RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Dual Port Array (2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp
[I] [run_dc_syn.csh] Filtering IP (hRAM (Hybrid Ram: bRAM + rFile) Simpe Dual Port Array (1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array Backend RAM(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base
[I] [run_dc_syn.csh] Filtering IP (FF Based Simple DualPort Array(1R1W) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp
[I] [run_dc_syn.csh] Filtering IP (FF Based True DualPort Array(2RW) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp
[I] [run_dc_syn.csh] Filtering IP (Single Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo
[I] [run_dc_syn.csh] Filtering IP (Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo
[I] [run_dc_syn.csh] Filtering IP (Set of Simplified Memory Wrappers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Memory Generator : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Shift Taps : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Single Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo
[I] [run_dc_syn.csh] Filtering IP (AFPGA Compliant Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (MGIO Wrappers : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers
[I] [run_dc_syn.csh] Filtering IP (MGIO APB Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb
[I] [run_dc_syn.csh] Filtering IP (MGIO Auxiliary Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary
[I] [run_dc_syn.csh] Filtering IP (MGIO Configware : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware
[I] [run_dc_syn.csh] Filtering IP (MGIO Initware : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware
[I] [run_dc_syn.csh] Filtering IP (MGIO Memory Array : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray
[I] [run_dc_syn.csh] Filtering IP (MGIO Calibration Blocks : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal
[I] [run_dc_syn.csh] Filtering IP (Single Ended IO Pad : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads
[I] [run_dc_syn.csh] Filtering IP (IO Pad Calibraion logic (RCAL) and APB Slave to RCAL : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal
[I] [run_dc_syn.csh] Filtering IP (Differential IO Pad : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads
[I] [run_dc_syn.csh] Filtering IP (Double Data Rate Delay Locked Loop Generator (DDR DLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr
[I] [run_dc_syn.csh] Filtering IP (Delay Locked Loop Generator (MP DLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp
[I] [run_dc_syn.csh] Filtering IP (Clock Generator (General Purpose PLL) : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen
[I] [run_dc_syn.csh] Filtering IP (Corner Block Generic Wrapper : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock
[I] [run_dc_syn.csh] Filtering IP (Generic Serializer/Deserializer : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Dual Clock FIFO : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant DDR IO Logic : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr
[I] [run_dc_syn.csh] Filtering IP (XFPGA Compliant Memory Generator : sverilog): /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_clkdiv.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_array_base.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_sdp_array.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_dff_tdp_array.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio16g_pma.sv eip_n3xs_mgio28g_pma.sv eip_n3xs_mgio16g_pma_wrapper.sv eip_n3xs_mgio28g_pma_wrapper.sv
[I] [run_dc_syn.csh] Appending  IP Packages (sverilog)  => eip_n3xs_mgio_pkg.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_apb_mux.sv eip_n3xs_mgio_apb_arbiter.sv eip_n3xs_mgio_apb2reg.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_configware.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_initware_ln_cmn.sv eip_n3xs_mgio_initware_ln_rx_eq.sv eip_n3xs_mgio_initware_ln_tx.sv eip_n3xs_mgio_initware.sv eip_n3xs_mgio_initware_qd.sv eip_n3xs_mgio_initware_ln_rx.sv eip_n3xs_mgio_initware_ln_rx_pm.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_mgio_rcal_init.sv eip_n3xs_mgio_rcal.sv
[I] [run_dc_syn.csh] Appending  IP Sources  (sverilog)  => eip_n3xs_eio_rcal_pad_apb.sv eip_n3xs_eio_rcal_pad.sv
[I] [run_dc_syn.csh] Appending  IP Includes (sverilog)  => /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/include/sverilog
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[I] [run_dc_syn.csh] Using predefined IP LIB location set to /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib
[O] [run_dc_syn.csh] ***********************************
[O] [run_dc_syn.csh] Read, analyze, and link start time
[O] [run_dc_syn.csh] Fri Mar 15 15:58:03 MSK 2019
[O] [run_dc_syn.csh] ***********************************
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_syncrst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_resync.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_oe_gen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_regout_merge.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_inst_port_config.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp/src/rtl/verilog/eip_n3xs_bram_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_dblpump_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_quadpump_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp/src/rtl/verilog/eip_n3xs_brom_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp/src/rtl/verilog/eip_n3xs_brom_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_inst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_array.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo/src/rtl/verilog/eip_n3xs_scfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo/src/rtl/verilog/eip_n3xs_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_rw.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a_a.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r_r.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram/src/rtl/verilog/eip_n3xs_afpga_syncram.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps/src/rtl/verilog/eip_n3xs_afpga_shift_taps.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo/src/rtl/verilog/eip_n3xs_afpga_scfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo/src/rtl/verilog/eip_n3xs_afpga_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_clock_mux2.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_phfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_sdp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_tdp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio28g_pma_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio16g_pma_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio_apb_memarray.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_vrefcalpad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad_std.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad_std.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr/src/rtl/verilog/eip_n3xs_edelaygenddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp/src/rtl/verilog/eip_n3xs_edelaygenmp.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_hysteresis.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_urst_sniffer.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_cfg_arbiter.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_scm.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_flock.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_counter.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_phaseshift.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_dynrst.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock/src/rtl/verilog/eip_n3xs_cornerblockwrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes/src/rtl/verilog/eip_n3xs_serializer.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo_as.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_oddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_iddr.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory/src/rtl/verilog/eip_n3xs_xfpga_gen.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_logic_eio_wrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_sys_wrapper.v
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_core_wrapper.v
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_syncrst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/resync/src/rtl/verilog/eip_n3xs_resync.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_oe_gen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_regout_merge.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/common/src/rtl/verilog/eip_n3xs_mem_inst_port_config.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_dp/src/rtl/verilog/eip_n3xs_bram_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sdp/src/rtl/verilog/eip_n3xs_bram_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_sp/src/rtl/verilog/eip_n3xs_bram_sp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_dblpump_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/bram_pump/src/rtl/verilog/eip_n3xs_bram_quadpump_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_dp/src/rtl/verilog/eip_n3xs_brom_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/brom_sp/src/rtl/verilog/eip_n3xs_brom_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_dp/src/rtl/verilog/eip_n3xs_rfile_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sdp/src/rtl/verilog/eip_n3xs_rfile_sdp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/rfile_sp/src/rtl/verilog/eip_n3xs_rfile_sp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_dp/src/rtl/verilog/eip_n3xs_hram_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_inst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/hram_sdp/src/rtl/verilog/eip_n3xs_hram_sdp_array.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/scfifo/src/rtl/verilog/eip_n3xs_scfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dcfifo/src/rtl/verilog/eip_n3xs_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_rw.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a_a.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_a.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_w_r_r.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/simplemem/src/rtl/verilog/eip_n3xs_simplemem_rw.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/syncram/src/rtl/verilog/eip_n3xs_afpga_syncram.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/shift_taps/src/rtl/verilog/eip_n3xs_afpga_shift_taps.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/scfifo/src/rtl/verilog/eip_n3xs_afpga_scfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/afpga/dcfifo/src/rtl/verilog/eip_n3xs_afpga_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_clock_mux2.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/auxiliary/src/rtl/verilog/eip_n3xs_mgio_phfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_sdp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/verilog/eip_n3xs_mgio_configware_tdp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio28g_pma_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio16g_pma_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/memarray/src/rtl/verilog/eip_n3xs_mgio_apb_memarray.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_vrefcalpad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad_std.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/pads/src/rtl/verilog/eip_n3xs_eio_pad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/diffpads/src/rtl/verilog/eip_n3xs_eio_diffpad_std.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenddr/src/rtl/verilog/eip_n3xs_edelaygenddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/edelaygenmp/src/rtl/verilog/eip_n3xs_edelaygenmp.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_hysteresis.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_urst_sniffer.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_cfg_arbiter.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_scm.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_flock.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_counter.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_phaseshift.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/eclkgen/src/rtl/verilog/eip_n3xs_eclkgen_dynrst.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/sys/ecornerblock/src/rtl/verilog/eip_n3xs_cornerblockwrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/phys/serdes/src/rtl/verilog/eip_n3xs_serializer.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo_as.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/dcfifo/src/rtl/verilog/eip_n3xs_xfpga_dcfifo.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_oddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/ddr/src/rtl/verilog/eip_n3xs_xfpga_iddr.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/xfpga/memory/src/rtl/verilog/eip_n3xs_xfpga_gen.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_logic_eio_wrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_sys_wrapper.v
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/sim/verilog/n3xs_phys_core_wrapper.v
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb'
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/standard.sldb'
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv/src/rtl/sverilog/eip_n3xs_clkdiv.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base/src/rtl/sverilog/eip_n3xs_dff_array_base.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp/src/rtl/sverilog/eip_n3xs_dff_sdp_array.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp/src/rtl/sverilog/eip_n3xs_dff_tdp_array.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma_wrapper.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma_wrapper.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_mux.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_arbiter.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb2reg.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/sverilog/eip_n3xs_mgio_configware.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_cmn.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_eq.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_tx.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_qd.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_pm.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal_init.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad_apb.sv
[O] [run_dc_syn.csh] SCH-100: Search Path Found File /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio_pkg.sv:1: The package eip_n3xs_mgio_pkg has already been analyzed. It is being replaced. (VER-26)
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/basic/clkdiv/src/rtl/sverilog/eip_n3xs_clkdiv.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_base/src/rtl/sverilog/eip_n3xs_dff_array_base.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_sdp/src/rtl/sverilog/eip_n3xs_dff_sdp_array.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/memory/dff_tdp/src/rtl/sverilog/eip_n3xs_dff_tdp_array.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio16g_pma_wrapper.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/wrappers/src/rtl/sverilog/eip_n3xs_mgio28g_pma_wrapper.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_mux.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb_arbiter.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/apb/src/rtl/sverilog/eip_n3xs_mgio_apb2reg.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/configware/src/rtl/sverilog/eip_n3xs_mgio_configware.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_cmn.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_eq.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_tx.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_qd.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/initware/src/rtl/sverilog/eip_n3xs_mgio_initware_ln_rx_pm.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal_init.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/mgio/rcal/src/rtl/sverilog/eip_n3xs_mgio_rcal.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad_apb.sv
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv:45: Using default enum base size of 32. (VER-533)
[W] [run_dc_syn.csh] /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib/io/rcal/src/rtl/sverilog/eip_n3xs_eio_rcal_pad.sv:130: Using default enum base size of 32. (VER-533)
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Compiling source file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/src/ar.v
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Loading db file '/easic/tools/synopsys/syn/latest/libraries/syn/gtech.db'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_ecellc_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_efac_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_logic_dcmisc'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_edff_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_clk_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_bram_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_core_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_corner_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_nw_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_otp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_logic_eio_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_eio_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_sys_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_m16gp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'n3xs_phys_m28gp_0v807ssn40c'
[O] [run_dc_syn.csh]   Loading link library 'gtech'
[O] [run_dc_syn.csh] Running PRESTO HDLC
[O] [run_dc_syn.csh] Presto compilation completed successfully.
[O] [run_dc_syn.csh] Elaborated 1 design.
[O] [run_dc_syn.csh] Current design is now 'ar'.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   ar                          /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library) /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[I] [run_dc_syn.csh] Marking vreftune_top_on/VREF as dont_touch
[I] [run_dc_syn.csh] Marking vreftunebsc_act/A* as dont_touch
[I] [run_dc_syn.csh] Start Preserving semi-intrinsic MTX connectivity...
[I] [run_dc_syn.csh] Done Preserving semi-intrinsic MTX connectivity.
[I] [run_dc_syn.csh] Bypass Constraining Periphery Input Buffer connections.
[I] [run_dc_syn.csh] Bypass Constraining the PLL and its related logic/network. (No PLL found within Design).
[I] [run_dc_syn.csh] Bypass Constraining the CORNER BLOCK and its related logic/network. (No CORNER BLOCK found within Design).
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_elaborate.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_elaborate.ddc'.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Id             Severity         Limit    Occurrences   Suppressed
[O] [run_dc_syn.csh] --------------------------------------------------------------------
[O] [run_dc_syn.csh] DCSH-18     Information             0              1            0
[O] [run_dc_syn.csh] UPF-213         Warning             0              0            0
[O] [run_dc_syn.csh] VER-26          Warning             0              1            0
[O] [run_dc_syn.csh] VER-533         Warning             0              2            0
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Diagnostics summary: 3 warnings, 1 informational
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[O] [run_dc_syn.csh] Information: You already have a 'DC-Ultra-Features' license. (UI-31)
[O] [run_dc_syn.csh] Information: You already have a 'DC-Ultra-Opt' license. (UI-31)
[W] [run_dc_syn.csh] DC-Ultra specified (dc_use_ultra=1) but license checkout failed
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[I] [run_dc_syn.csh] Reading SDC file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/src/ar.sdc
[O] [run_dc_syn.csh] create_clock -period 40.0 -waveform {0.0 20.0} -name clk4
[W] [run_dc_syn.csh] Creating virtual clock named 'clk4' with no sources. (UID-348)
[O] [run_dc_syn.csh] set_input_delay 0.0  -clock [get_clocks {clk4}] -add_delay [get_ports {A*}]
[O] [run_dc_syn.csh] set_input_delay 0.0  -clock [get_clocks {clk4}] -add_delay [get_ports {B*}]
[O] [run_dc_syn.csh] set_output_delay 0.0 -clock [get_clocks {clk4}] -add_delay [get_ports {Z*}]
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_constrained.ddc'.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[O] [run_dc_syn.csh] Information: Evaluating DesignWare library utilization. (UISN-27)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] | DesignWare Building Block Library  |         Version         | Available |
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] | Basic DW Building Blocks           | N-2017.09-DWBB_201709.4 |     *     |
[O] [run_dc_syn.csh] | Licensed DW Building Blocks        | N-2017.09-DWBB_201709.4 |     *     |
[O] [run_dc_syn.csh] ============================================================================
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] Operating condition SS_-40T_0807V set on design ar has different process,
[O] [run_dc_syn.csh] voltage and temperatures parameters than the parameters at which target library 
[O] [run_dc_syn.csh] n3xs_logic_dcmisc is characterized. Delays may be inaccurate as a result. (OPT-998)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Pass 1 Mapping
[O] [run_dc_syn.csh]   ------------------------
[O] [run_dc_syn.csh]   Processing 'ar'
[W] [run_dc_syn.csh] The trip points for the library named n3xs_phys_eio_0v807ssn40c differ from those in the library named n3xs_phys_ecellc_0v807ssn40c. (TIM-164)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Updating timing information
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Implementation Selection
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh]   Processing 'ar_DW01_sub_0'
[O] [run_dc_syn.csh]   Processing 'ar_DW01_add_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Mapping Optimizations  (Medium effort)
[O] [run_dc_syn.csh]   -------------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:06   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:06   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:06   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:06   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Delay Optimization Phase
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Area-Recovery Phase  (cleanup)
[O] [run_dc_syn.csh]   -----------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18766.7      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18597.9      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18498.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18415.8      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18344.6      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh]     0:00:07   18273.4      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Optimization Complete
[O] [run_dc_syn.csh]   ---------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Current design is 'ar'.
[I] [run_dc_syn.csh] RAM TRIM - start trimming ram inputs...
[I] [run_dc_syn.csh] RAM TRIM - start trimming ram inputs... Overall trimmed ram ports: 0
[I] [run_dc_syn.csh] Removing unconnected edff_sync/bram/regfile instances
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Loading design 'ar'
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
	  Simplifying Design 'ar'
[I] [run_dc_syn.csh] Done removing unconnected edff_sync/bram/regfile instances
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_compile.ddc'.
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[W] [run_dc_syn.csh] Operating condition SS_-40T_0807V set on design ar has different process,
[O] [run_dc_syn.csh] voltage and temperatures parameters than the parameters at which target library 
[O] [run_dc_syn.csh] n3xs_logic_dcmisc is characterized. Delays may be inaccurate as a result. (OPT-998)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Pass 1 Mapping  (Incremental)
[O] [run_dc_syn.csh]   ------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Updating timing information
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Mapping Optimizations  (High effort)  (Incremental)
[O] [run_dc_syn.csh]   -------------------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Incremental Implementation Selection
[O] [run_dc_syn.csh]   ----------------------------------------------
[O] [run_dc_syn.csh]   Selecting implementations
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_0_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_1_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2_0'
[O] [run_dc_syn.csh]   Mapping 'ar_DW_mult_uns_2_0'
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Delay Optimization Phase
[O] [run_dc_syn.csh]   ----------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:06   18273.4      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
	    0:00:08   18273.4      0.00       0.0       0.0                          
	    0:00:08   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:08   18273.4      0.00       0.0       0.0                          
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Beginning Critical Range Optimization
[O] [run_dc_syn.csh]   -------------------------------------
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]                                   TOTAL                                      
[O] [run_dc_syn.csh]    ELAPSED            WORST NEG   SETUP    DESIGN                            
[O] [run_dc_syn.csh]     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
[O] [run_dc_syn.csh]   --------- --------- --------- --------- --------- -------------------------
[O] [run_dc_syn.csh]     0:00:08   18273.4      0.00       0.0       0.0                          
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db'
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Optimization Complete
[O] [run_dc_syn.csh]   ---------------------
[W] [run_dc_syn.csh] The set_dont_touch_network command is used for clock clk4, for which no sources are specified. (UID-997)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_compile_incremental.ddc'.
[I] [run_dc_syn.csh] changing names
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc_hier.v_nodefparams'.
[W] [run_dc_syn.csh] Verilog writer has added 3 nets to module ar using EASIC_UNCONNECTED as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   * (6 designs)               /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db, etc
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library)
[O] [run_dc_syn.csh]                               /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[W] [run_dc_syn.csh] Design 'ar' inherited license information from design 'ar_DW_mult_uns_2'. (DDB-74)
[O] [run_dc_syn.csh] Information: Added key list 'DesignWare' to design 'ar'. (DDB-72)
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final_flat.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[I] [run_dc_syn.csh] DC Defparam Extraction: reading template file: /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/../ephysresynthesis/data/params_logical.txt
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Using ip_lib files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ip_lib as specified by envar ETOOLS_IP_LIB
[I] [run_dc_syn.csh] Loading eASIC`s 'DC Hierarchical Area Report' service script done.
[I] [run_dc_syn.csh] Using design_libs files from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs as specified by envar ETOOLS_DESIGN_LIBS
[I] [run_dc_syn.csh] Local Settings File project_local.tcl (not provided)
[I] [run_dc_syn.csh] Using default operating corner (dc_corner) "ss"
[I] [run_dc_syn.csh] Reading/Using  DB Libraries for Corner: ss 0v807ssn40c
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_ecellc_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_efac_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_dcmisc              found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_edff_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_clk_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_bram_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_core_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_corner_0v807ssn40c   found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_nw_0v807ssn40c       found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_otp_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_logic_eio_0v807ssn40c     found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_eio_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_sys_0v807ssn40c      found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m16gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Info : Library    DB n3xs_phys_m28gp_0v807ssn40c    found in /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp
[O] [run_dc_syn.csh] Read supplementary sdc file 
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh]   Linking design 'ar'
[O] [run_dc_syn.csh]   Using the following designs and libraries:
[O] [run_dc_syn.csh]   --------------------------------------------------------------------------
[O] [run_dc_syn.csh]   ar                          /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/ar.db
[O] [run_dc_syn.csh]   n3xs_phys_ecellc_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_efac_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_dcmisc (library) /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/dc/timing/np/n3xs_logic_dcmisc.db
[O] [run_dc_syn.csh]   n3xs_phys_edff_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_clk_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_bram_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_core_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_corner_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_nw_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_otp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_logic_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_eio_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_sys_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m16gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   n3xs_phys_m28gp_0v807ssn40c (library)
[O] [run_dc_syn.csh]                               /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.db
[O] [run_dc_syn.csh]   dw_foundation.sldb (library)
[O] [run_dc_syn.csh]                               /easic/tools/synopsys/syn/latest/libraries/syn/dw_foundation.sldb
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Applying derating 2.0 for ecells and 2.0 for efa cells
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Updating design information... (UID-85)
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[W] [run_dc_syn.csh] Design has no hierarchy.  No cells can be ungrouped. (UID-228)
[I] [run_dc_syn.csh] Generating reports in ./reports
[O] [run_dc_syn.csh] Information: Running parallel report using a maximum of 1 cores. (RPT-100)
[O] [run_dc_syn.csh] Writing ddc file './dc_out/ar_final_flat.ddc'.
[O] [run_dc_syn.csh] Writing verilog file '/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/synthesis/out/ar_dc.v_nodefparams'.
[I] [run_dc_syn.csh] Adding defparams to the Verilog file
[O] [run_dc_syn.csh] DRT-101 INFO: removing synthesis derate.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_ecellc_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[O] [run_dc_syn.csh] DRT-101 INFO: Re reading library:  n3xs_phys_efac_0v807ssn40c
[O] [run_dc_syn.csh] Loading db file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'
[W] [run_dc_syn.csh] Overwriting design file '/home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.db'. (DDB-24)
[O] [run_dc_syn.csh] Loaded 0 designs.
[I] [run_dc_syn.csh] DC Defparam Extraction: reading template file: /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/../ephysresynthesis/data/params_logical.txt
[O] [run_dc_syn.csh] 
[O] [run_dc_syn.csh] Thank you...
[I] [run_dc_syn.csh] DC SINGLE_PASS Mode Finished Successfully.
[I] [run_dc_syn.csh] exit code: 0
[I] [run_dc_syn.csh] num errors detected: 0, suppressed: 0, ignored: 0
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Convert Synthesis results
[I] verilog2oa -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa -lib ar_oa -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_dc.v " -defparams -refLibs "ltechlib techlib_lut base_solid_io stechlib" -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/verilog2oa_syn.log -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -view abstract -viewType maskLayout -designPerMod
[O] [verilog2oa] *****************************************************************************
[O] [verilog2oa] Tool:		verilog2oa          22.50.047
[O] [verilog2oa] *****************************************************************************
[O] [verilog2oa] Running: verilog2oa -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/verilog2oa_syn.log -lib ar_oa -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa -refLibs "ltechlib techlib_lut base_solid_io stechlib" -refViews "abstract layout" -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_dc.v" -designPerMod -view abstract -viewType maskLayout -defparams
[O] [verilog2oa] Started: Fri Mar 15 15:59:23 2019 (Hostname: mos018.ru.easic.com)
[I] Detected changes in file list. Raising events.
[O] [verilog2oa] Finished:	verilog2oa
[O] [verilog2oa] Time elapsed:	1.08 seconds
[O] [verilog2oa] CPU Time:	0.214311 seconds
[O] [verilog2oa] System Time:	0.023033 seconds
[O] [verilog2oa] Peak VM:	2785280 bytes
[O] [verilog2oa] Messages:	0 errors, 0 warnings
[I] [verilog2oa] exit code: 0
[I] [verilog2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] [flatten] flatten (version #29, Mar 12 2019 11:49:18) started at Fri Mar 15 15:59:24 2019
[I] [flatten] Command line:  flatten ar_oa ar abstract flat_netlist -leafLibs ltechlib techlib_lut base_solid_io stechlib
[I] [flatten] Using BUF12CRRVTIZ cell as buffer, ports A, IZ.
[I] [flatten] Processed 1 modules
[I] [flatten] flatten finished at Fri Mar 15 15:59:24 2019
[I] [flatten] exit code: 0
[I] [flatten] num errors detected: 0, suppressed: 0, ignored: 0
[O] [def2oa] *****************************************************************************
[O] [def2oa] Tool:		def2oa              22.50.047
[O] [def2oa] *****************************************************************************
[O] [def2oa] Running: def2oa -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/def2oa.log -lib ar_oa -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs -DMSystem oaDMFileSys -refLibs "ltechlib techlib_lut base_solid_io stechlib" -dataModel 1 -def "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/oa_ar.def" -techLib ltechlib -view flat_netlist
[O] [def2oa] Started: Fri Mar 15 15:59:24 2019 (Hostname: mos018.ru.easic.com)
[O] [def2oa] Finished:	def2oa
[O] [def2oa] Time elapsed:	0.73 seconds
[O] [def2oa] CPU Time:	0.056571 seconds
[O] [def2oa] System Time:	0.019542 seconds
[O] [def2oa] Peak VM:	2662400 bytes
[O] [def2oa] Messages:	0 errors, 0 warnings
[I] [def2oa] exit code: 0
[I] [def2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] Restoring defparams after synthesis started
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/lib.defs
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/logical/techlib: version Wed Feb 25 02:36:37 2015
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa: library ar_oa, view flat_netlist, version Fri Mar 15 15:59:24 2019
[I] [eco2oa] Tool : eco2oa  Version : 21640  Build date : Jul 16 2018 16:03:46
[I] [eco2oa] Local time : Fri Mar 15 15:59:25 2019
[I] [eco2oa] Running : eco2oa -ecoFileName /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/defparam_eco.tcl -oaLibName ar_oa -topModule ar -origViewName flat_netlist -newViewName synthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/restore_defparams_eco.log 
[I] [eco2oa] Loading eco list...
[I] [eco2oa] open OA design ...
[I] [eco2oa] apply eco on OA block...
[I] [eco2oa] commiting eco changes to OA...
[I] [eco2oa] eco applied successfully !!!
[I] [eco2oa] exit code: 0
[I] [eco2oa] num errors detected: 0, suppressed: 0, ignored: 0
[I] Defparams after synthesis were restored
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Start oa2rdb conversion on OA view synthesis
[I] Read tech parameters for corner 0v807ssn40
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 15:59:26 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2rdb.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2rdb.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] Reading OA technology libraries
[I] [ephysresynthesis]   Reading library ltechlib from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/techlib
[I] Detected changes in option list. Raising events.
[I] [ephysresynthesis]   Reading library techlib_lut from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/techlib_lut
[I] [ephysresynthesis]   Reading library base_solid_io from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/base_solid_io
[I] [ephysresynthesis]   Reading library stechlib from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/logical/stechlib
[I] [ephysresynthesis]   Reading defparams from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/params_logical.txt
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis] Reading OA design /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa/ar/synthesis
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (1, 1)
[I] [ephysresynthesis]   Ports = 151
[I] [ephysresynthesis]   Instances = 2024
[I] [ephysresynthesis]   Nets = 2794
[I] [ephysresynthesis]   Intrinsic nets = 151, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 25/4867
[I] [ephysresynthesis] Reading simulation models /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xssim.v
[I] [ephysresynthesis] Reading simulation models /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xssim_semi.v
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/synthesis/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 15:59:29 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] oa2rdb conversion completed
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/lib_ar.defs
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/logical/techlib: version Wed Feb 25 02:36:37 2015
[I] Open /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/ar_oa: library ar_oa, view synthesis, version Fri Mar 15 15:59:25 2019
[I] execApp rdbeconfig --userLibName snapshots --userDesignName ar --userViewName synthesis --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --deviceType full --userDevice N3XST150 --package FC150 --task initial_drc_only --skipSpefConfig --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --maxMessagePerId 50 --logFile initial_drc.log --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --reducedLib --technology gp --por off --padLess --ntsd=off --ntsd_east=off --jtag_power=3.3 --jtag=off --jtagSelect=JTAG_MODE_0111 --proceedOnErrors
[I] [rdbeconfig] *********************************************************************
[I] [rdbeconfig] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] [rdbeconfig] Econfig command options            :  --logFile initial_drc.log --userLibName snapshots --userDesignName ar --userViewName synthesis --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task initial_drc_only --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --jtag off --jtag_power 3.3 --por off --ntsd off --ntsd_east off --padLess --reducedLib --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] [rdbeconfig] Create user design oa              : 0
[I] [rdbeconfig] User lib name                      : snapshots
[I] [rdbeconfig] User view name                     : synthesis
[I] [rdbeconfig] User libDefsFile                   : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs
[I] [rdbeconfig] User design name                   : ar
[I] [rdbeconfig] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir
[I] [rdbeconfig] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [rdbeconfig] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [rdbeconfig] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] [rdbeconfig] Device name                        : n3xst150f
[I] [rdbeconfig] Device type                        : full
[I] [rdbeconfig] User device name                   : N3XST150
[I] [rdbeconfig] Package name                       : FC150
[I] [rdbeconfig] Task needs to be done              : initial_drc_only
[I] [rdbeconfig] Pad less design                    : true
[I] [rdbeconfig] Ntsd(west) option                  : off
[I] [rdbeconfig] Ntsd(east) option                  : off
[I] [rdbeconfig] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] [rdbeconfig] Power optimized config             : No
[I] [rdbeconfig] *********************************************************************
[I] [rdbeconfig] Found multi chip pintable
[I] [rdbeconfig] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] [rdbeconfig] Unclassified P/G class for pin VCC_TR, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] [rdbeconfig] Unclassified P/G class for pin VPP_TR, created new class
[I] [rdbeconfig] *******************************************************************************
[I] [rdbeconfig] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] [rdbeconfig] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] [rdbeconfig] *******************************************************************************
[I] [rdbeconfig] Loading oa design.
[I] [rdbeconfig] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [rdbeconfig] Setting device name = n3xst150f
[I] [rdbeconfig] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [rdbeconfig] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/../snapshots/ar/synthesis/layout.rdb
[I] [rdbeconfig] Reading technology libraries
[I] [rdbeconfig]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ar
[I] [rdbeconfig]   Ports = 151
[I] [rdbeconfig]   Instances = 2024
[I] [rdbeconfig]   Nets = 2794
[I] [rdbeconfig]   Intrinsic nets = 151, don't touch nets = 0
[I] [rdbeconfig]   Properties/values = 25/4867
[I] [rdbeconfig] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [rdbeconfig] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [rdbeconfig] Setting register legalization data = register_legalization.data
[I] [rdbeconfig] Loading hier device from snapshot
[I] [rdbeconfig] Reading technology libraries
[I] [rdbeconfig]   Modules = 189, sites = 189, properties/values = 3/76
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = n3xst150f
[I] [rdbeconfig]   Outline = (0, 0) - (3772260, 4413560)
[I] [rdbeconfig]   Ports = 278
[I] Detected changes in option list. Raising events.
[I] [rdbeconfig]   Instances = 53947
[I] [rdbeconfig]   Nets = 118001
[I] [rdbeconfig]   Intrinsic nets = 114427, don't touch nets = 0
[I] [rdbeconfig]   Properties/values = 5/78
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkcore_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (118000, 69800)
[I] [rdbeconfig]   Ports = 435
[I] [rdbeconfig]   Instances = 345
[I] [rdbeconfig]   Nets = 450
[I] [rdbeconfig]   Intrinsic nets = 448, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (13500, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap_b
[I] [rdbeconfig]   Outline = (0, 0) - (19890, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkdft_wrap_t
[I] [rdbeconfig]   Outline = (0, 0) - (19890, 22010)
[I] [rdbeconfig]   Instances = 55
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkhs_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 18820)
[I] [rdbeconfig]   Ports = 296
[I] [rdbeconfig]   Instances = 1199
[I] [rdbeconfig]   Nets = 298
[I] [rdbeconfig]   Intrinsic nets = 296, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkio_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (91220, 69800)
[I] [rdbeconfig]   Ports = 14
[I] [rdbeconfig]   Instances = 266
[I] [rdbeconfig]   Nets = 23
[I] [rdbeconfig]   Intrinsic nets = 21, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eclkior_wrap
[I] [rdbeconfig]   Outline = (0, 0) - (91220, 69800)
[I] [rdbeconfig]   Ports = 14
[I] [rdbeconfig]   Instances = 266
[I] [rdbeconfig]   Nets = 23
[I] [rdbeconfig]   Intrinsic nets = 21, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ehsgenblock_rt
[I] [rdbeconfig]   Outline = (0, 0) - (25220, 23540)
[I] [rdbeconfig]   Ports = 2
[I] [rdbeconfig]   Instances = 75
[I] [rdbeconfig]   Nets = 4
[I] [rdbeconfig]   Intrinsic nets = 2, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = ehsvtile_rt
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 61430)
[I] [rdbeconfig]   Instances = 148
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eioclkmotifc10_cntrl
[I] [rdbeconfig]   Outline = (0, 0) - (40709, 321000)
[I] [rdbeconfig]   Ports = 646
[I] [rdbeconfig]   Instances = 1919
[I] [rdbeconfig]   Nets = 648
[I] [rdbeconfig]   Intrinsic nets = 646, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = eiomotifc10_cntrl
[I] [rdbeconfig]   Outline = (0, 0) - (40709, 321000)
[I] [rdbeconfig]   Ports = 646
[I] [rdbeconfig]   Instances = 1919
[I] [rdbeconfig]   Nets = 648
[I] [rdbeconfig]   Intrinsic nets = 646, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = mhsbarc9
[I] [rdbeconfig]   Outline = (0, 0) - (144300, 7260)
[I] [rdbeconfig]   Ports = 296
[I] [rdbeconfig]   Instances = 34
[I] [rdbeconfig]   Nets = 298
[I] [rdbeconfig]   Intrinsic nets = 296, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = smotifc10
[I] [rdbeconfig]   Outline = (0, 0) - (91532, 321000)
[I] [rdbeconfig]   Ports = 12
[I] [rdbeconfig]   Instances = 4237
[I] [rdbeconfig]   Nets = 14
[I] [rdbeconfig]   Intrinsic nets = 12, don't touch nets = 0
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = dft_invh_blk_row_240
[I] [rdbeconfig]   Outline = (0, 0) - (5000, 33600)
[I] [rdbeconfig]   Instances = 48
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Reading design
[I] [rdbeconfig]   Name = dft_invv_blk2_row_240
[I] [rdbeconfig]   Outline = (0, 0) - (30888, 3792)
[I] [rdbeconfig]   Instances = 24
[I] [rdbeconfig]   Nets = 2
[I] [rdbeconfig] Done
[I] [rdbeconfig] Populating chip hier structure
[I] [rdbeconfig] Done
[I] [rdbeconfig] Device version 'd'
[I] [rdbeconfig] Doing simple design rule checks.
[I] [rdbeconfig] Number of checks 16, max.threads=8
[I] [rdbeconfig]   check hanging ports
[W] [rdbeconfig] (60) User design port<Z[0]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[1]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[2]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[3]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[4]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[5]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[6]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[7]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[8]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[9]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[10]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[11]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[12]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[13]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[14]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[15]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[16]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[17]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[18]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[19]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[20]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[21]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[22]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[23]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[24]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[25]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[26]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[27]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[28]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[29]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[30]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[31]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[32]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[33]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[34]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[35]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<Z[36]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[0]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[1]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[2]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[3]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[4]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[5]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[6]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[7]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[8]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[9]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[10]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[11]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[12]> is not connected to any pad instance.
[W] [rdbeconfig] (60) User design port<A1[13]> is not connected to any pad instance.
[W] [rdbeconfig] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I] [rdbeconfig]   check nets
[W] [rdbeconfig] (63) Hanging constant net in the design: EASIC_TIE0.
[W] [rdbeconfig] (63) Hanging constant net in the design: EASIC_TIE1.
[W] [rdbeconfig] (63) Hanging constant net in the design: tie0.
[W] [rdbeconfig] (63) Hanging constant net in the design: tie1.
[I] [rdbeconfig]   check routable input pins
[I] [rdbeconfig]   check PLL out pins
[I] [rdbeconfig]   check types pins by patterns
[I] [rdbeconfig]   check top ports names unique
[I] [rdbeconfig]   check edlygenddr4s
[I] [rdbeconfig]     checked 0/0 edlygenddr4s
[I] [rdbeconfig]   check intrinsic pins tieoff
[I] [rdbeconfig]     checked 0 pins
[I] [rdbeconfig] Check MGIO top nets
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check MGIOs IDDQ pin connection
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check MGIOs AREFENABLE pin connection
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check unconnected instances
[I] [rdbeconfig] Done for 0 instances
[I] [rdbeconfig] Check matching of edff and eclkgate polarity
[I] [rdbeconfig] Check dcdl types for used device
[I] [rdbeconfig] Check DCDL instances connection to mrx*/mtx*
[I] [rdbeconfig] Done for 0 instances
[I] [rdbeconfig] Done
[I] [rdbeconfig] Check temperature diodes pins for bounding out
[I] [rdbeconfig] Done for 0 diodes
[I] [rdbeconfig] Check BRAM/REGFILE for clock gate path
[I] [rdbeconfig]   checked 0 instances
[I] [rdbeconfig] Done
[I] [rdbeconfig] Mixed nets check
[I] [rdbeconfig]   checked 2790/2794 nets
[I] [rdbeconfig] Done
[W] [rdbeconfig] Corner block not instantiated in design
[I] [rdbeconfig] Doing all io drcs.
[I] [rdbeconfig]   check top ports connections
[I] [rdbeconfig]   done for 151 top ports
[I] [rdbeconfig]   check IO pad connections
[I] [rdbeconfig]   done for 0 IO instances
[I] [rdbeconfig]   check WKE connections
[I] [rdbeconfig]   check odt configuration
[I] [rdbeconfig]   done
[I] [rdbeconfig]   check COMP_UPD/COMP_EN
[I] [rdbeconfig]     checked 0/0 IO pads
[I] [rdbeconfig]   check inout direction for IO
[I] [rdbeconfig] Done
[I] [rdbeconfig]   check LVDS output pads
[I] [rdbeconfig] Check design nets and instances name conflicts
[I] [rdbeconfig] Number of task 2, max.threads=2
[I] [rdbeconfig] done
[I] [rdbeconfig] Check device nets and instances name conflicts
[I] [rdbeconfig] Number of task 2, max.threads=2
[I] [rdbeconfig] done
[I] [rdbeconfig] Printing status of all drc checks
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | ID | Check Type            | Status  |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | 0  | Simple DRC check      | PASS    |
[I] [rdbeconfig] | 1  | IO check              | PASS    |
[I] [rdbeconfig] | 2  | Intrinsic conn check  | PASS    |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] | 3  | All checks            | PASS    |
[I] [rdbeconfig] ----------------------------------------
[I] [rdbeconfig] Memory used : 0.5 Gb
[O] [rdbeconfig] 
[O] [rdbeconfig] 
[O] [rdbeconfig] Thank you for using eASIC design tools.
[O] [rdbeconfig] 
[I] [rdbeconfig] Time Elapsed             : 2s
[I] [rdbeconfig] exit code: 0
[I] [rdbeconfig] num errors detected: 0, suppressed: 0, ignored: 0
[I] Initial DRC finished
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Preplacement (before FP)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 15:59:31 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_prefp.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_prefp.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 18505
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Wall time: Fri Mar 15 15:59:41 2019 1552654781
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/synthesis/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Ports = 151
[I] [eplacer]   Instances = 2024
[I] [eplacer]   Nets = 2794
[I] [eplacer]   Intrinsic nets = 151, don't touch nets = 0
[I] [eplacer]   Properties/values = 25/4867
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/ar.flatten.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 15:59:54 2019 1552654794
[I] [eplacer] Memory used: 0.68 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 15:59:54 2019 1552654794
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Pad inferring is off
[I] [eplacer] No custom procedures registered at stage prepacking
[I] [eplacer] Start mapping DCDLs cells according to control pin connections
[I] [eplacer] Total number of DCDLs in the netlist: 0. Number of replaced: 0
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 15:59:54 2019 1552654794
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:59:54 2019 1552654794
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Running device fitter
[I] [eplacer]   Printing fitter report /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/drc_ar_N3XST150_fit.txt
[I] [eplacer]   Design ar fits in the selected device/package N3XST150_FC150
[I] [eplacer] Wall time: Fri Mar 15 15:59:54 2019 1552654794
[I] [eplacer] Memory used: 0.79 Gb
[I] [eplacer] Worst Slack:   35.48 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       8471, reg =          0, log =       8471
[I] [eplacer]   Less  35.58: reg+log =   2.833196, reg =       -nan, log =   2.833196
[I] [eplacer]   Less  35.68: reg+log =   9.373156, reg =       -nan, log =   9.373156
[I] [eplacer]   Less  35.78: reg+log =  12.584111, reg =       -nan, log =  12.584111
[I] [eplacer]   Less  35.88: reg+log =  17.660254, reg =       -nan, log =  17.660254
[I] [eplacer]   Less  35.98: reg+log =  21.827412, reg =       -nan, log =  21.827412
[I] [eplacer]   Less  36.08: reg+log =  25.498760, reg =       -nan, log =  25.498760
[I] [eplacer]   Less  36.18: reg+log =  29.571480, reg =       -nan, log =  29.571480
[I] [eplacer]   Less  36.28: reg+log =  33.644196, reg =       -nan, log =  33.644196
[I] [eplacer]   Less  36.38: reg+log =  37.870380, reg =       -nan, log =  37.870380
[I] [eplacer]   Less  36.48: reg+log =  42.226418, reg =       -nan, log =  42.226418
[I] [eplacer]   Less  36.58: reg+log =  47.397003, reg =       -nan, log =  47.397003
[I] [eplacer]   Less  36.68: reg+log =  52.662022, reg =       -nan, log =  52.662022
[I] [eplacer]   Less  36.78: reg+log =  58.210365, reg =       -nan, log =  58.210365
[I] [eplacer]   Less  36.88: reg+log =  62.637234, reg =       -nan, log =  62.637234
[I] [eplacer]   Less  36.98: reg+log =  66.473854, reg =       -nan, log =  66.473854
[I] [eplacer]   Less  37.08: reg+log =  70.086174, reg =       -nan, log =  70.086174
[I] [eplacer]   Less  37.18: reg+log =  72.895760, reg =       -nan, log =  72.895760
[I] [eplacer]   Less  37.28: reg+log =  75.610909, reg =       -nan, log =  75.610909
[I] [eplacer]   Less  37.38: reg+log =  77.853851, reg =       -nan, log =  77.853851
[I] [eplacer]   Less  37.48: reg+log =  80.557198, reg =       -nan, log =  80.557198
[I] [eplacer]   Less  37.58: reg+log =  83.059853, reg =       -nan, log =  83.059853
[I] [eplacer]   Less  37.68: reg+log =  85.775002, reg =       -nan, log =  85.775002
[I] [eplacer]   Less  37.78: reg+log =  87.687401, reg =       -nan, log =  87.687401
[I] [eplacer]   Less  37.88: reg+log =  89.847717, reg =       -nan, log =  89.847717
[I] [eplacer]   Less  37.98: reg+log =  91.240707, reg =       -nan, log =  91.240707
[I] [eplacer]   Less  38.08: reg+log =  92.503830, reg =       -nan, log =  92.503830
[I] [eplacer]   Less  38.18: reg+log =  93.766968, reg =       -nan, log =  93.766968
[I] [eplacer]   Less  38.28: reg+log =  95.006493, reg =       -nan, log =  95.006493
[I] [eplacer]   Less  38.38: reg+log =  96.198799, reg =       -nan, log =  96.198799
[I] [eplacer]   Less  38.48: reg+log =  97.261246, reg =       -nan, log =  97.261246
[I] [eplacer]   Less  38.58: reg+log =  98.075790, reg =       -nan, log =  98.075790
[I] [eplacer]   Less  38.68: reg+log =  98.453545, reg =       -nan, log =  98.453545
[I] [eplacer]   Less  38.78: reg+log =  98.961166, reg =       -nan, log =  98.961166
[I] [eplacer]   Less  38.88: reg+log =  99.102821, reg =       -nan, log =  99.102821
[I] [eplacer]   Less  38.98: reg+log =  99.256287, reg =       -nan, log =  99.256287
[I] [eplacer]   Less  39.08: reg+log =  99.338921, reg =       -nan, log =  99.338921
[I] [eplacer]   Less  39.18: reg+log =  99.598625, reg =       -nan, log =  99.598625
[I] [eplacer]   Less  39.28: reg+log =  99.752098, reg =       -nan, log =  99.752098
[I] [eplacer]   Less  39.38: reg+log =  99.763901, reg =       -nan, log =  99.763901
[I] [eplacer]   Less  39.48: reg+log =  99.858337, reg =       -nan, log =  99.858337
[I] [eplacer]   Less  39.58: reg+log =  99.870148, reg =       -nan, log =  99.870148
[I] [eplacer]   Less  39.68: reg+log =  99.893753, reg =       -nan, log =  99.893753
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_initial_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_initial_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_initial_all_violators_verbose.rpt
[I] [eplacer] Wall time: Fri Mar 15 15:59:55 2019 1552654795
[I] [eplacer] Memory used: 0.79 Gb
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer]   0 (out of 91) buffers/inverters removed
[I] [eplacer] Temporary removed property don't touch of 0 nets
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer] Restored property don't touch of 0 nets
[I] [eplacer] Initializing logic cells functionality structures
[I] [eplacer] Merging LUT cell types: 104 into 11
[I] [eplacer] Initializing ecell map (231624 sites, 0 rsc types)
[I] [eplacer] Initializing rtbuf map (0 sites)
[I] [eplacer] Initializing mnbuf map (0 sites)
[I] [eplacer] Initializing erbuf map (576 sites)
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer]   reset region groups
[I] [eplacer]   load region groups
[I] [eplacer] Motif matrix 72 x 18
[I] [eplacer] Bram matrix 9 x 14
[I] [eplacer] Reg file matrix 9 x 14
[I] [eplacer] Initializing edff map (77040 sites, 40-60 per group, 5 rsc types (1 group occ))
[I] [eplacer] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [eplacer]   Supported logical module number = 102, with defparams = 0
[I] [eplacer] Constant nets optimization procedure is started.
[I] [eplacer] Assigning initial expressions to nets in design...
[I] [eplacer] Topological order net traversal is started.
[I] [eplacer] Detected 0 synchronizers of 0 registers
[I] [eplacer] Initializing repeaters list
[I] [eplacer]   Detected buffer efa_bufc: I_CI->O_CO
[I] [eplacer]   Detected buffer BUF12V1CRRVTIY: D->IY
[I] [eplacer]   Detected inverter INVX2CRRVTZ: A->Z
[I] [eplacer]   Detected inverter INVD2CRRVTIZ: IA->IZ
[I] [eplacer]   Detected buffer BUF24CRRVTZ: IA->Z
[I] [eplacer]   Detected inverter INVX4CRRVTZ: A->Z
[I] [eplacer]   Detected inverter efa_invc: I_CI->O_S
[I] [eplacer]   Detected inverter INVD2V1CRRVTIY: IB->IY
[I] [eplacer]   Detected buffer BUF12CRRVTIZ: A->IZ
[I] [eplacer]   Detected inverter INVX2V1CRRVTY: D->Y
[I] [eplacer]   Detected inverter efa_inv: A->Z
[I] [eplacer] Constant nets optimization is completed, 25 instances have been optimized in total.
[I] [eplacer] Replacement statistics:
	( IND3AX1CRRVTY ) -> ( IND3X1CRRVTY ): 24
	( XORX1CRRVTY ) -> ( XORX1CRRVTY ): 1
	
[I] [eplacer] Started tail removing procedure
[I] [eplacer] Tail removing finished
[I] [eplacer] Wall time: Fri Mar 15 15:59:55 2019 1552654795
[I] [eplacer] Memory used: 0.85 Gb
[I] [eplacer] Buffer inserted on top level port Z[0]
[I] [eplacer] Buffer inserted on top level port Z[1]
[I] [eplacer] Buffer inserted on top level port Z[2]
[I] [eplacer] Buffer inserted on top level port Z[3]
[I] [eplacer] Buffer inserted on top level port Z[4]
[I] [eplacer] Buffer inserted on top level port Z[5]
[I] [eplacer] Buffer inserted on top level port Z[6]
[I] [eplacer] Buffer inserted on top level port Z[7]
[I] [eplacer] Buffer inserted on top level port Z[8]
[I] [eplacer] Buffer inserted on top level port Z[9]
[I] [eplacer] Buffer inserted on top level port Z[10]
[I] [eplacer] Buffer inserted on top level port Z[11]
[I] [eplacer] Buffer inserted on top level port Z[12]
[I] [eplacer] Buffer inserted on top level port Z[13]
[I] [eplacer] Buffer inserted on top level port Z[14]
[I] [eplacer] Buffer inserted on top level port Z[15]
[I] [eplacer] Buffer inserted on top level port Z[16]
[I] [eplacer] Buffer inserted on top level port Z[17]
[I] [eplacer] Buffer inserted on top level port Z[18]
[I] [eplacer] Buffer inserted on top level port Z[19]
[I] [eplacer] Buffer inserted on top level port Z[20]
[I] [eplacer] Buffer inserted on top level port Z[21]
[I] [eplacer] Buffer inserted on top level port Z[22]
[I] [eplacer] Buffer inserted on top level port Z[23]
[I] [eplacer] Buffer inserted on top level port Z[24]
[I] [eplacer] Buffer inserted on top level port Z[25]
[I] [eplacer] Buffer inserted on top level port Z[26]
[I] [eplacer] Buffer inserted on top level port Z[27]
[I] [eplacer] Buffer inserted on top level port Z[28]
[I] [eplacer] Buffer inserted on top level port Z[29]
[I] [eplacer] Buffer inserted on top level port Z[30]
[I] [eplacer] Buffer inserted on top level port Z[31]
[I] [eplacer] Buffer inserted on top level port Z[32]
[I] [eplacer] Buffer inserted on top level port Z[33]
[I] [eplacer] Buffer inserted on top level port Z[34]
[I] [eplacer] Buffer inserted on top level port Z[35]
[I] [eplacer] Buffer inserted on top level port Z[36]
[I] [eplacer] Buffer inserted on top level port A1[0]
[I] [eplacer] Buffer inserted on top level port A1[1]
[I] [eplacer] Buffer inserted on top level port A1[2]
[I] [eplacer] Buffer inserted on top level port A1[3]
[I] [eplacer] Buffer inserted on top level port A1[4]
[I] [eplacer] Buffer inserted on top level port A1[5]
[I] [eplacer] Buffer inserted on top level port A1[6]
[I] [eplacer] Buffer inserted on top level port A1[7]
[I] [eplacer] Buffer inserted on top level port A1[8]
[I] [eplacer] Buffer inserted on top level port A1[9]
[I] [eplacer] Buffer inserted on top level port A1[10]
[I] [eplacer] Buffer inserted on top level port A1[11]
[I] [eplacer] Buffer inserted on top level port A1[12]
[I] [eplacer] Buffer inserted on top level port A1[13]
[I] [eplacer] Buffer inserted on top level port A1[14]
[I] [eplacer] Buffer inserted on top level port A1[15]
[I] [eplacer] Buffer inserted on top level port A1[16]
[I] [eplacer] Buffer inserted on top level port A1[17]
[I] [eplacer] Buffer inserted on top level port A1[18]
[I] [eplacer] Buffer inserted on top level port A2[0]
[I] [eplacer] Buffer inserted on top level port A2[1]
[I] [eplacer] Buffer inserted on top level port A2[2]
[I] [eplacer] Buffer inserted on top level port A2[3]
[I] [eplacer] Buffer inserted on top level port A2[4]
[I] [eplacer] Buffer inserted on top level port A2[5]
[I] [eplacer] Buffer inserted on top level port A2[6]
[I] [eplacer] Buffer inserted on top level port A2[7]
[I] [eplacer] Buffer inserted on top level port A2[8]
[I] [eplacer] Buffer inserted on top level port A2[9]
[I] [eplacer] Buffer inserted on top level port A2[10]
[I] [eplacer] Buffer inserted on top level port A2[11]
[I] [eplacer] Buffer inserted on top level port A2[12]
[I] [eplacer] Buffer inserted on top level port A2[13]
[I] [eplacer] Buffer inserted on top level port A2[14]
[I] [eplacer] Buffer inserted on top level port A2[15]
[I] [eplacer] Buffer inserted on top level port A2[16]
[I] [eplacer] Buffer inserted on top level port A2[17]
[I] [eplacer] Buffer inserted on top level port A2[18]
[I] [eplacer] Buffer inserted on top level port A3[0]
[I] [eplacer] Buffer inserted on top level port A3[1]
[I] [eplacer] Buffer inserted on top level port A3[2]
[I] [eplacer] Buffer inserted on top level port A3[3]
[I] [eplacer] Buffer inserted on top level port A3[4]
[I] [eplacer] Buffer inserted on top level port A3[5]
[I] [eplacer] Buffer inserted on top level port A3[6]
[I] [eplacer] Buffer inserted on top level port A3[7]
[I] [eplacer] Buffer inserted on top level port A3[8]
[I] [eplacer] Buffer inserted on top level port A3[9]
[I] [eplacer] Buffer inserted on top level port A3[10]
[I] [eplacer] Buffer inserted on top level port A3[11]
[I] [eplacer] Buffer inserted on top level port A3[12]
[I] [eplacer] Buffer inserted on top level port A3[13]
[I] [eplacer] Buffer inserted on top level port A3[14]
[I] [eplacer] Buffer inserted on top level port A3[15]
[I] [eplacer] Buffer inserted on top level port A3[16]
[I] [eplacer] Buffer inserted on top level port A3[17]
[I] [eplacer] Buffer inserted on top level port A3[18]
[I] [eplacer] Buffer inserted on top level port B1[0]
[I] [eplacer] Buffer inserted on top level port B1[1]
[I] [eplacer] Buffer inserted on top level port B1[2]
[I] [eplacer] Buffer inserted on top level port B1[3]
[I] [eplacer] Buffer inserted on top level port B1[4]
[I] [eplacer] Buffer inserted on top level port B1[5]
[I] [eplacer] Buffer inserted on top level port B1[6]
[I] [eplacer] Buffer inserted on top level port B1[7]
[I] [eplacer] Buffer inserted on top level port B1[8]
[I] [eplacer] Buffer inserted on top level port B1[9]
[I] [eplacer] Buffer inserted on top level port B1[10]
[I] [eplacer] Buffer inserted on top level port B1[11]
[I] [eplacer] Buffer inserted on top level port B1[12]
[I] [eplacer] Buffer inserted on top level port B1[13]
[I] [eplacer] Buffer inserted on top level port B1[14]
[I] [eplacer] Buffer inserted on top level port B1[15]
[I] [eplacer] Buffer inserted on top level port B1[16]
[I] [eplacer] Buffer inserted on top level port B1[17]
[I] [eplacer] Buffer inserted on top level port B1[18]
[I] [eplacer] Buffer inserted on top level port B2[0]
[I] [eplacer] Buffer inserted on top level port B2[1]
[I] [eplacer] Buffer inserted on top level port B2[2]
[I] [eplacer] Buffer inserted on top level port B2[3]
[I] [eplacer] Buffer inserted on top level port B2[4]
[I] [eplacer] Buffer inserted on top level port B2[5]
[I] [eplacer] Buffer inserted on top level port B2[6]
[I] [eplacer] Buffer inserted on top level port B2[7]
[I] [eplacer] Buffer inserted on top level port B2[8]
[I] [eplacer] Buffer inserted on top level port B2[9]
[I] [eplacer] Buffer inserted on top level port B2[10]
[I] [eplacer] Buffer inserted on top level port B2[11]
[I] [eplacer] Buffer inserted on top level port B2[12]
[I] [eplacer] Buffer inserted on top level port B2[13]
[I] [eplacer] Buffer inserted on top level port B2[14]
[I] [eplacer] Buffer inserted on top level port B2[15]
[I] [eplacer] Buffer inserted on top level port B2[16]
[I] [eplacer] Buffer inserted on top level port B2[17]
[I] [eplacer] Buffer inserted on top level port B2[18]
[I] [eplacer] Buffer inserted on top level port B3[0]
[I] [eplacer] Buffer inserted on top level port B3[1]
[I] [eplacer] Buffer inserted on top level port B3[2]
[I] [eplacer] Buffer inserted on top level port B3[3]
[I] [eplacer] Buffer inserted on top level port B3[4]
[I] [eplacer] Buffer inserted on top level port B3[5]
[I] [eplacer] Buffer inserted on top level port B3[6]
[I] [eplacer] Buffer inserted on top level port B3[7]
[I] [eplacer] Buffer inserted on top level port B3[8]
[I] [eplacer] Buffer inserted on top level port B3[9]
[I] [eplacer] Buffer inserted on top level port B3[10]
[I] [eplacer] Buffer inserted on top level port B3[11]
[I] [eplacer] Buffer inserted on top level port B3[12]
[I] [eplacer] Buffer inserted on top level port B3[13]
[I] [eplacer] Buffer inserted on top level port B3[14]
[I] [eplacer] Buffer inserted on top level port B3[15]
[I] [eplacer] Buffer inserted on top level port B3[16]
[I] [eplacer] Buffer inserted on top level port B3[17]
[I] [eplacer] Buffer inserted on top level port B3[18]
[I] [eplacer] Inserted 151 buffers on top level ports, setting dont touch on top port nets.
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] <00:00:24> Running preplacement DFT insertion (N3XS version)
[I] [eplacer] Initializing modules from library (n3xs version)...
[I] [eplacer] local clock nor : NR2X2CRRVTZ
[I] [eplacer] local clock and : AND3X2CRRVTIZ
[I] [eplacer] local clock andor : AO31X2CRRVTIZ
[I] [eplacer] clkgate mux : MUX21X2CRRVTIY
[I] [eplacer] and cell : AND2X1X2CRRVTIZ
[I] [eplacer] or cell : OR2X1X2CRRVTIZ
[I] [eplacer] nand cell : ND2X2CRRVTZ
[I] [eplacer] inv cell : INVX2CRRVTZ
[I] [eplacer] observation flop : edff
[I] [eplacer] reset disabling flop : edff
[I] [eplacer] capture enabling flop : edff
[I] [eplacer] pos clkgenloc as gate : eclkgenloc_dis1
[I] [eplacer] neg clkgenloc as gate : eclkgenloc_dis0
[I] [eplacer] occ clock inv : eclkinv_on
[I] [eplacer] occ clock inv (ver B) : eclkinv1b_on
[I] [eplacer] clk bbuf (as buf) : ebbuf_buf
[I] [eplacer] clk bbuf (as inv) : ebbuf_inv
[I] [eplacer] logical rtap : edff_rtap
[I] [eplacer] Split buffers insertion for heterogeneous DFT domains is started.
[I] [eplacer] Split buffers insertion for heterogeneous DFT domains is done.
[I] [eplacer] Intercepting MGIO TXSYSCLK clocks...
[I] [eplacer] Done MGIO TXSYSCLK clocks interception
[I] [eplacer] <00:00:00> Preplacement DFT insertion done
[I] [eplacer] Initializing modules from library (n3xs version)...
[I] [eplacer] local clock nor : NR2X2CRRVTZ
[I] [eplacer] local clock and : AND3X2CRRVTIZ
[I] [eplacer] local clock andor : AO31X2CRRVTIZ
[I] [eplacer] clkgate mux : MUX21X2CRRVTIY
[I] [eplacer] and cell : AND2X1X2CRRVTIZ
[I] [eplacer] or cell : OR2X1X2CRRVTIZ
[I] [eplacer] nand cell : ND2X2CRRVTZ
[I] [eplacer] inv cell : INVX2CRRVTZ
[I] [eplacer] observation flop : edff
[I] [eplacer] reset disabling flop : edff
[I] [eplacer] capture enabling flop : edff
[I] [eplacer] pos clkgenloc as gate : eclkgenloc_dis1
[I] [eplacer] neg clkgenloc as gate : eclkgenloc_dis0
[I] [eplacer] occ clock inv : eclkinv_on
[I] [eplacer] occ clock inv (ver B) : eclkinv1b_on
[I] [eplacer] clk bbuf (as buf) : ebbuf_buf
[I] [eplacer] clk bbuf (as inv) : ebbuf_inv
[I] [eplacer] logical rtap : edff_rtap
[I] [eplacer] Skip bram2bram paths interception for N3XS device
[I] [eplacer] Wall time: Fri Mar 15 15:59:55 2019 1552654795
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Pruning clock macros
[I] [eplacer]   0 clock macros removed
[I] [eplacer] Wall time: Fri Mar 15 15:59:55 2019 1552654795
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Reordering clock macros
[I] [eplacer] Temporary removed property don't touch of 151 nets
[I] [eplacer]   0 clock macros reordered
[I] [eplacer] Restored property don't touch of 151 nets
[I] [eplacer] Wall time: Fri Mar 15 15:59:55 2019 1552654795
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Star clock configuration. Large set/reset net erbuf infering threshold is 5000
[I] [eplacer] Configuring clocks
[I] [eplacer] Temporary removed property don't touch of 151 nets
[I] [eplacer] Inserting erbufs on MGIO clock outputs
[I] [eplacer] Removing clock inverters
[I] [eplacer] Identifying clock sources
[I] [eplacer]   0 clock sources found
[I] [eplacer] Inserting erbuf
[I] [eplacer] Identifying large reset nets  clock sources
[I] [eplacer]   0 erbufs are assigned on set/reset nets
[I] [eplacer] Inserting erbuf
[I] [eplacer] Inserting eclkrtap 
[I] [eplacer] Restored property don't touch of 151 nets
[I] [eplacer] Wall time: Fri Mar 15 15:59:55 2019 1552654795
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Wall time: Fri Mar 15 15:59:55 2019 1552654795
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Saving sdc file ar.preplacement.sdc
[I] [eplacer] Saving verilog file ar.preplacement.v
[I] [eplacer] Saving snapshot ../snapshots/ar/preplacement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/preplacement/dn_clone_guide.tcl
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 15:59:56 2019 1552654796
[I] [eplacer] Memory used: 0.86 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:14
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:14
[I] [eplacer] Elapsed time:   0:00:25
[I] [eplacer] eplacer finished at Fri Mar 15 15:59:56 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Preplacement finished successfully
[I] Fitter finished successfully
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Checking out EPLACER license ...
[I] 16:00:07 Starting ERA ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Detected changes in file list. Raising events.
[I] Detected changes in option list. Raising events.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Ports = 151
[I]   Instances = 2173
[I]   Nets = 2941
[I]   Intrinsic nets = 151, don't touch nets = 151
[I]   Properties/values = 30/5019
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.preplacement.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Setting all clocks ideal
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] 16:00:22 Loading eplanner engine ...
[I] Design architechture is 28nm_n3xs
[I] Use pintable file '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv'
[I] Start loading nets
[I] Start building full site list
[I] Got 2179 cells from design (load time 0.02 sec)
[I] Created power net 'tie1'
[I] Created ground net 'tie0'
[I] Got 2941 nets (load time 0.03 sec)
[I] Start detect clock nets
[I] Detected 0 clock nets (load time 0.39 sec)
[I] 100061 sites were skipped (NO_DISPLAY)
[I] Got 475151 sites from device (load time 1.06 sec)
[I] Start to detect cell assignments
[I] Detected 0/0 assigned cells (time 0 sec)
[I] There are 6 VREF banks
[I] There are 1 DQ groups
[I] There are 12 VCCIO banks
[I] There are 2 VCCPD banks
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/ioinfo.txt
[I] 278 device pins
[I] Set VCCIO bank HV00W as high voltage bank
[I] Set VCCIO bank HV00E as high voltage bank
[I] Set VCCIO bank HV01E as high voltage bank
[I] 222 pins are available in the package (including 5 jtag pins)
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n2x_sso_spec_fc_m.csv: version 'Id: sso#n2x_sso_spec_fc.csv,v 1.2 2010-04-06 09:23:09+08 yklee Exp '
[I] 16:00:22 ERA is about to start. Please wait
[C] irt_add_region -coords {1317433 449054 1408795 1091936} -hardness hard -name eRegion0 -relation exclusive -type normal 
[I] Region eRegion0 aligned to {1316530 449240 1408062 1091240}
[C] irt_assign_region -hier_instance {{A1[0]_TB} {A1[1]_TB} {A1[2]_TB} {A1[3]_TB} {A1[4]_TB} {A1[5]_TB} {A1[6]_TB} {A1[7]_TB} {A1[8]_TB} {A1[9]_TB} {A1[10]_TB} {A1[11]_TB} {A1[12]_TB} {A1[13]_TB} {A1[14]_TB} {A1[15]_TB} {A1[16]_TB} {A1[17]_TB} {A1[18]_TB} {A2[0]_TB} {A2[1]_TB} {A2[2]_TB} {A2[3]_TB} {A2[4]_TB} {A2[5]_TB} {A2[6]_TB} {A2[7]_TB} {A2[8]_TB} {A2[9]_TB} {A2[10]_TB} {A2[11]_TB} {A2[12]_TB} {A2[13]_TB} {A2[14]_TB} {A2[15]_TB} {A2[16]_TB} {A2[17]_TB} {A2[18]_TB} {A3[0]_TB} {A3[1]_TB} {A3[2]_TB} {A3[3]_TB} {A3[4]_TB} {A3[5]_TB} {A3[6]_TB} {A3[7]_TB} {A3[8]_TB} {A3[9]_TB} {A3[10]_TB} {A3[11]_TB} {A3[12]_TB} {A3[13]_TB} {A3[14]_TB} {A3[15]_TB} {A3[16]_TB} {A3[17]_TB} {A3[18]_TB} {B1[0]_TB} {B1[1]_TB} {B1[2]_TB} {B1[3]_TB} {B1[4]_TB} {B1[5]_TB} {B1[6]_TB} {B1[7]_TB} {B1[8]_TB} {B1[9]_TB} {B1[10]_TB} {B1[11]_TB} {B1[12]_TB} {B1[13]_TB} {B1[14]_TB} {B1[15]_TB} {B1[16]_TB} {B1[17]_TB} {B1[18]_TB} {B2[0]_TB} {B2[1]_TB} {B2[2]_TB} {B2[3]_TB} {B2[4]_TB} {B2[5]_TB} {B2[6]_TB} {B2[7]_TB} {B2[8]_TB} {B2[9]_TB} {B2[10]_TB} {B2[11]_TB} {B2[12]_TB} {B2[13]_TB} {B2[14]_TB} {B2[15]_TB} {B2[16]_TB} {B2[17]_TB} {B2[18]_TB} {B3[0]_TB} {B3[1]_TB} {B3[2]_TB} {B3[3]_TB} {B3[4]_TB} {B3[5]_TB} {B3[6]_TB} {B3[7]_TB} {B3[8]_TB} {B3[9]_TB} {B3[10]_TB} {B3[11]_TB} {B3[12]_TB} {B3[13]_TB} {B3[14]_TB} {B3[15]_TB} {B3[16]_TB} {B3[17]_TB} {B3[18]_TB} {Z[0]_TB} {Z[1]_TB} {Z[2]_TB} {Z[3]_TB} {Z[4]_TB} {Z[5]_TB} {Z[6]_TB} {Z[7]_TB} {Z[8]_TB} {Z[9]_TB} {Z[10]_TB} {Z[11]_TB} {Z[12]_TB} {Z[13]_TB} {Z[14]_TB} {Z[15]_TB} {Z[16]_TB} {Z[17]_TB} {Z[18]_TB} {Z[19]_TB} {Z[20]_TB} {Z[21]_TB} {Z[22]_TB} {Z[23]_TB} {Z[24]_TB} {Z[25]_TB} {Z[26]_TB} {Z[27]_TB} {Z[28]_TB} {Z[29]_TB} {Z[30]_TB} {Z[31]_TB} {Z[32]_TB} {Z[33]_TB} {Z[34]_TB} {Z[35]_TB} {Z[36]_TB} add_1_root_sub_0_root_sub_4/U1 add_1_root_sub_0_root_sub_4/U1_1 add_1_root_sub_0_root_sub_4/U1_2 add_1_root_sub_0_root_sub_4/U1_3 add_1_root_sub_0_root_sub_4/U1_4 add_1_root_sub_0_root_sub_4/U1_5 add_1_root_sub_0_root_sub_4/U1_6 add_1_root_sub_0_root_sub_4/U1_7 add_1_root_sub_0_root_sub_4/U1_8 add_1_root_sub_0_root_sub_4/U1_9 add_1_root_sub_0_root_sub_4/U1_10 add_1_root_sub_0_root_sub_4/U1_11 add_1_root_sub_0_root_sub_4/U1_12 add_1_root_sub_0_root_sub_4/U1_13 add_1_root_sub_0_root_sub_4/U1_14 add_1_root_sub_0_root_sub_4/U1_15 add_1_root_sub_0_root_sub_4/U1_16 add_1_root_sub_0_root_sub_4/U1_17 add_1_root_sub_0_root_sub_4/U1_18 add_1_root_sub_0_root_sub_4/U1_19 add_1_root_sub_0_root_sub_4/U1_20 add_1_root_sub_0_root_sub_4/U1_21 add_1_root_sub_0_root_sub_4/U1_22 add_1_root_sub_0_root_sub_4/U1_23 add_1_root_sub_0_root_sub_4/U1_24 add_1_root_sub_0_root_sub_4/U1_25 add_1_root_sub_0_root_sub_4/U1_26 add_1_root_sub_0_root_sub_4/U1_27 add_1_root_sub_0_root_sub_4/U1_28 add_1_root_sub_0_root_sub_4/U1_29 add_1_root_sub_0_root_sub_4/U1_30 add_1_root_sub_0_root_sub_4/U1_31 add_1_root_sub_0_root_sub_4/U1_32 add_1_root_sub_0_root_sub_4/U1_33 add_1_root_sub_0_root_sub_4/U1_34 add_1_root_sub_0_root_sub_4/U1_35 add_1_root_sub_0_root_sub_4/U1_36 add_1_root_sub_0_root_sub_4/U2 add_1_root_sub_0_root_sub_4/U3 add_1_root_sub_0_root_sub_4/U4 mult_4/U63 mult_4/U64 mult_4/U65 mult_4/U66 mult_4/U67 mult_4/U68 mult_4/U69 mult_4/U70 mult_4/U71 mult_4/U72 mult_4/U73 mult_4/U74 mult_4/U75 mult_4/U76 mult_4/U77 mult_4/U78 mult_4/U79 mult_4/U80 mult_4/U81 mult_4/U82 mult_4/U83 mult_4/U84 mult_4/U85 mult_4/U86 mult_4/U87 mult_4/U88 mult_4/U89 mult_4/U90 mult_4/U91 mult_4/U92 mult_4/U93 mult_4/U94 mult_4/U95 mult_4/U96 mult_4/U97 mult_4/U99 mult_4/U101 mult_4/U102 mult_4/U103 mult_4/U104 mult_4/U106 mult_4/U107 mult_4/U108 mult_4/U109 mult_4/U110 mult_4/U111 mult_4/U113 mult_4/U114 mult_4/U115 mult_4/U116 mult_4/U117 mult_4/U118 mult_4/U119 mult_4/U120 mult_4/U122 mult_4/U123 mult_4/U124 mult_4/U125 mult_4/U126 mult_4/U127 mult_4/U128 mult_4/U129 mult_4/U130 mult_4/U131 mult_4/U133 mult_4/U134 mult_4/U135 mult_4/U136 mult_4/U137 mult_4/U138 mult_4/U139 mult_4/U140 mult_4/U141 mult_4/U142 mult_4/U143 mult_4/U144 mult_4/U146 mult_4/U147 mult_4/U148 mult_4/U149 mult_4/U150 mult_4/U151 mult_4/U152 mult_4/U153 mult_4/U154 mult_4/U155 mult_4/U156 mult_4/U157 mult_4/U158 mult_4/U159 mult_4/U161 mult_4/U162 mult_4/U163 mult_4/U164 mult_4/U165 mult_4/U166 mult_4/U167 mult_4/U168 mult_4/U169 mult_4/U170 mult_4/U171 mult_4/U172 mult_4/U173 mult_4/U174 mult_4/U175 mult_4/U176 mult_4/U178 mult_4/U179 mult_4/U180 mult_4/U181 mult_4/U182 mult_4/U183 mult_4/U184 mult_4/U185 mult_4/U187 mult_4/U188 mult_4/U189 mult_4/U190 mult_4/U191 mult_4/U192 mult_4/U193 mult_4/U194 mult_4/U195 mult_4/U196 mult_4/U197 mult_4/U198 mult_4/U199 mult_4/U200 mult_4/U201 mult_4/U202 mult_4/U203 mult_4/U204 mult_4/U205 mult_4/U206 mult_4/U207 mult_4/U208 mult_4/U209 mult_4/U210 mult_4/U211 mult_4/U212 mult_4/U213 mult_4/U214 mult_4/U215 mult_4/U216 mult_4/U217 mult_4/U218 mult_4/U219 mult_4/U220 mult_4/U221 mult_4/U222 mult_4/U223 mult_4/U224 mult_4/U225 mult_4/U226 mult_4/U227 mult_4/U228 mult_4/U229 mult_4/U230 mult_4/U231 mult_4/U232 mult_4/U233 mult_4/U234 mult_4/U235 mult_4/U236 mult_4/U237 mult_4/U238 mult_4/U239 mult_4/U240 mult_4/U241 mult_4/U242 mult_4/U243 mult_4/U244 mult_4/U245 mult_4/U246 mult_4/U247 mult_4/U248 mult_4/U249 mult_4/U250 mult_4/U251 mult_4/U252 mult_4/U253 mult_4/U254 mult_4/U255 mult_4/U256 mult_4/U257 mult_4/U258 mult_4/U259 mult_4/U260 mult_4/U261 mult_4/U262 mult_4/U263 mult_4/U264 mult_4/U265 mult_4/U266 mult_4/U741 mult_4/U742 mult_4/U743 mult_4/U744 mult_4/U745 mult_4/U746 mult_4/U747 mult_4/U748 mult_4/U749 mult_4/U750 mult_4/U751 mult_4/U752 mult_4/U753 mult_4/U754 mult_4/U755 mult_4/U756 mult_4/U757 mult_4/U758 mult_4/U759 mult_4/U760 mult_4/U761 mult_4/U762 mult_4/U763 mult_4/U764 mult_4/U765 mult_4/U766 mult_4/U767 mult_4/U768 mult_4/U769 mult_4/U770 mult_4/U771 mult_4/U772 mult_4/U773 mult_4/U774 mult_4/U775 mult_4/U776 mult_4/U777 mult_4/U778 mult_4/U779 mult_4/U780 mult_4/U781 mult_4/U782 mult_4/U783 mult_4/U784 mult_4/U785 mult_4/U786 mult_4/U787 mult_4/U788 mult_4/U789 mult_4/U790 mult_4/U791 mult_4/U792 mult_4/U793 mult_4/U794 mult_4/U795 mult_4/U796 mult_4/U797 mult_4/U798 mult_4/U799 mult_4/U800 mult_4/U801 mult_4/U802 mult_4/U803 mult_4/U804 mult_4/U805 mult_4/U806 mult_4/U807 mult_4/U808 mult_4/U809 mult_4/U810 mult_4/U811 mult_4/U812 mult_4/U813 mult_4/U814 mult_4/U815 mult_4/U816 mult_4/U817 mult_4/U818 mult_4/U819 mult_4/U820 mult_4/U821 mult_4/U822 mult_4/U823 mult_4/U824 mult_4/U825 mult_4/U826 mult_4/U827 mult_4/U828 mult_4/U829 mult_4/U830 mult_4/U831 mult_4/U832 mult_4/U833 mult_4/U834 mult_4/U835 mult_4/U836 mult_4/U837 mult_4/U838 mult_4/U839 mult_4/U840 mult_4/U841 mult_4/U842 mult_4/U843 mult_4/U844 mult_4/U845 mult_4/U846 mult_4/U847 mult_4/U848 mult_4/U849 mult_4/U850 mult_4/U851 mult_4/U852 mult_4/U853 mult_4/U854 mult_4/U855 mult_4/U856 mult_4/U857 mult_4/U858 mult_4/U859 mult_4/U860 mult_4/U861 mult_4/U862 mult_4/U863 mult_4/U864 mult_4/U865 mult_4/U866 mult_4/U867 mult_4/U868 mult_4/U869 mult_4/U870 mult_4/U871 mult_4/U872 mult_4/U873 mult_4/U874 mult_4/U875 mult_4/U876 mult_4/U877 mult_4/U878 mult_4/U879 mult_4/U880 mult_4/U881 mult_4/U882 mult_4/U883 mult_4/U884 mult_4/U885 mult_4/U886 mult_4/U887 mult_4/U888 mult_4/U889 mult_4/U890 mult_4/U891 mult_4/U892 mult_4/U893 mult_4/U894 mult_4/U895 mult_4/U896 mult_4/U897 mult_4/U898 mult_4/U899 mult_4/U900 mult_4/U901 mult_4/U902 mult_4/U903 mult_4/U904 mult_4/U905 mult_4/U906 mult_4/U907 mult_4/U908 mult_4/U909 mult_4/U910 mult_4/U911 mult_4/U912 mult_4/U913 mult_4/U914 mult_4/U915 mult_4/U916 mult_4/U917 mult_4/U918 mult_4/U919 mult_4/U920 mult_4/U921 mult_4/U922 mult_4/U923 mult_4/U924 mult_4/U925 mult_4/U926 mult_4/U927 mult_4/U928 mult_4/U929 mult_4/U930 mult_4/U931 mult_4/U932 mult_4/U933 mult_4/U934 mult_4/U935 mult_4/U936 mult_4/U937 mult_4/U938 mult_4/U939 mult_4/U940 mult_4/U941 mult_4/U942 mult_4/U943 mult_4/U944 mult_4/U945 mult_4/U946 mult_4/U947 mult_4/U948 mult_4/U949 mult_4/U950 mult_4/U951 mult_4/U952 mult_4/U953 mult_4/U954 mult_4/U955 mult_4/U956 mult_4/U957 mult_4/U958 mult_4/U959 mult_4/U960 mult_4/U961 mult_4/U962 mult_4/U963 mult_4/U964 mult_4/U965 mult_4/U966 mult_4/U967 mult_4/U968 mult_4/U969 mult_4/U970 mult_4/U971 mult_4/U972 mult_4/U973 mult_4/U974 mult_4/U975 mult_4/U976 mult_4/U977 mult_4/U978 mult_4/U979 mult_4/U980 mult_4/U981 mult_4/U982 mult_4/U983 mult_4/U984 mult_4/U985 mult_4/U986 mult_4/U987 mult_4/U988 mult_4/U989 mult_4/U990 mult_4/U991 mult_4/U992 mult_4/U993 mult_4/U994 mult_4/U995 mult_4/U996 mult_4/U997 mult_4/U998 mult_4/U999 mult_4/U1000 mult_4/U1001 mult_4/U1002 mult_4/U1003 mult_4/U1004 mult_4/U1005 mult_4/U1006 mult_4/U1007 mult_4/U1008 mult_4/U1009 mult_4/U1010 mult_4/U1011 mult_4/U1012 mult_4/U1013 mult_4/U1014 mult_4/U1015 mult_4/U1016 mult_4/U1017 mult_4/U1018 mult_4/U1019 mult_4/U1020 mult_4/U1021 mult_4/U1022 mult_4/U1023 mult_4/U1024 mult_4/U1025 mult_4/U1026 mult_4/U1027 mult_4/U1028 mult_4/U1029 mult_4/U1030 mult_4/U1031 mult_4/U1032 mult_4/U1033 mult_4/U1034 mult_4/U1035 mult_4/U1036 mult_4/U1037 mult_4/U1038 mult_4/U1039 mult_4/U1040 mult_4/U1041 mult_4/U1042 mult_4/U1043 mult_4/U1044 mult_4/U1045 mult_4/U1046 mult_4/U1047 mult_4/U1048 mult_4/U1049 mult_4/U1050 mult_4/U1051 mult_4/U1052 mult_4/U1053 mult_4/U1054 mult_4/U1055 mult_4/U1056 mult_4/U1057 mult_4/U1058 mult_4/U1059 mult_4/U1060 mult_4/U1061 mult_4/U1062 mult_4/U1063 mult_4/U1064 mult_4/U1065 mult_4/U1066 mult_4/U1067 mult_4/U1068 mult_4/U1069 mult_4/U1070 mult_4/U1071 mult_4/U1072 mult_4/U1073 mult_4/U1074 mult_4/U1075 mult_4/U1076 mult_4/U1077 mult_4/U1078 mult_4/U1079 mult_4/U1080 mult_4/U1081 mult_4/U1082 mult_4/U1083 mult_4/U1084 mult_4/U1085 mult_4/U1086 mult_4/U1087 mult_4/U1088 mult_4/U1089 mult_4/U1090 mult_4/U1091 mult_4/U1092 mult_4/U1093 mult_4/U1094 mult_4/U1095 mult_4/U1096 mult_4/U1097 mult_4/U1098 mult_4/U1099 mult_4/U1100 mult_4/U1101 mult_4/U1102 mult_4/U1103 mult_4/U1104 mult_4/U1105 mult_4/U1106 mult_4/U1107 mult_4/U1108 mult_4/U1109 mult_4/U1110 mult_4/U1111 mult_4/U1112 mult_4/U1113 mult_4/U1114 mult_4/U1115 mult_4/U1116 mult_4/U1117 mult_4/U1118 mult_4/U1119 mult_4/U1120 mult_4/U1121 mult_4/U1122 mult_4/U1123 mult_4/U1124 mult_4/U1125 mult_4/U1126 mult_4/U1127 mult_4/U1128 mult_4/U1129 mult_4/U1130 mult_4/U1131 mult_4/U1132 mult_4/U1133 mult_4/U1134 mult_4/U1135 mult_4/U1136 mult_4/U1137 mult_4/U1138 mult_4/U1139 mult_4/U1140 mult_4/U1141 mult_4/U1142 mult_4/U1143 mult_4/U1144 mult_4/U1145 mult_4/U1146 mult_4/U1147 mult_4/U1148 mult_4/U1149 mult_4/U1150 mult_4/U1151__replaced_8 mult_4/U1152 mult_4/U1153 mult_4/U1154__replaced_7 mult_4/U1155 mult_4/U1156 mult_4/U1157__replaced_6 mult_4/U1158 mult_4/U1159 mult_4/U1160__replaced_5 mult_4/U1161 mult_4/U1162 mult_4/U1163__replaced_4 mult_4/U1164 mult_4/U1165 mult_4/U1166__replaced_3 mult_4/U1167 mult_4/U1168 mult_4/U1169__replaced_2 mult_4/U1170 mult_4/U1171 mult_4/U1172__replaced_1 mult_4/U1173 mult_4/U1174 mult_4/U1175 mult_4/U1176 mult_4/U1177 mult_4/U1178 mult_4/U1179 mult_4/U1180 mult_4/U1181 mult_4/U1182 mult_4_2/U63 mult_4_2/U64 mult_4_2/U65 mult_4_2/U66 mult_4_2/U67 mult_4_2/U68 mult_4_2/U69 mult_4_2/U70 mult_4_2/U71 mult_4_2/U72 mult_4_2/U73 mult_4_2/U74 mult_4_2/U75 mult_4_2/U76 mult_4_2/U77 mult_4_2/U78 mult_4_2/U79 mult_4_2/U80 mult_4_2/U81 mult_4_2/U82 mult_4_2/U83 mult_4_2/U84 mult_4_2/U85 mult_4_2/U86 mult_4_2/U87 mult_4_2/U88 mult_4_2/U89 mult_4_2/U90 mult_4_2/U91 mult_4_2/U92 mult_4_2/U93 mult_4_2/U94 mult_4_2/U95 mult_4_2/U96 mult_4_2/U97 mult_4_2/U99 mult_4_2/U101 mult_4_2/U102 mult_4_2/U103 mult_4_2/U104 mult_4_2/U106 mult_4_2/U107 mult_4_2/U108 mult_4_2/U109 mult_4_2/U110 mult_4_2/U111 mult_4_2/U113 mult_4_2/U114 mult_4_2/U115 mult_4_2/U116 mult_4_2/U117 mult_4_2/U118 mult_4_2/U119 mult_4_2/U120 mult_4_2/U122 mult_4_2/U123 mult_4_2/U124 mult_4_2/U125 mult_4_2/U126 mult_4_2/U127 mult_4_2/U128 mult_4_2/U129 mult_4_2/U130 mult_4_2/U131 mult_4_2/U133 mult_4_2/U134 mult_4_2/U135 mult_4_2/U136 mult_4_2/U137 mult_4_2/U138 mult_4_2/U139 mult_4_2/U140 mult_4_2/U141 mult_4_2/U142 mult_4_2/U143 mult_4_2/U144 mult_4_2/U146 mult_4_2/U147 mult_4_2/U148 mult_4_2/U149 mult_4_2/U150 mult_4_2/U151 mult_4_2/U152 mult_4_2/U153 mult_4_2/U154 mult_4_2/U155 mult_4_2/U156 mult_4_2/U157 mult_4_2/U158 mult_4_2/U159 mult_4_2/U161 mult_4_2/U162 mult_4_2/U163 mult_4_2/U164 mult_4_2/U165 mult_4_2/U166 mult_4_2/U167 mult_4_2/U168 mult_4_2/U169 mult_4_2/U170 mult_4_2/U171 mult_4_2/U172 mult_4_2/U173 mult_4_2/U174 mult_4_2/U175 mult_4_2/U176 mult_4_2/U178 mult_4_2/U179 mult_4_2/U180 mult_4_2/U181 mult_4_2/U182 mult_4_2/U183 mult_4_2/U184 mult_4_2/U185 mult_4_2/U187 mult_4_2/U188 mult_4_2/U189 mult_4_2/U190 mult_4_2/U191 mult_4_2/U192 mult_4_2/U193 mult_4_2/U194 mult_4_2/U195 mult_4_2/U196 mult_4_2/U197 mult_4_2/U198 mult_4_2/U199 mult_4_2/U200 mult_4_2/U201 mult_4_2/U202 mult_4_2/U203 mult_4_2/U204 mult_4_2/U205 mult_4_2/U206 mult_4_2/U207 mult_4_2/U208 mult_4_2/U209 mult_4_2/U210 mult_4_2/U211 mult_4_2/U212 mult_4_2/U213 mult_4_2/U214 mult_4_2/U215 mult_4_2/U216 mult_4_2/U217 mult_4_2/U218 mult_4_2/U219 mult_4_2/U220 mult_4_2/U221 mult_4_2/U222 mult_4_2/U223 mult_4_2/U224 mult_4_2/U225 mult_4_2/U226 mult_4_2/U227 mult_4_2/U228 mult_4_2/U229 mult_4_2/U230 mult_4_2/U231 mult_4_2/U232 mult_4_2/U233 mult_4_2/U234 mult_4_2/U235 mult_4_2/U236 mult_4_2/U237 mult_4_2/U238 mult_4_2/U239 mult_4_2/U240 mult_4_2/U241 mult_4_2/U242 mult_4_2/U243 mult_4_2/U244 mult_4_2/U245 mult_4_2/U246 mult_4_2/U247 mult_4_2/U248 mult_4_2/U249 mult_4_2/U250 mult_4_2/U251 mult_4_2/U252 mult_4_2/U253 mult_4_2/U254 mult_4_2/U255 mult_4_2/U256 mult_4_2/U257 mult_4_2/U258 mult_4_2/U259 mult_4_2/U260 mult_4_2/U261 mult_4_2/U262 mult_4_2/U263 mult_4_2/U264 mult_4_2/U265 mult_4_2/U266 mult_4_2/U741 mult_4_2/U742 mult_4_2/U743 mult_4_2/U744 mult_4_2/U745 mult_4_2/U746 mult_4_2/U747 mult_4_2/U748 mult_4_2/U749 mult_4_2/U750 mult_4_2/U751 mult_4_2/U752 mult_4_2/U753 mult_4_2/U754 mult_4_2/U755 mult_4_2/U756 mult_4_2/U757 mult_4_2/U758 mult_4_2/U759 mult_4_2/U760 mult_4_2/U761 mult_4_2/U762 mult_4_2/U763 mult_4_2/U764 mult_4_2/U765 mult_4_2/U766 mult_4_2/U767 mult_4_2/U768 mult_4_2/U769 mult_4_2/U770 mult_4_2/U771 mult_4_2/U772 mult_4_2/U773 mult_4_2/U774 mult_4_2/U775 mult_4_2/U776 mult_4_2/U777 mult_4_2/U778 mult_4_2/U779 mult_4_2/U780 mult_4_2/U781 mult_4_2/U782 mult_4_2/U783 mult_4_2/U784 mult_4_2/U785 mult_4_2/U786 mult_4_2/U787 mult_4_2/U788 mult_4_2/U789 mult_4_2/U790 mult_4_2/U791 mult_4_2/U792 mult_4_2/U793 mult_4_2/U794 mult_4_2/U795 mult_4_2/U796 mult_4_2/U797 mult_4_2/U798 mult_4_2/U799 mult_4_2/U800 mult_4_2/U801 mult_4_2/U802 mult_4_2/U803 mult_4_2/U804 mult_4_2/U805 mult_4_2/U806 mult_4_2/U807 mult_4_2/U808 mult_4_2/U809 mult_4_2/U810 mult_4_2/U811 mult_4_2/U812 mult_4_2/U813 mult_4_2/U814 mult_4_2/U815 mult_4_2/U816 mult_4_2/U817 mult_4_2/U818 mult_4_2/U819 mult_4_2/U820 mult_4_2/U821 mult_4_2/U822 mult_4_2/U823 mult_4_2/U824 mult_4_2/U825 mult_4_2/U826 mult_4_2/U827 mult_4_2/U828 mult_4_2/U829 mult_4_2/U830 mult_4_2/U831 mult_4_2/U832 mult_4_2/U833 mult_4_2/U834 mult_4_2/U835 mult_4_2/U836 mult_4_2/U837 mult_4_2/U838 mult_4_2/U839 mult_4_2/U840 mult_4_2/U841 mult_4_2/U842 mult_4_2/U843 mult_4_2/U844 mult_4_2/U845 mult_4_2/U846 mult_4_2/U847 mult_4_2/U848 mult_4_2/U849 mult_4_2/U850 mult_4_2/U851 mult_4_2/U852 mult_4_2/U853 mult_4_2/U854 mult_4_2/U855 mult_4_2/U856 mult_4_2/U857 mult_4_2/U858 mult_4_2/U859 mult_4_2/U860 mult_4_2/U861 mult_4_2/U862 mult_4_2/U863 mult_4_2/U864 mult_4_2/U865 mult_4_2/U866 mult_4_2/U867 mult_4_2/U868 mult_4_2/U869 mult_4_2/U870 mult_4_2/U871 mult_4_2/U872 mult_4_2/U873 mult_4_2/U874 mult_4_2/U875 mult_4_2/U876 mult_4_2/U877 mult_4_2/U878 mult_4_2/U879 mult_4_2/U880 mult_4_2/U881 mult_4_2/U882 mult_4_2/U883 mult_4_2/U884 mult_4_2/U885 mult_4_2/U886 mult_4_2/U887 mult_4_2/U888 mult_4_2/U889 mult_4_2/U890 mult_4_2/U891 mult_4_2/U892 mult_4_2/U893 mult_4_2/U894 mult_4_2/U895 mult_4_2/U896 mult_4_2/U897 mult_4_2/U898 mult_4_2/U899 mult_4_2/U900 mult_4_2/U901 mult_4_2/U902 mult_4_2/U903 mult_4_2/U904 mult_4_2/U905 mult_4_2/U906 mult_4_2/U907 mult_4_2/U908 mult_4_2/U909 mult_4_2/U910 mult_4_2/U911 mult_4_2/U912 mult_4_2/U913 mult_4_2/U914 mult_4_2/U915 mult_4_2/U916 mult_4_2/U917 mult_4_2/U918 mult_4_2/U919 mult_4_2/U920 mult_4_2/U921 mult_4_2/U922 mult_4_2/U923 mult_4_2/U924 mult_4_2/U925 mult_4_2/U926 mult_4_2/U927 mult_4_2/U928 mult_4_2/U929 mult_4_2/U930 mult_4_2/U931 mult_4_2/U932 mult_4_2/U933 mult_4_2/U934 mult_4_2/U935 mult_4_2/U936 mult_4_2/U937 mult_4_2/U938 mult_4_2/U939 mult_4_2/U940 mult_4_2/U941 mult_4_2/U942 mult_4_2/U943 mult_4_2/U944 mult_4_2/U945 mult_4_2/U946 mult_4_2/U947 mult_4_2/U948 mult_4_2/U949 mult_4_2/U950 mult_4_2/U951 mult_4_2/U952 mult_4_2/U953 mult_4_2/U954 mult_4_2/U955 mult_4_2/U956 mult_4_2/U957 mult_4_2/U958 mult_4_2/U959 mult_4_2/U960 mult_4_2/U961 mult_4_2/U962 mult_4_2/U963 mult_4_2/U964 mult_4_2/U965 mult_4_2/U966 mult_4_2/U967 mult_4_2/U968 mult_4_2/U969 mult_4_2/U970 mult_4_2/U971 mult_4_2/U972 mult_4_2/U973 mult_4_2/U974 mult_4_2/U975 mult_4_2/U976 mult_4_2/U977 mult_4_2/U978 mult_4_2/U979 mult_4_2/U980 mult_4_2/U981 mult_4_2/U982 mult_4_2/U983 mult_4_2/U984 mult_4_2/U985 mult_4_2/U986 mult_4_2/U987 mult_4_2/U988 mult_4_2/U989 mult_4_2/U990 mult_4_2/U991 mult_4_2/U992 mult_4_2/U993 mult_4_2/U994 mult_4_2/U995 mult_4_2/U996 mult_4_2/U997 mult_4_2/U998 mult_4_2/U999 mult_4_2/U1000 mult_4_2/U1001 mult_4_2/U1002 mult_4_2/U1003 mult_4_2/U1004 mult_4_2/U1005 mult_4_2/U1006 mult_4_2/U1007 mult_4_2/U1008 mult_4_2/U1009 mult_4_2/U1010 mult_4_2/U1011 mult_4_2/U1012 mult_4_2/U1013 mult_4_2/U1014 mult_4_2/U1015 mult_4_2/U1016 mult_4_2/U1017 mult_4_2/U1018 mult_4_2/U1019 mult_4_2/U1020 mult_4_2/U1021 mult_4_2/U1022 mult_4_2/U1023 mult_4_2/U1024 mult_4_2/U1025 mult_4_2/U1026 mult_4_2/U1027 mult_4_2/U1028 mult_4_2/U1029 mult_4_2/U1030 mult_4_2/U1031 mult_4_2/U1032 mult_4_2/U1033 mult_4_2/U1034 mult_4_2/U1035 mult_4_2/U1036 mult_4_2/U1037 mult_4_2/U1038 mult_4_2/U1039 mult_4_2/U1040 mult_4_2/U1041 mult_4_2/U1042 mult_4_2/U1043 mult_4_2/U1044 mult_4_2/U1045 mult_4_2/U1046 mult_4_2/U1047 mult_4_2/U1048 mult_4_2/U1049 mult_4_2/U1050 mult_4_2/U1051 mult_4_2/U1052 mult_4_2/U1053 mult_4_2/U1054 mult_4_2/U1055 mult_4_2/U1056 mult_4_2/U1057 mult_4_2/U1058 mult_4_2/U1059 mult_4_2/U1060 mult_4_2/U1061 mult_4_2/U1062 mult_4_2/U1063 mult_4_2/U1064 mult_4_2/U1065 mult_4_2/U1066 mult_4_2/U1067 mult_4_2/U1068 mult_4_2/U1069 mult_4_2/U1070 mult_4_2/U1071 mult_4_2/U1072 mult_4_2/U1073 mult_4_2/U1074 mult_4_2/U1075 mult_4_2/U1076 mult_4_2/U1077 mult_4_2/U1078 mult_4_2/U1079 mult_4_2/U1080 mult_4_2/U1081 mult_4_2/U1082 mult_4_2/U1083 mult_4_2/U1084 mult_4_2/U1085 mult_4_2/U1086 mult_4_2/U1087 mult_4_2/U1088 mult_4_2/U1089 mult_4_2/U1090 mult_4_2/U1091 mult_4_2/U1092 mult_4_2/U1093 mult_4_2/U1094 mult_4_2/U1095 mult_4_2/U1096 mult_4_2/U1097 mult_4_2/U1098 mult_4_2/U1099 mult_4_2/U1100 mult_4_2/U1101 mult_4_2/U1102 mult_4_2/U1103 mult_4_2/U1104 mult_4_2/U1105 mult_4_2/U1106 mult_4_2/U1107 mult_4_2/U1108 mult_4_2/U1109 mult_4_2/U1110 mult_4_2/U1111 mult_4_2/U1112 mult_4_2/U1113 mult_4_2/U1114 mult_4_2/U1115 mult_4_2/U1116 mult_4_2/U1117 mult_4_2/U1118 mult_4_2/U1119 mult_4_2/U1120 mult_4_2/U1121 mult_4_2/U1122 mult_4_2/U1123 mult_4_2/U1124 mult_4_2/U1125 mult_4_2/U1126 mult_4_2/U1127 mult_4_2/U1128 mult_4_2/U1129 mult_4_2/U1130 mult_4_2/U1131 mult_4_2/U1132 mult_4_2/U1133 mult_4_2/U1134 mult_4_2/U1135 mult_4_2/U1136 mult_4_2/U1137 mult_4_2/U1138 mult_4_2/U1139 mult_4_2/U1140 mult_4_2/U1141 mult_4_2/U1142 mult_4_2/U1143 mult_4_2/U1144 mult_4_2/U1145 mult_4_2/U1146 mult_4_2/U1147 mult_4_2/U1148 mult_4_2/U1149 mult_4_2/U1150 mult_4_2/U1151__replaced_16 mult_4_2/U1152 mult_4_2/U1153 mult_4_2/U1154__replaced_15 mult_4_2/U1155 mult_4_2/U1156 mult_4_2/U1157__replaced_14 mult_4_2/U1158 mult_4_2/U1159 mult_4_2/U1160__replaced_13 mult_4_2/U1161 mult_4_2/U1162 mult_4_2/U1163__replaced_12 mult_4_2/U1164 mult_4_2/U1165 mult_4_2/U1166__replaced_11 mult_4_2/U1167 mult_4_2/U1168 mult_4_2/U1169__replaced_10 mult_4_2/U1170 mult_4_2/U1171 mult_4_2/U1172__replaced_9 mult_4_2/U1173 mult_4_2/U1174 mult_4_2/U1175 mult_4_2/U1176 mult_4_2/U1177 mult_4_2/U1178 mult_4_2/U1179 mult_4_2/U1180 mult_4_2/U1181 mult_4_2/U1182 mult_4_3/U63 mult_4_3/U64 mult_4_3/U65 mult_4_3/U66 mult_4_3/U67 mult_4_3/U68 mult_4_3/U69 mult_4_3/U70 mult_4_3/U71 mult_4_3/U72 mult_4_3/U73 mult_4_3/U74 mult_4_3/U75 mult_4_3/U76 mult_4_3/U77 mult_4_3/U78 mult_4_3/U79 mult_4_3/U80 mult_4_3/U81 mult_4_3/U82 mult_4_3/U83 mult_4_3/U84 mult_4_3/U85 mult_4_3/U86 mult_4_3/U87 mult_4_3/U88 mult_4_3/U89 mult_4_3/U90 mult_4_3/U91 mult_4_3/U92 mult_4_3/U93 mult_4_3/U94 mult_4_3/U95 mult_4_3/U96 mult_4_3/U97 mult_4_3/U99 mult_4_3/U101 mult_4_3/U102 mult_4_3/U103 mult_4_3/U104 mult_4_3/U106 mult_4_3/U107 mult_4_3/U108 mult_4_3/U109 mult_4_3/U110 mult_4_3/U111 mult_4_3/U113 mult_4_3/U114 mult_4_3/U115 mult_4_3/U116 mult_4_3/U117 mult_4_3/U118 mult_4_3/U119 mult_4_3/U120 mult_4_3/U122 mult_4_3/U123 mult_4_3/U124 mult_4_3/U125 mult_4_3/U126 mult_4_3/U127 mult_4_3/U128 mult_4_3/U129 mult_4_3/U130 mult_4_3/U131 mult_4_3/U133 mult_4_3/U134 mult_4_3/U135 mult_4_3/U136 mult_4_3/U137 mult_4_3/U138 mult_4_3/U139 mult_4_3/U140 mult_4_3/U141 mult_4_3/U142 mult_4_3/U143 mult_4_3/U144 mult_4_3/U146 mult_4_3/U147 mult_4_3/U148 mult_4_3/U149 mult_4_3/U150 mult_4_3/U151 mult_4_3/U152 mult_4_3/U153 mult_4_3/U154 mult_4_3/U155 mult_4_3/U156 mult_4_3/U157 mult_4_3/U158 mult_4_3/U159 mult_4_3/U161 mult_4_3/U162 mult_4_3/U163 mult_4_3/U164 mult_4_3/U165 mult_4_3/U166 mult_4_3/U167 mult_4_3/U168 mult_4_3/U169 mult_4_3/U170 mult_4_3/U171 mult_4_3/U172 mult_4_3/U173 mult_4_3/U174 mult_4_3/U175 mult_4_3/U176 mult_4_3/U178 mult_4_3/U179 mult_4_3/U180 mult_4_3/U181 mult_4_3/U182 mult_4_3/U183 mult_4_3/U184 mult_4_3/U185 mult_4_3/U187 mult_4_3/U188 mult_4_3/U189 mult_4_3/U190 mult_4_3/U191 mult_4_3/U192 mult_4_3/U193 mult_4_3/U194 mult_4_3/U195 mult_4_3/U196 mult_4_3/U197 mult_4_3/U198 mult_4_3/U199 mult_4_3/U200 mult_4_3/U201 mult_4_3/U202 mult_4_3/U203 mult_4_3/U204 mult_4_3/U205 mult_4_3/U206 mult_4_3/U207 mult_4_3/U208 mult_4_3/U209 mult_4_3/U210 mult_4_3/U211 mult_4_3/U212 mult_4_3/U213 mult_4_3/U214 mult_4_3/U215 mult_4_3/U216 mult_4_3/U217 mult_4_3/U218 mult_4_3/U219 mult_4_3/U220 mult_4_3/U221 mult_4_3/U222 mult_4_3/U223 mult_4_3/U224 mult_4_3/U225 mult_4_3/U226 mult_4_3/U227 mult_4_3/U228 mult_4_3/U229 mult_4_3/U230 mult_4_3/U231 mult_4_3/U232 mult_4_3/U233 mult_4_3/U234 mult_4_3/U235 mult_4_3/U236 mult_4_3/U237 mult_4_3/U238 mult_4_3/U239 mult_4_3/U240 mult_4_3/U241 mult_4_3/U242 mult_4_3/U243 mult_4_3/U244 mult_4_3/U245 mult_4_3/U246 mult_4_3/U247 mult_4_3/U248 mult_4_3/U249 mult_4_3/U250 mult_4_3/U251 mult_4_3/U252 mult_4_3/U253 mult_4_3/U254 mult_4_3/U255 mult_4_3/U256 mult_4_3/U257 mult_4_3/U258 mult_4_3/U259 mult_4_3/U260 mult_4_3/U261 mult_4_3/U262 mult_4_3/U263 mult_4_3/U264 mult_4_3/U265 mult_4_3/U266 mult_4_3/U741 mult_4_3/U742 mult_4_3/U743 mult_4_3/U744 mult_4_3/U745 mult_4_3/U746 mult_4_3/U747 mult_4_3/U748 mult_4_3/U749 mult_4_3/U750 mult_4_3/U751 mult_4_3/U752 mult_4_3/U753 mult_4_3/U754 mult_4_3/U755 mult_4_3/U756 mult_4_3/U757 mult_4_3/U758 mult_4_3/U759 mult_4_3/U760 mult_4_3/U761 mult_4_3/U762 mult_4_3/U763 mult_4_3/U764 mult_4_3/U765 mult_4_3/U766 mult_4_3/U767 mult_4_3/U768 mult_4_3/U769 mult_4_3/U770 mult_4_3/U771 mult_4_3/U772 mult_4_3/U773 mult_4_3/U774 mult_4_3/U775 mult_4_3/U776 mult_4_3/U777 mult_4_3/U778 mult_4_3/U779 mult_4_3/U780 mult_4_3/U781 mult_4_3/U782 mult_4_3/U783 mult_4_3/U784 mult_4_3/U785 mult_4_3/U786 mult_4_3/U787 mult_4_3/U788 mult_4_3/U789 mult_4_3/U790 mult_4_3/U791 mult_4_3/U792 mult_4_3/U793 mult_4_3/U794 mult_4_3/U795 mult_4_3/U796 mult_4_3/U797 mult_4_3/U798 mult_4_3/U799 mult_4_3/U800 mult_4_3/U801 mult_4_3/U802 mult_4_3/U803 mult_4_3/U804 mult_4_3/U805 mult_4_3/U806 mult_4_3/U807 mult_4_3/U808 mult_4_3/U809 mult_4_3/U810 mult_4_3/U811 mult_4_3/U812 mult_4_3/U813 mult_4_3/U814 mult_4_3/U815 mult_4_3/U816 mult_4_3/U817 mult_4_3/U818 mult_4_3/U819 mult_4_3/U820 mult_4_3/U821 mult_4_3/U822 mult_4_3/U823 mult_4_3/U824 mult_4_3/U825 mult_4_3/U826 mult_4_3/U827 mult_4_3/U828 mult_4_3/U829 mult_4_3/U830 mult_4_3/U831 mult_4_3/U832 mult_4_3/U833 mult_4_3/U834 mult_4_3/U835 mult_4_3/U836 mult_4_3/U837 mult_4_3/U838 mult_4_3/U839 mult_4_3/U840 mult_4_3/U841 mult_4_3/U842 mult_4_3/U843 mult_4_3/U844 mult_4_3/U845 mult_4_3/U846 mult_4_3/U847 mult_4_3/U848 mult_4_3/U849 mult_4_3/U850 mult_4_3/U851 mult_4_3/U852 mult_4_3/U853 mult_4_3/U854 mult_4_3/U855 mult_4_3/U856 mult_4_3/U857 mult_4_3/U858 mult_4_3/U859 mult_4_3/U860 mult_4_3/U861 mult_4_3/U862 mult_4_3/U863 mult_4_3/U864 mult_4_3/U865 mult_4_3/U866 mult_4_3/U867 mult_4_3/U868 mult_4_3/U869 mult_4_3/U870 mult_4_3/U871 mult_4_3/U872 mult_4_3/U873 mult_4_3/U874 mult_4_3/U875 mult_4_3/U876 mult_4_3/U877 mult_4_3/U878 mult_4_3/U879 mult_4_3/U880 mult_4_3/U881 mult_4_3/U882 mult_4_3/U883 mult_4_3/U884 mult_4_3/U885 mult_4_3/U886 mult_4_3/U887 mult_4_3/U888 mult_4_3/U889 mult_4_3/U890 mult_4_3/U891 mult_4_3/U892 mult_4_3/U893 mult_4_3/U894 mult_4_3/U895 mult_4_3/U896 mult_4_3/U897 mult_4_3/U898 mult_4_3/U899 mult_4_3/U900 mult_4_3/U901 mult_4_3/U902 mult_4_3/U903 mult_4_3/U904 mult_4_3/U905 mult_4_3/U906 mult_4_3/U907 mult_4_3/U908 mult_4_3/U909 mult_4_3/U910 mult_4_3/U911 mult_4_3/U912 mult_4_3/U913 mult_4_3/U914 mult_4_3/U915 mult_4_3/U916 mult_4_3/U917 mult_4_3/U918 mult_4_3/U919 mult_4_3/U920 mult_4_3/U921 mult_4_3/U922 mult_4_3/U923 mult_4_3/U924 mult_4_3/U925 mult_4_3/U926 mult_4_3/U927 mult_4_3/U928 mult_4_3/U929 mult_4_3/U930 mult_4_3/U931 mult_4_3/U932 mult_4_3/U933 mult_4_3/U934 mult_4_3/U935 mult_4_3/U936 mult_4_3/U937 mult_4_3/U938 mult_4_3/U939 mult_4_3/U940 mult_4_3/U941 mult_4_3/U942 mult_4_3/U943 mult_4_3/U944 mult_4_3/U945 mult_4_3/U946 mult_4_3/U947 mult_4_3/U948 mult_4_3/U949 mult_4_3/U950 mult_4_3/U951 mult_4_3/U952 mult_4_3/U953 mult_4_3/U954 mult_4_3/U955 mult_4_3/U956 mult_4_3/U957 mult_4_3/U958 mult_4_3/U959 mult_4_3/U960 mult_4_3/U961 mult_4_3/U962 mult_4_3/U963 mult_4_3/U964 mult_4_3/U965 mult_4_3/U966 mult_4_3/U967 mult_4_3/U968 mult_4_3/U969 mult_4_3/U970 mult_4_3/U971 mult_4_3/U972 mult_4_3/U973 mult_4_3/U974 mult_4_3/U975 mult_4_3/U976 mult_4_3/U977 mult_4_3/U978 mult_4_3/U979 mult_4_3/U980 mult_4_3/U981 mult_4_3/U982 mult_4_3/U983 mult_4_3/U984 mult_4_3/U985 mult_4_3/U986 mult_4_3/U987 mult_4_3/U988 mult_4_3/U989 mult_4_3/U990 mult_4_3/U991 mult_4_3/U992 mult_4_3/U993 mult_4_3/U994 mult_4_3/U995 mult_4_3/U996 mult_4_3/U997 mult_4_3/U998 mult_4_3/U999 mult_4_3/U1000 mult_4_3/U1001 mult_4_3/U1002 mult_4_3/U1003 mult_4_3/U1004 mult_4_3/U1005 mult_4_3/U1006 mult_4_3/U1007 mult_4_3/U1008 mult_4_3/U1009 mult_4_3/U1010 mult_4_3/U1011 mult_4_3/U1012 mult_4_3/U1013 mult_4_3/U1014 mult_4_3/U1015 mult_4_3/U1016 mult_4_3/U1017 mult_4_3/U1018 mult_4_3/U1019 mult_4_3/U1020 mult_4_3/U1021 mult_4_3/U1022 mult_4_3/U1023 mult_4_3/U1024 mult_4_3/U1025 mult_4_3/U1026 mult_4_3/U1027 mult_4_3/U1028 mult_4_3/U1029 mult_4_3/U1030 mult_4_3/U1031 mult_4_3/U1032 mult_4_3/U1033 mult_4_3/U1034 mult_4_3/U1035 mult_4_3/U1036 mult_4_3/U1037 mult_4_3/U1038 mult_4_3/U1039 mult_4_3/U1040 mult_4_3/U1041 mult_4_3/U1042 mult_4_3/U1043 mult_4_3/U1044 mult_4_3/U1045 mult_4_3/U1046 mult_4_3/U1047 mult_4_3/U1048 mult_4_3/U1049 mult_4_3/U1050 mult_4_3/U1051 mult_4_3/U1052 mult_4_3/U1053 mult_4_3/U1054 mult_4_3/U1055 mult_4_3/U1056 mult_4_3/U1057 mult_4_3/U1058 mult_4_3/U1059 mult_4_3/U1060 mult_4_3/U1061 mult_4_3/U1062 mult_4_3/U1063 mult_4_3/U1064 mult_4_3/U1065 mult_4_3/U1066 mult_4_3/U1067 mult_4_3/U1068 mult_4_3/U1069 mult_4_3/U1070 mult_4_3/U1071 mult_4_3/U1072 mult_4_3/U1073 mult_4_3/U1074 mult_4_3/U1075 mult_4_3/U1076 mult_4_3/U1077 mult_4_3/U1078 mult_4_3/U1079 mult_4_3/U1080 mult_4_3/U1081 mult_4_3/U1082 mult_4_3/U1083 mult_4_3/U1084 mult_4_3/U1085 mult_4_3/U1086 mult_4_3/U1087 mult_4_3/U1088 mult_4_3/U1089 mult_4_3/U1090 mult_4_3/U1091 mult_4_3/U1092 mult_4_3/U1093 mult_4_3/U1094 mult_4_3/U1095 mult_4_3/U1096 mult_4_3/U1097 mult_4_3/U1098 mult_4_3/U1099 mult_4_3/U1100 mult_4_3/U1101 mult_4_3/U1102 mult_4_3/U1103 mult_4_3/U1104 mult_4_3/U1105 mult_4_3/U1106 mult_4_3/U1107 mult_4_3/U1108 mult_4_3/U1109 mult_4_3/U1110 mult_4_3/U1111 mult_4_3/U1112 mult_4_3/U1113 mult_4_3/U1114 mult_4_3/U1115 mult_4_3/U1116 mult_4_3/U1117 mult_4_3/U1118 mult_4_3/U1119 mult_4_3/U1120 mult_4_3/U1121 mult_4_3/U1122 mult_4_3/U1123 mult_4_3/U1124 mult_4_3/U1125 mult_4_3/U1126 mult_4_3/U1127 mult_4_3/U1128 mult_4_3/U1129 mult_4_3/U1130 mult_4_3/U1131 mult_4_3/U1132 mult_4_3/U1133 mult_4_3/U1134 mult_4_3/U1135 mult_4_3/U1136 mult_4_3/U1137 mult_4_3/U1138 mult_4_3/U1139 mult_4_3/U1140 mult_4_3/U1141 mult_4_3/U1142 mult_4_3/U1143 mult_4_3/U1144 mult_4_3/U1145 mult_4_3/U1146 mult_4_3/U1147 mult_4_3/U1148 mult_4_3/U1149 mult_4_3/U1150 mult_4_3/U1151__replaced_24 mult_4_3/U1152 mult_4_3/U1153 mult_4_3/U1154__replaced_23 mult_4_3/U1155 mult_4_3/U1156 mult_4_3/U1157__replaced_22 mult_4_3/U1158 mult_4_3/U1159 mult_4_3/U1160__replaced_21 mult_4_3/U1161 mult_4_3/U1162 mult_4_3/U1163__replaced_20 mult_4_3/U1164 mult_4_3/U1165 mult_4_3/U1166__replaced_19 mult_4_3/U1167 mult_4_3/U1168 mult_4_3/U1169__replaced_18 mult_4_3/U1170 mult_4_3/U1171 mult_4_3/U1172__replaced_17 mult_4_3/U1173 mult_4_3/U1174 mult_4_3/U1175 mult_4_3/U1176 mult_4_3/U1177 mult_4_3/U1178 mult_4_3/U1179 mult_4_3/U1180 mult_4_3/U1181 mult_4_3/U1182 sub_0_root_sub_0_root_sub_4/U1 sub_0_root_sub_0_root_sub_4/U2_1 sub_0_root_sub_0_root_sub_4/U2_2 sub_0_root_sub_0_root_sub_4/U2_3 sub_0_root_sub_0_root_sub_4/U2_4 sub_0_root_sub_0_root_sub_4/U2_5 sub_0_root_sub_0_root_sub_4/U2_6 sub_0_root_sub_0_root_sub_4/U2_7 sub_0_root_sub_0_root_sub_4/U2_8 sub_0_root_sub_0_root_sub_4/U2_9 sub_0_root_sub_0_root_sub_4/U2_10 sub_0_root_sub_0_root_sub_4/U2_11 sub_0_root_sub_0_root_sub_4/U2_12 sub_0_root_sub_0_root_sub_4/U2_13 sub_0_root_sub_0_root_sub_4/U2_14 sub_0_root_sub_0_root_sub_4/U2_15 sub_0_root_sub_0_root_sub_4/U2_16 sub_0_root_sub_0_root_sub_4/U2_17 sub_0_root_sub_0_root_sub_4/U2_18 sub_0_root_sub_0_root_sub_4/U2_19 sub_0_root_sub_0_root_sub_4/U2_20 sub_0_root_sub_0_root_sub_4/U2_21 sub_0_root_sub_0_root_sub_4/U2_22 sub_0_root_sub_0_root_sub_4/U2_23 sub_0_root_sub_0_root_sub_4/U2_24 sub_0_root_sub_0_root_sub_4/U2_25 sub_0_root_sub_0_root_sub_4/U2_26 sub_0_root_sub_0_root_sub_4/U2_27 sub_0_root_sub_0_root_sub_4/U2_28 sub_0_root_sub_0_root_sub_4/U2_29 sub_0_root_sub_0_root_sub_4/U2_30 sub_0_root_sub_0_root_sub_4/U2_31 sub_0_root_sub_0_root_sub_4/U2_32 sub_0_root_sub_0_root_sub_4/U2_33 sub_0_root_sub_0_root_sub_4/U2_34 sub_0_root_sub_0_root_sub_4/U2_35 sub_0_root_sub_0_root_sub_4/U2_36 sub_0_root_sub_0_root_sub_4/U2__replaced_25 sub_0_root_sub_0_root_sub_4/U4 sub_0_root_sub_0_root_sub_4/U5 sub_0_root_sub_0_root_sub_4/U6 sub_0_root_sub_0_root_sub_4/U7 sub_0_root_sub_0_root_sub_4/U8 sub_0_root_sub_0_root_sub_4/U9 sub_0_root_sub_0_root_sub_4/U10 sub_0_root_sub_0_root_sub_4/U11 sub_0_root_sub_0_root_sub_4/U12 sub_0_root_sub_0_root_sub_4/U13 sub_0_root_sub_0_root_sub_4/U14 sub_0_root_sub_0_root_sub_4/U15 sub_0_root_sub_0_root_sub_4/U16 sub_0_root_sub_0_root_sub_4/U17 sub_0_root_sub_0_root_sub_4/U18 sub_0_root_sub_0_root_sub_4/U19 sub_0_root_sub_0_root_sub_4/U20 sub_0_root_sub_0_root_sub_4/U21 sub_0_root_sub_0_root_sub_4/U22 sub_0_root_sub_0_root_sub_4/U23 sub_0_root_sub_0_root_sub_4/U24 sub_0_root_sub_0_root_sub_4/U25 sub_0_root_sub_0_root_sub_4/U26 sub_0_root_sub_0_root_sub_4/U27 sub_0_root_sub_0_root_sub_4/U28 sub_0_root_sub_0_root_sub_4/U29 sub_0_root_sub_0_root_sub_4/U30 sub_0_root_sub_0_root_sub_4/U31 sub_0_root_sub_0_root_sub_4/U32 sub_0_root_sub_0_root_sub_4/U33 sub_0_root_sub_0_root_sub_4/U34 sub_0_root_sub_0_root_sub_4/U35 sub_0_root_sub_0_root_sub_4/U36 sub_0_root_sub_0_root_sub_4/U37 sub_0_root_sub_0_root_sub_4/U38 sub_0_root_sub_0_root_sub_4/U39} -region eRegion0 
[I] Created cluster '__easic_cluster_0' to assign cells
[C] irt_save
[I] Project saved
[C] irt_save
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/regions.txt
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Read macro list file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../device_libs/oa/physical/lib/commondata/gf28a0_macro_list.csv
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Design is not modified
[I] Detected changes in option list. Raising events.
[C] irt_exit
[I] Release EPLACER license ...
[C] run -prebuf_resyn
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Checking out EPLACER license ...
[I] 16:01:16 Starting ERA ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Detected changes in file list. Raising events.
[I] Detected changes in option list. Raising events.
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/nextreme-2/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Ports = 151
[I]   Instances = 2173
[I]   Nets = 2943
[I]   Intrinsic nets = 151, don't touch nets = 151
[I]   Properties/values = 30/5019
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.preplacement.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Setting all clocks ideal
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] 16:01:30 Loading eplanner engine ...
[I] Design architechture is 28nm_n3xs
[I] Use pintable file '/home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv'
[I] Start loading nets
[I] Start building full site list
[I] Got 2943 nets (load time 0 sec)
[I] Start detect clock nets
[I] Got 2179 cells from design (load time 0.02 sec)
[I] Detected 0 clock nets (load time 0.3 sec)
[I] 100061 sites were skipped (NO_DISPLAY)
[I] Got 475151 sites from device (load time 0.98 sec)
[I] Start to detect cell assignments
[I] Detected 0/0 assigned cells (time 0 sec)
[I] There are 6 VREF banks
[I] There are 1 DQ groups
[I] There are 12 VCCIO banks
[I] There are 2 VCCPD banks
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/ioinfo.txt
[I] 278 device pins
[I] Set VCCIO bank HV00W as high voltage bank
[I] Set VCCIO bank HV00E as high voltage bank
[I] Set VCCIO bank HV01E as high voltage bank
[I] 222 pins are available in the package (including 5 jtag pins)
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n2x_sso_spec_fc_m.csv: version 'Id: sso#n2x_sso_spec_fc.csv,v 1.2 2010-04-06 09:23:09+08 yklee Exp '
[I] 16:01:32 ERA is about to start. Please wait
[I] Started floorplan check, logic utilization 0.90, edff utilization 0.90.
[I] Soft regions are considered as soft.
[I] Loaded 2 regions, 1 region groups, 1 hard region groups
[I]   Init emotif cell grid 18 x 72
[I]   Init emotif target grid 18 x 72
[I]   Initialized 3888 target regions
[I]   Init rf grid 14 x 9
[I]   Init bram grid 14 x 9
[I]   Initialized 3 cell regions
[I]   Started global assignment
[I]     Initialized 3 objects, 3888 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 504 targets 224 objects
[I]   Initial assignment penalty 10097945, objects 3 targets 6
[I]   Started global assignment
[I]     Initialized 0 objects, 124 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 124 targets 0 objects
[I]   Initial assignment penalty 0, objects 0 targets 0
[I]   Started global assignment
[I]     Initialized 0 objects, 126 targets
[I]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I]     Target grid window size (6 12), object grid window size (4 8)
[I]     Initialized assignment 126 targets 0 objects
[I]   Initial assignment penalty 0, objects 0 targets 0
[I] Floorplan check completed succesfully
[I] Project saved
[C] irt_save
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Detected changes in option list. Raising events.
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/regions.txt
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Read macro list file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../device_libs/oa/physical/lib/commondata/gf28a0_macro_list.csv
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Saving state to /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/floorplanner.state
[I] Saving test pin map file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/preplacement2/layout.rdb
[I] Read pininfo file /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/../pininfo/M16GP_GF28HPP_04_GF.pininfo
[I] (638)  0 I/O cells are found
[I] (639)  0 I/O cells are mapped
[I] (640)  0 I/O cells are not mapped
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv: revision '0.01'
[I] Open /home/dmitriev/lastperf/nextreme-2/data_n3xs/ibis/config/ibis_map.csv: version 'Id: design_libs#star#ibis#config#ibis_map.csv,v 1.15 2018-07-06 17:25:55+08 ttau Exp '
[I] Applying eco changes
[I] apply eco on RDB Design...
[I] commiting eco changes to RDB Design...
[I] ECO of 1065 elements was applied in 0.01 seconds
[I] Saving snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/floorplan/layout.rdb
[I] Saving verilog file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.v
[I] Saving sdc file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] Writing floorplan to text file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/floorplan/regions.txt
[I] Run PostFP DRC
[I] *********************************************************************
[I] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] Econfig command options            :  --logFile postfp_drc.log --userLibName snapshots --userDesignName ar --userViewName floorplan --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task fp_drc_only --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --jtag off --jtag_power 3.3 --por off --ntsd off --ntsd_east off --padLess --pnc 10000 --reducedLib --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] Create user design oa              : 0
[I] User lib name                      : snapshots
[I] User view name                     : floorplan
[I] User libDefsFile                   : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/econfig-post-fp-lib.defs
[I] User design name                   : ar
[I] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir
[I] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] Device name                        : n3xst150f
[I] Device type                        : full
[I] User device name                   : N3XST150
[I] Package name                       : FC150
[I] Task needs to be done              : fp_drc_only
[I] Pad less design                    : true
[I] Ntsd(west) option                  : off
[I] Ntsd(east) option                  : off
[I] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] Power optimized config             : No
[I] *********************************************************************
[I] Found multi chip pintable
[I] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] Unclassified P/G class for pin VCC_TR, created new class
[I] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] Unclassified P/G class for pin VPP_TR, created new class
[I] *******************************************************************************
[I] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] *******************************************************************************
[I] Loading oa design.
[I] Setting tool parameters file = /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/nextreme-2/data_n3xs/easic/n3xst150f.dds
[I] Reading snapshot /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/../snapshots/ar/floorplan/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] Reading design
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 151
[I]   Instances = 2175
[I]   Nets = 3469
[I]   Intrinsic nets = 151, don't touch nets = 152
[I]   Properties/values = 32/5021
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Setting data directory = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/nextreme-2/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] Done
[I] Populating chip hier structure
[I] Done
[I] Doing placement check.
[I] Done
[I] Device version 'd'
[I] Doing simple design rule checks.
[I] Number of checks 16, max.threads=8
[I]   check hanging ports
[W] (60) User design port<Z[0]> is not connected to any pad instance.
[W] (60) User design port<Z[1]> is not connected to any pad instance.
[W] (60) User design port<Z[2]> is not connected to any pad instance.
[W] (60) User design port<Z[3]> is not connected to any pad instance.
[W] (60) User design port<Z[4]> is not connected to any pad instance.
[W] (60) User design port<Z[5]> is not connected to any pad instance.
[W] (60) User design port<Z[6]> is not connected to any pad instance.
[W] (60) User design port<Z[7]> is not connected to any pad instance.
[W] (60) User design port<Z[8]> is not connected to any pad instance.
[W] (60) User design port<Z[9]> is not connected to any pad instance.
[W] (60) User design port<Z[10]> is not connected to any pad instance.
[W] (60) User design port<Z[11]> is not connected to any pad instance.
[W] (60) User design port<Z[12]> is not connected to any pad instance.
[W] (60) User design port<Z[13]> is not connected to any pad instance.
[W] (60) User design port<Z[14]> is not connected to any pad instance.
[W] (60) User design port<Z[15]> is not connected to any pad instance.
[W] (60) User design port<Z[16]> is not connected to any pad instance.
[W] (60) User design port<Z[17]> is not connected to any pad instance.
[W] (60) User design port<Z[18]> is not connected to any pad instance.
[W] (60) User design port<Z[19]> is not connected to any pad instance.
[W] (60) User design port<Z[20]> is not connected to any pad instance.
[W] (60) User design port<Z[21]> is not connected to any pad instance.
[W] (60) User design port<Z[22]> is not connected to any pad instance.
[W] (60) User design port<Z[23]> is not connected to any pad instance.
[W] (60) User design port<Z[24]> is not connected to any pad instance.
[W] (60) User design port<Z[25]> is not connected to any pad instance.
[W] (60) User design port<Z[26]> is not connected to any pad instance.
[W] (60) User design port<Z[27]> is not connected to any pad instance.
[W] (60) User design port<Z[28]> is not connected to any pad instance.
[W] (60) User design port<Z[29]> is not connected to any pad instance.
[W] (60) User design port<Z[30]> is not connected to any pad instance.
[W] (60) User design port<Z[31]> is not connected to any pad instance.
[W] (60) User design port<Z[32]> is not connected to any pad instance.
[W] (60) User design port<Z[33]> is not connected to any pad instance.
[W] (60) User design port<Z[34]> is not connected to any pad instance.
[W] (60) User design port<Z[35]> is not connected to any pad instance.
[W] (60) User design port<Z[36]> is not connected to any pad instance.
[W] (60) User design port<A1[0]> is not connected to any pad instance.
[W] (60) User design port<A1[1]> is not connected to any pad instance.
[W] (60) User design port<A1[2]> is not connected to any pad instance.
[W] (60) User design port<A1[3]> is not connected to any pad instance.
[W] (60) User design port<A1[4]> is not connected to any pad instance.
[W] (60) User design port<A1[5]> is not connected to any pad instance.
[W] (60) User design port<A1[6]> is not connected to any pad instance.
[W] (60) User design port<A1[7]> is not connected to any pad instance.
[W] (60) User design port<A1[8]> is not connected to any pad instance.
[W] (60) User design port<A1[9]> is not connected to any pad instance.
[W] (60) User design port<A1[10]> is not connected to any pad instance.
[W] (60) User design port<A1[11]> is not connected to any pad instance.
[W] (60) User design port<A1[12]> is not connected to any pad instance.
[W] (60) User design port<A1[13]> is not connected to any pad instance.
[W] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I]   check nets
[W] (63) Hanging constant net in the design: __dft_tie_net0.
[W] (63) Hanging constant net in the design: __dft_tie_net1.
[W] (63) Hanging constant net in the design: tie1.
[W] (63) Hanging constant net in the design: tie0.
[W] (63) Hanging constant net in the design: __easic_supply1_16.
[W] (63) Hanging constant net in the design: __easic_supply0_139.
[W] (63) Hanging constant net in the design: __easic_supply0_140.
[W] (63) Hanging constant net in the design: __easic_supply0_141.
[W] (63) Hanging constant net in the design: __easic_supply0_142.
[W] (63) Hanging constant net in the design: __easic_supply0_143.
[W] (63) Hanging constant net in the design: __easic_supply0_144.
[W] (63) Hanging constant net in the design: __easic_supply0_145.
[W] (63) Hanging constant net in the design: __easic_supply0_146.
[W] (63) Hanging constant net in the design: __easic_supply0_158.
[W] (63) Hanging constant net in the design: __easic_supply0_159.
[I]   check routable input pins
[I]   check PLL out pins
[I]   check types pins by patterns
[I]   check top ports names unique
[I]   check edlygenddr4s
[I]     checked 0/0 edlygenddr4s
[I]   check intrinsic pins tieoff
[I]     checked 13 pins
[I] Check MGIO top nets
[I] Done
[I] Check MGIOs IDDQ pin connection
[I] Done
[I] Check MGIOs AREFENABLE pin connection
[I] Done
[I] Check unconnected instances
[I] Done for 0 instances
[I] Check matching of edff and eclkgate polarity
[I] Check dcdl types for used device
[I] Check DCDL instances connection to mrx*/mtx*
[I] Done for 0 instances
[I] Done
[I] Device version 'd'
[I] Check combined pins
[I] Done for 0 instances
[I] Check VDDA/VSSA pins are bound out
[I] Done for 0 instances
[I] Check test pin for bounding out
[I] Done for 96 top pins
[I] Check temperature diodes pins for bounding out
[I] Done for 0 diodes
[I] Doing memory check.
[I]   checked 0 instances
[I] Done
[I] Check BRAM/REGFILE for clock gate path
[I]   checked 0 instances
[I] Done
[I] Doing all io drcs.
[I]   check VCCIO in IO banks
[I]   check VREF in banks
[I]   check vreftune in banks
[I]     checked 0/0 vref tune groups
[I]   check top ports connections
[I]   done for 151 top ports
[I]   check IO pad connections
[I]   done for 0 IO instances
[I]   check WKE connections
[I]   check odt configuration
[I]   done
[I]   check uided/tided for test pins directions
[I]   done
[I]   check COMP_UPD/COMP_EN
[I]     checked 0/0 IO pads
[I]   check LVDS output pads
[I]   check inout direction for IO
[I] Done
[I] Doing user intrinsic net connectivity check.
[I]   checked 131/3469 nets
[I] Done
[I] Mixed nets check
[I]   checked 2949/3469 nets
[I] Done
[W] Corner block not instantiated in design
[I] Check design nets and instances name conflicts
[I] Number of task 2, max.threads=2
[I] done
[I] Check device nets and instances name conflicts
[I] Number of task 2, max.threads=2
[I] done
[I] Printing status of all drc checks
[I] ----------------------------------------
[I] | ID | Check Type            | Status  |
[I] ----------------------------------------
[I] | 0  | Placement check       | PASS    |
[I] | 1  | Simple drc check      | PASS    |
[I] | 2  | IO check              | PASS    |
[I] | 3  | Memory check          | PASS    |
[I] | 4  | Intrinsic conn check  | PASS    |
[I] ----------------------------------------
[I] | 5  | All checks            | PASS    |
[I] ----------------------------------------
[I] Memory used : 0.6 Gb
[I] Time Elapsed             : 5s
[I] exit code: 0
[I] PostFP DRC finished
[I] Floorplan finalization was done in 3.01 seconds
[I] Release EPLACER license ...
[I] Skip Power Estimator for 28nm
[I] Start constant propagation on floorplan view
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 16:01:40 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/const_propagation.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/const_propagation.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/floorplan/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 151
[I] [ephysresynthesis]   Instances = 2175
[I] [ephysresynthesis]   Nets = 3469
[I] [ephysresynthesis]   Intrinsic nets = 151, don't touch nets = 152
[I] [ephysresynthesis]   Properties/values = 32/5021
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 11
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 0 rsc types)
[I] [ephysresynthesis] Initializing rtbuf map (0 sites)
[I] [ephysresynthesis] Initializing mnbuf map (0 sites)
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Bram matrix 9 x 14
[I] [ephysresynthesis] Reg file matrix 9 x 14
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 8 rsc types (2 group occ))
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Constant nets optimization procedure is started.
[I] [ephysresynthesis] Assigning initial expressions to nets in design...
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Topological order net traversal is started.
[I] [ephysresynthesis] Detected 0 synchronizers of 0 registers
[I] [ephysresynthesis] Initializing repeaters list
[I] [ephysresynthesis]   Detected buffer efa_bufc: I_CI->O_CO
[I] [ephysresynthesis]   Detected buffer BUF12V1CRRVTIY: D->IY
[I] [ephysresynthesis]   Detected inverter INVX2CRRVTZ: A->Z
[I] [ephysresynthesis]   Detected inverter INVD2CRRVTIZ: IA->IZ
[I] [ephysresynthesis]   Detected buffer BUF24CRRVTZ: IA->Z
[I] [ephysresynthesis]   Detected inverter INVX4CRRVTZ: A->Z
[I] [ephysresynthesis]   Detected inverter efa_invc: I_CI->O_S
[I] [ephysresynthesis]   Detected inverter INVD2V1CRRVTIY: IB->IY
[I] [ephysresynthesis]   Detected buffer BUF12CRRVTIZ: A->IZ
[I] [ephysresynthesis]   Detected inverter INVX2V1CRRVTY: D->Y
[I] [ephysresynthesis]   Detected inverter efa_inv: A->Z
[I] [ephysresynthesis] Constant nets optimization is completed, 0 instances have been optimized in total.
[I] [ephysresynthesis] Replacement statistics:
	
[I] [ephysresynthesis] Started tail removing procedure
[I] [ephysresynthesis] Tail removing finished
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/const_propagation/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 16:01:55 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Constant Propagation completed
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Global Placement
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:01:55 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_global.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_global.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 19156
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Wall time: Fri Mar 15 16:02:05 2019 1552654925
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/const_propagation/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 151
[I] [eplacer]   Instances = 2175
[I] [eplacer]   Nets = 3465
[I] [eplacer]   Intrinsic nets = 151, don't touch nets = 152
[I] [eplacer]   Properties/values = 32/5021
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 16:02:18 2019 1552654938
[I] [eplacer] Memory used: 0.68 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 16:02:19 2019 1552654939
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 16:02:19 2019 1552654939
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] No custom procedures registered at stage global_placement
[I] [eplacer] Checking preplacement
[I] [eplacer] Wall time: Fri Mar 15 16:02:19 2019 1552654939
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Wall time: Fri Mar 15 16:02:19 2019 1552654939
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Testing fixed instances
[I] [eplacer]   Fixed instances are Ok
[I] [eplacer] Calculating clock domains
[I] [eplacer] High speed clock balancing session "special_pin_splitting" is started
[I] [eplacer]   Preparing the high speed fabric regions
[I] [eplacer]     Left high speed fabric region
[I] [eplacer]     Right high speed fabric region
[I] [eplacer]   Spliting special pin groups
[I] [eplacer]     Nothing to split
[I] [eplacer] High speed clock balancing session "special_pin_splitting" is finished
[I] [eplacer] Assigning weight 10.00 on clock nets
[I] [eplacer] Assigned weight to 0 clock nets
[I] [eplacer] Wall time: Fri Mar 15 16:02:21 2019 1552654941
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] 
[I] [eplacer] Placing macros
[I] [eplacer]   placed 0 mclkgates
[I] [eplacer]   placed 0 mrtaps
[I] [eplacer]   placed 0 erbufs
[I] [eplacer]   placed 0 eclkgenloc macros
[I] [eplacer]   placed 0 eclkmux macros
[I] [eplacer] Average Wire Length 313
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] === Average wire length: 87.657304 um === (h: 76.484804, v: 11.172501) 
[I] [eplacer] Optimizing placement
[I] [eplacer] Utilization:  0.9 / 0.9
[I] [eplacer] Start Initial Design Graph analytical placement
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Reading plibrary file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/polynomial_libs/gp/0v807ssn40c.plib
[I] [eplacer] 	Sensitivity on 1,  type of engine 1 
[I] [eplacer] 	Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.15/20 alphaHistory 1
[I] [eplacer]  Init timing engine 
[I] [eplacer] Initialize standalone timing engine from netlist, reduce graph = 1
[I] [eplacer] Initializing DelayEngine in fast annotation mode
[I] [eplacer] Timing graph statistics: nodes - 9239, edges - 14009
[I] [eplacer] Total 276 vertices marked as starting, 37 vertices marked as ending
[I] [eplacer] Number of starting/ending with edges: 159/0
[I] [eplacer] Total 1 initially fixed edges.
[I] [eplacer] Initial slack (with zero net delays) is 3.80427e-08
[I] [eplacer] Initial number of edges: 5979, target slack is 0
[I] [eplacer] Total number of edges: 5979, number of violated edges: 0, new slack: 3.80427e-08
[I] [eplacer] Initial netlist slack: 3.80427e-08
[I] [eplacer] Iteration #1
[I] [eplacer] Annotating admissible delays level by level.
[I] [eplacer] Total number of levels in the netlist - 46
[I] [eplacer] Total num of edges: 0, num of violated edges: 5979, admissible worst slack: 1e+30
[I] [eplacer] Total 0 edges returned back to the pool
[I] [eplacer] Making final admissible delays correction (version 2).
[I] [eplacer] Admissible delay calculation completed in 0 seconds.
[I] [eplacer] Final netlist slack: 0
[I] [eplacer] Started delay approximation for edges.
[I] [eplacer] Delay approximation for edges is done.
[I] [eplacer] Start dumping DelayEngine timing graph into generic representation
[I] [eplacer] Dumping timing graph in reduced form according to the flag specified
[I] [eplacer] Done DelayEngine timing graph dump
[I] [eplacer] Number of top-levels: 151, max top-level index: 150
[I] [eplacer] Graph has 47 levels
[I] [eplacer] Standalone timing graph initialization done, it has 3297 vertices, 8067 edges and 2175 instances
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] Loaded 2175 instances, average area per instance 1.05832, max area 1.2, max relative size 1 average relsz 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] after load dg_load_netlist  proc mem 1095.93 Gb
	 Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.07 Gb
[I] [eplacer] Timing update 0 (standalone) reports: (wns -0.725759 ns, tns -3.80526 ns)
[I] [eplacer] 		 optimizable: (wns -0.725759 ns)
[I] [eplacer]  max timing weight 0.405345, average timing weight 0.00376517 
[I] [eplacer] Reload equation in 1 direction 
[I] [eplacer] Reload equation in 0 direction 
[I] [eplacer] 		AWL 0.000762195 (0.000473099, 0.000289096),  anchor weight 0.001, mean diagonal (2.58623, 2.58623),  mean anchor to mean diag ratio (7.83325e-05, 7.83325e-05) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.07 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 102.23, dx 46.34, dy 84.79, max 219.02 x 80.00 y 155.00
[I] [eplacer]     logic average 102.23, max 219.02 x 80.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 0: lower bound 0.0007621951219512195 upper bound 99.43012051649929 weight 0.0010000000000000002
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 1 (standalone) reports: (wns -2.80416 ns, tns -42.5382 ns)
[I] [eplacer] 		 optimizable: (wns -2.80416 ns)
[I] [eplacer]  max timing weight 1.07416, average timing weight 0.00795475 
[I] [eplacer] 		AWL 0.100665 (0.0187263, 0.0819383),  anchor weight 0.00114569, mean diagonal (2.60871, 2.60871),  mean anchor to mean diag ratio (8.8836e-05, 8.8836e-05) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 86.78, dx 46.92, dy 64.37, max 231.28 x 80.00 y 138.00
[I] [eplacer]     logic average 86.78, max 231.28 x 80.00 y 138.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 1: lower bound 0.10066463414634147 upper bound 63.94359397417504 weight 0.0011456917894167894
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 2 (standalone) reports: (wns -1.69893 ns, tns -20.8732 ns)
[I] [eplacer] 		 optimizable: (wns -1.69893 ns)
[I] [eplacer]  max timing weight 1.74298, average timing weight 0.0124903 
[I] [eplacer] 		AWL 0.103953 (0.0262084, 0.0777446),  anchor weight 0.00131261, mean diagonal (2.63304, 2.63304),  mean anchor to mean diag ratio (0.000100703, 0.000100703) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.99, dx 47.05, dy 63.53, max 213.55 x 80.00 y 156.00
[I] [eplacer]     logic average 85.99, max 213.55 x 80.00 y 156.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 2: lower bound 0.10395301291248207 upper bound 58.286950143472026 weight 0.0013126096763370436
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 3 (standalone) reports: (wns -1.42476 ns, tns -16.158 ns)
[I] [eplacer] 		 optimizable: (wns -1.42476 ns)
[I] [eplacer]  max timing weight 2.4118, average timing weight 0.0192941 
[I] [eplacer] 		AWL 0.125183 (0.0360585, 0.0891245),  anchor weight 0.00150385, mean diagonal (2.66953, 2.66953),  mean anchor to mean diag ratio (0.000113667, 0.000113667) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.97, dx 47.16, dy 63.41, max 212.66 x 80.00 y 155.00
[I] [eplacer]     logic average 85.97, max 212.66 x 80.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 3: lower bound 0.1251829268292683 upper bound 56.69727044476328 weight 0.0015038461288883799
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:23 2019 1552654943
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 4 (standalone) reports: (wns -1.41943 ns, tns -14.3857 ns)
[I] [eplacer] 		 optimizable: (wns -1.41943 ns)
[I] [eplacer]  max timing weight 3.08062, average timing weight 0.0243558 
[I] [eplacer] 		AWL 0.146146 (0.0441374, 0.102009),  anchor weight 0.00172294, mean diagonal (2.69668, 2.69668),  mean anchor to mean diag ratio (0.000128783, 0.000128783) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.93, dx 47.20, dy 63.32, max 213.18 x 80.00 y 155.00
[I] [eplacer]     logic average 85.93, max 213.18 x 80.00 y 155.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 4: lower bound 0.14614634146341465 upper bound 56.998450860832136 weight 0.0017229441624136378
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 5 (standalone) reports: (wns -1.48063 ns, tns -15.6469 ns)
[I] [eplacer] 		 optimizable: (wns -1.48063 ns)
[I] [eplacer]  max timing weight 3.74944, average timing weight 0.0279646 
[I] [eplacer] 		AWL 0.166346 (0.0515904, 0.114756),  anchor weight 0.00197396, mean diagonal (2.71604, 2.71604),  mean anchor to mean diag ratio (0.000146356, 0.000146356) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.83, dx 47.14, dy 63.24, max 213.18 x 80.00 y 191.00
[I] [eplacer]     logic average 85.83, max 213.18 x 80.00 y 191.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 5: lower bound 0.1663461262553802 upper bound 58.109327474892396 weight 0.0019739629805008915
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 6 (standalone) reports: (wns -1.43971 ns, tns -14.6206 ns)
[I] [eplacer] 		 optimizable: (wns -1.43971 ns)
[I] [eplacer]  max timing weight 4.41826, average timing weight 0.0322103 
[I] [eplacer] 		AWL 0.190693 (0.0593669, 0.131326),  anchor weight 0.00226155, mean diagonal (2.73881, 2.73881),  mean anchor to mean diag ratio (0.000166148, 0.000166148) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.68, dx 47.18, dy 63.05, max 212.25 x 80.00 y 191.00
[I] [eplacer]     logic average 85.68, max 212.25 x 80.00 y 191.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 6: lower bound 0.19069261119081776 upper bound 58.56081169296987 weight 0.002261553179372563
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 7 (standalone) reports: (wns -1.39703 ns, tns -14.3104 ns)
[I] [eplacer] 		 optimizable: (wns -1.39703 ns)
[I] [eplacer]  max timing weight 5.08708, average timing weight 0.0371513 
[I] [eplacer] 		AWL 0.216697 (0.0682697, 0.148427),  anchor weight 0.00259104, mean diagonal (2.76532, 2.76532),  mean anchor to mean diag ratio (0.000188396, 0.000188396) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.51, dx 47.23, dy 62.83, max 212.25 x 80.00 y 154.00
[I] [eplacer]     logic average 85.51, max 212.25 x 80.00 y 154.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 7: lower bound 0.2166965566714491 upper bound 58.46213558106169 weight 0.0025910429089365805
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 8 (standalone) reports: (wns -1.42594 ns, tns -15.099 ns)
[I] [eplacer] 		 optimizable: (wns -1.42594 ns)
[I] [eplacer]  max timing weight 5.7559, average timing weight 0.0424676 
[I] [eplacer] 		AWL 0.243984 (0.0786811, 0.165302),  anchor weight 0.00296854, mean diagonal (2.79383, 2.79383),  mean anchor to mean diag ratio (0.000213506, 0.000213506) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.41, dx 47.20, dy 62.75, max 211.73 x 80.00 y 191.00
[I] [eplacer]     logic average 85.41, max 211.73 x 80.00 y 191.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 8: lower bound 0.24398350071736014 upper bound 58.58913522238164 weight 0.002968536586795234
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 9 (standalone) reports: (wns -1.3889 ns, tns -14.1316 ns)
[I] [eplacer] 		 optimizable: (wns -1.3889 ns)
[I] [eplacer]  max timing weight 6.42471, average timing weight 0.0441231 
[I] [eplacer] 		AWL 0.280141 (0.089174, 0.190967),  anchor weight 0.00340103, mean diagonal (2.80271, 2.80271),  mean anchor to mean diag ratio (0.000243695, 0.000243695) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 85.07, dx 47.06, dy 62.43, max 210.44 x 80.00 y 190.00
[I] [eplacer]     logic average 85.07, max 210.44 x 80.00 y 190.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 9: lower bound 0.28014096126255383 upper bound 58.586977761836444 weight 0.003401027994074639
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 10 (standalone) reports: (wns -1.39837 ns, tns -14.4614 ns)
[I] [eplacer] 		 optimizable: (wns -1.39837 ns)
[I] [eplacer]  max timing weight 7.09353, average timing weight 0.055076 
[I] [eplacer] 		AWL 0.317057 (0.100777, 0.216281),  anchor weight 0.00389653, mean diagonal (2.86147, 2.86147),  mean anchor to mean diag ratio (0.000273345, 0.000273345) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 84.82, dx 47.06, dy 62.16, max 210.79 x 80.00 y 153.00
[I] [eplacer]     logic average 84.82, max 210.79 x 80.00 y 153.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 10: lower bound 0.3170573888091822 upper bound 58.418226327116216 weight 0.0038965298483879625
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 11 (standalone) reports: (wns -1.43173 ns, tns -15.1431 ns)
[I] [eplacer] 		 optimizable: (wns -1.43173 ns)
[I] [eplacer]  max timing weight 7.76235, average timing weight 0.0555402 
[I] [eplacer] 		AWL 0.358771 (0.114964, 0.243807),  anchor weight 0.00446422, mean diagonal (2.86396, 2.86396),  mean anchor to mean diag ratio (0.000312752, 0.000312752) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 84.57, dx 47.04, dy 61.91, max 209.86 x 80.00 y 152.00
[I] [eplacer]     logic average 84.57, max 209.86 x 80.00 y 152.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 11: lower bound 0.35877080344332857 upper bound 58.475636657101866 weight 0.004464222254515535
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 12 (standalone) reports: (wns -1.39898 ns, tns -14.4242 ns)
[I] [eplacer] 		 optimizable: (wns -1.39898 ns)
[I] [eplacer]  max timing weight 8.43117, average timing weight 0.0655532 
[I] [eplacer] 		AWL 0.406905 (0.131133, 0.275773),  anchor weight 0.00511462, mean diagonal (2.91767, 2.91767),  mean anchor to mean diag ratio (0.000351597, 0.000351597) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 84.25, dx 46.91, dy 61.58, max 209.50 x 80.00 y 152.00
[I] [eplacer]     logic average 84.25, max 209.50 x 80.00 y 152.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 12: lower bound 0.40690530846484935 upper bound 58.53810329985653 weight 0.005114622783130152
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 13 (standalone) reports: (wns -1.42087 ns, tns -14.7889 ns)
[I] [eplacer] 		 optimizable: (wns -1.42087 ns)
[I] [eplacer]  max timing weight 9.09999, average timing weight 0.0682186 
[I] [eplacer] 		AWL 0.463211 (0.14872, 0.314491),  anchor weight 0.00585978, mean diagonal (2.93196, 2.93196),  mean anchor to mean diag ratio (0.000400717, 0.000400717) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 84.02, dx 46.93, dy 61.29, max 209.15 x 80.00 y 151.00
[I] [eplacer]     logic average 84.02, max 209.15 x 80.00 y 151.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 13: lower bound 0.463211262553802 upper bound 57.96332352941177 weight 0.005859781328596262
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 14 (standalone) reports: (wns -1.41886 ns, tns -14.6786 ns)
[I] [eplacer] 		 optimizable: (wns -1.41886 ns)
[I] [eplacer]  max timing weight 9.76881, average timing weight 0.0745877 
[I] [eplacer] 		AWL 0.523214 (0.170463, 0.352751),  anchor weight 0.0067135, mean diagonal (2.96613, 2.96613),  mean anchor to mean diag ratio (0.000453678, 0.000453678) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 83.63, dx 46.89, dy 60.93, max 208.57 x 80.00 y 150.00
[I] [eplacer]     logic average 83.63, max 208.57 x 80.00 y 150.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 14: lower bound 0.5232137733142037 upper bound 58.03618292682927 weight 0.006713503355950542
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 15 (standalone) reports: (wns -1.38914 ns, tns -14.1745 ns)
[I] [eplacer] 		 optimizable: (wns -1.38914 ns)
[I] [eplacer]  max timing weight 10.4376, average timing weight 0.0747734 
[I] [eplacer] 		AWL 0.593662 (0.193092, 0.40057),  anchor weight 0.00769161, mean diagonal (2.96712, 2.96712),  mean anchor to mean diag ratio (0.000519455, 0.000519455) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 83.17, dx 46.78, dy 60.43, max 207.63 x 80.00 y 148.00
[I] [eplacer]     logic average 83.17, max 207.63 x 80.00 y 148.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 15: lower bound 0.5936621233859398 upper bound 58.047264705882355 weight 0.007691605673134589
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 16 (standalone) reports: (wns -1.36394 ns, tns -13.6859 ns)
[I] [eplacer] 		 optimizable: (wns -1.36394 ns)
[I] [eplacer]  max timing weight 11.1064, average timing weight 0.0831488 
[I] [eplacer] 		AWL 0.671288 (0.219973, 0.451316),  anchor weight 0.00881221, mean diagonal (3.01205, 3.01205),  mean anchor to mean diag ratio (0.000586131, 0.000586131) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 82.76, dx 46.67, dy 60.01, max 206.34 x 80.00 y 150.00
[I] [eplacer]     logic average 82.76, max 206.34 x 80.00 y 150.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 16: lower bound 0.6712883787661406 upper bound 58.549377331420374 weight 0.008812209467141886
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 17 (standalone) reports: (wns -1.37878 ns, tns -14.1288 ns)
[I] [eplacer] 		 optimizable: (wns -1.37878 ns)
[I] [eplacer]  max timing weight 11.7501, average timing weight 0.119729 
[I] [eplacer] 		AWL 0.757617 (0.247765, 0.509852),  anchor weight 0.0100961, mean diagonal (3.20827, 3.20827),  mean anchor to mean diag ratio (0.000630379, 0.000630379) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 82.26, dx 46.46, dy 59.53, max 205.41 x 80.00 y 149.00
[I] [eplacer]     logic average 82.26, max 205.41 x 80.00 y 149.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 17: lower bound 0.7576169296987088 upper bound 58.633894548063125 weight 0.010096076033125357
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 18 (standalone) reports: (wns -1.39258 ns, tns -13.9829 ns)
[I] [eplacer] 		 optimizable: (wns -1.39258 ns)
[I] [eplacer]  max timing weight 12.4441, average timing weight 0.0957504 
[I] [eplacer] 		AWL 0.858108 (0.281139, 0.576969),  anchor weight 0.011567, mean diagonal (3.07964, 3.07964),  mean anchor to mean diag ratio (0.00075219, 0.00075219) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 81.42, dx 46.36, dy 58.63, max 204.47 x 80.00 y 146.00
[I] [eplacer]     logic average 81.42, max 204.47 x 80.00 y 146.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 18: lower bound 0.8581083213773315 upper bound 57.40371484935437 weight 0.01156699141647935
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 19 (standalone) reports: (wns -1.39593 ns, tns -14.4788 ns)
[I] [eplacer] 		 optimizable: (wns -1.39593 ns)
[I] [eplacer]  max timing weight 13.1129, average timing weight 0.0943866 
[I] [eplacer] 		AWL 0.970125 (0.321971, 0.648154),  anchor weight 0.0132522, mean diagonal (3.07233, 3.07233),  mean anchor to mean diag ratio (0.000863681, 0.000863681) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 80.95, dx 46.34, dy 58.13, max 203.18 x 80.00 y 147.00
[I] [eplacer]     logic average 80.95, max 203.18 x 80.00 y 147.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 19: lower bound 0.9701251793400287 upper bound 57.84040817790531 weight 0.013252207094114855
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 20 (standalone) reports: (wns -1.42541 ns, tns -14.9824 ns)
[I] [eplacer] 		 optimizable: (wns -1.42541 ns)
[I] [eplacer]  max timing weight 13.7817, average timing weight 0.101306 
[I] [eplacer] 		AWL 1.09685 (0.36741, 0.72944),  anchor weight 0.0151829, mean diagonal (3.10944, 3.10944),  mean anchor to mean diag ratio (0.00097757, 0.00097757) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 80.43, dx 46.05, dy 57.68, max 202.25 x 80.00 y 146.00
[I] [eplacer]     logic average 80.43, max 202.25 x 80.00 y 146.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 20: lower bound 1.0968507890961263 upper bound 57.911196197991394 weight 0.015182944859378301
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 21 (standalone) reports: (wns -1.41317 ns, tns -14.7133 ns)
[I] [eplacer] 		 optimizable: (wns -1.41317 ns)
[I] [eplacer]  max timing weight 14.4505, average timing weight 0.102646 
[I] [eplacer] 		AWL 1.23782 (0.41612, 0.821703),  anchor weight 0.017395, mean diagonal (3.11663, 3.11663),  mean anchor to mean diag ratio (0.00111727, 0.00111727) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 79.27, dx 45.83, dy 56.52, max 201.69 x 80.00 y 144.00
[I] [eplacer]     logic average 79.27, max 201.69 x 80.00 y 144.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 21: lower bound 1.2378231707317073 upper bound 57.00117431850789 weight 0.017394975264557567
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 22 (standalone) reports: (wns -1.44602 ns, tns -15.4429 ns)
[I] [eplacer] 		 optimizable: (wns -1.44602 ns)
[I] [eplacer]  max timing weight 15.1194, average timing weight 0.111167 
[I] [eplacer] 		AWL 1.38787 (0.473354, 0.914514),  anchor weight 0.0199293, mean diagonal (3.16234, 3.16234),  mean anchor to mean diag ratio (0.00126141, 0.00126141) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.89, dx 45.77, dy 56.09, max 199.81 x 80.00 y 144.00
[I] [eplacer]     logic average 78.89, max 199.81 x 80.00 y 144.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 22: lower bound 1.3878683644189382 upper bound 57.57085294117647 weight 0.019929280337711755
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 23 (standalone) reports: (wns -1.42695 ns, tns -15.2558 ns)
[I] [eplacer] 		 optimizable: (wns -1.42695 ns)
[I] [eplacer]  max timing weight 15.7882, average timing weight 0.114948 
[I] [eplacer] 		AWL 1.5645 (0.531831, 1.03267),  anchor weight 0.0228328, mean diagonal (3.18262, 3.18262),  mean anchor to mean diag ratio (0.00143584, 0.00143584) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 77.71, dx 45.56, dy 54.79, max 199.46 x 79.00 y 139.00
[I] [eplacer]     logic average 77.71, max 199.46 x 79.00 y 139.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 23: lower bound 1.564504304160689 upper bound 57.020047704447634 weight 0.02283281285190179
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 24 (standalone) reports: (wns -1.43004 ns, tns -14.908 ns)
[I] [eplacer] 		 optimizable: (wns -1.43004 ns)
[I] [eplacer]  max timing weight 16.457, average timing weight 0.12085 
[I] [eplacer] 		AWL 1.73633 (0.606371, 1.12996),  anchor weight 0.0261594, mean diagonal (3.21428, 3.21428),  mean anchor to mean diag ratio (0.0016287, 0.0016287) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 77.02, dx 45.39, dy 54.14, max 197.62 x 80.00 y 140.00
[I] [eplacer]     logic average 77.02, max 197.62 x 80.00 y 140.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 24: lower bound 1.7363260401721665 upper bound 57.91190243902439 weight 0.026159366213714022
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 25 (standalone) reports: (wns -1.41996 ns, tns -14.5512 ns)
[I] [eplacer] 		 optimizable: (wns -1.41996 ns)
[I] [eplacer]  max timing weight 17.1258, average timing weight 0.133053 
[I] [eplacer] 		AWL 1.99254 (0.67682, 1.31572),  anchor weight 0.0299706, mean diagonal (3.27974, 3.27974),  mean anchor to mean diag ratio (0.00182862, 0.00182862) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 75.31, dx 45.15, dy 52.18, max 192.01 x 79.00 y 137.00
[I] [eplacer]     logic average 75.31, max 192.01 x 79.00 y 137.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 25: lower bound 1.9925383787661408 upper bound 57.70550968436155 weight 0.02997057108739913
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 26 (standalone) reports: (wns -1.40331 ns, tns -14.5994 ns)
[I] [eplacer] 		 optimizable: (wns -1.40331 ns)
[I] [eplacer]  max timing weight 17.7946, average timing weight 0.12844 
[I] [eplacer] 		AWL 2.20433 (0.769434, 1.4349),  anchor weight 0.034337, mean diagonal (3.25499, 3.25499),  mean anchor to mean diag ratio (0.00211081, 0.00211081) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 74.35, dx 44.86, dy 51.32, max 192.63 x 79.00 y 136.00
[I] [eplacer]     logic average 74.35, max 192.63 x 79.00 y 136.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 26: lower bound 2.2043289096126255 upper bound 56.70335114777619 weight 0.03433703721896536
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 27 (standalone) reports: (wns -1.36544 ns, tns -14.293 ns)
[I] [eplacer] 		 optimizable: (wns -1.36544 ns)
[I] [eplacer]  max timing weight 18.4635, average timing weight 0.120315 
[I] [eplacer] 		AWL 2.45147 (0.877109, 1.57436),  anchor weight 0.0393397, mean diagonal (3.21141, 3.21141),  mean anchor to mean diag ratio (0.00245099, 0.00245099) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 72.83, dx 44.44, dy 49.77, max 181.32 x 79.00 y 133.00
[I] [eplacer]     logic average 72.83, max 181.32 x 79.00 y 133.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 27: lower bound 2.451465208034433 upper bound 57.05745193687231 weight 0.03933966161466728
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 28 (standalone) reports: (wns -1.43104 ns, tns -15.6548 ns)
[I] [eplacer] 		 optimizable: (wns -1.43104 ns)
[I] [eplacer]  max timing weight 19.0969, average timing weight 0.191219 
[I] [eplacer] 		AWL 2.72807 (0.976734, 1.75134),  anchor weight 0.0450711, mean diagonal (3.59174, 3.59174),  mean anchor to mean diag ratio (0.00251071, 0.00251071) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 71.91, dx 43.93, dy 49.00, max 186.46 x 80.00 y 132.00
[I] [eplacer]     logic average 71.91, max 186.46 x 80.00 y 132.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 28: lower bound 2.728072094691535 upper bound 56.891175035868 weight 0.04507112731035913
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 29 (standalone) reports: (wns -1.37912 ns, tns -14.4096 ns)
[I] [eplacer] 		 optimizable: (wns -1.37912 ns)
[I] [eplacer]  max timing weight 19.7489, average timing weight 0.179624 
[I] [eplacer] 		AWL 3.01165 (1.10162, 1.91002),  anchor weight 0.0516376, mean diagonal (3.52954, 3.52954),  mean anchor to mean diag ratio (0.00292702, 0.00292702) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 70.25, dx 43.54, dy 47.36, max 178.04 x 79.00 y 128.00
[I] [eplacer]     logic average 70.25, max 178.04 x 79.00 y 128.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 29: lower bound 3.0116477761836444 upper bound 56.318210186513625 weight 0.05163762049923727
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 30 (standalone) reports: (wns -1.44151 ns, tns -15.0288 ns)
[I] [eplacer] 		 optimizable: (wns -1.44151 ns)
[I] [eplacer]  max timing weight 20.4699, average timing weight 0.14922 
[I] [eplacer] 		AWL 3.35802 (1.26021, 2.0978),  anchor weight 0.0591608, mean diagonal (3.36646, 3.36646),  mean anchor to mean diag ratio (0.00351572, 0.00351572) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 68.37, dx 42.84, dy 45.49, max 174.90 x 80.00 y 125.00
[I] [eplacer]     logic average 68.37, max 174.90 x 80.00 y 125.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 30: lower bound 3.3580164992826402 upper bound 55.011709469153516 weight 0.05916079783099617
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 31 (standalone) reports: (wns -1.36509 ns, tns -14.3809 ns)
[I] [eplacer] 		 optimizable: (wns -1.36509 ns)
[I] [eplacer]  max timing weight 21.0769, average timing weight 0.211371 
[I] [eplacer] 		AWL 3.6906 (1.39792, 2.29268),  anchor weight 0.06778, mean diagonal (3.69983, 3.69983),  mean anchor to mean diag ratio (0.00366495, 0.00366495) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 67.33, dx 42.22, dy 44.64, max 178.52 x 79.00 y 124.00
[I] [eplacer]     logic average 67.33, max 178.52 x 79.00 y 124.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 31: lower bound 3.690599354375897 upper bound 55.7398274748924 weight 0.0677800403303189
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 32 (standalone) reports: (wns -1.44459 ns, tns -15.0382 ns)
[I] [eplacer] 		 optimizable: (wns -1.44459 ns)
[I] [eplacer]  max timing weight 21.8075, average timing weight 0.152565 
[I] [eplacer] 		AWL 4.07512 (1.5674, 2.50772),  anchor weight 0.077655, mean diagonal (3.3844, 3.3844),  mean anchor to mean diag ratio (0.00459, 0.00459) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 64.74, dx 41.69, dy 41.68, max 169.05 x 80.00 y 116.00
[I] [eplacer]     logic average 64.74, max 169.05 x 80.00 y 116.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 32: lower bound 4.075121233859398 upper bound 53.49581097560976 weight 0.07765503569278513
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 33 (standalone) reports: (wns -1.38125 ns, tns -14.5274 ns)
[I] [eplacer] 		 optimizable: (wns -1.38125 ns)
[I] [eplacer]  max timing weight 22.4764, average timing weight 0.171459 
[I] [eplacer] 		AWL 4.49174 (1.77378, 2.71796),  anchor weight 0.0889687, mean diagonal (3.48575, 3.48575),  mean anchor to mean diag ratio (0.00510571, 0.00510571) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 63.29, dx 40.70, dy 40.61, max 173.09 x 79.00 y 116.00
[I] [eplacer]     logic average 63.29, max 173.09 x 79.00 y 116.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 33: lower bound 4.491739598278335 upper bound 53.072775107604016 weight 0.08896873680009162
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:24 2019 1552654944
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 34 (standalone) reports: (wns -1.45277 ns, tns -15.8882 ns)
[I] [eplacer] 		 optimizable: (wns -1.45277 ns)
[I] [eplacer]  max timing weight 23.1452, average timing weight 0.162894 
[I] [eplacer] 		AWL 4.9302 (1.99049, 2.9397),  anchor weight 0.101931, mean diagonal (3.4398, 3.4398),  mean anchor to mean diag ratio (0.00592754, 0.00592754) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 61.38, dx 39.86, dy 38.85, max 164.18 x 79.00 y 113.00
[I] [eplacer]     logic average 61.38, max 164.18 x 79.00 y 113.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 34: lower bound 4.9301958393113345 upper bound 52.787851865136304 weight 0.10193075126664823
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 35 (standalone) reports: (wns -1.41742 ns, tns -14.7552 ns)
[I] [eplacer] 		 optimizable: (wns -1.41742 ns)
[I] [eplacer]  max timing weight 23.814, average timing weight 0.177868 
[I] [eplacer] 		AWL 5.39942 (2.20652, 3.1929),  anchor weight 0.116781, mean diagonal (3.52012, 3.52012),  mean anchor to mean diag ratio (0.00663606, 0.00663606) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 59.93, dx 39.19, dy 37.64, max 167.26 x 79.00 y 109.00
[I] [eplacer]     logic average 59.93, max 167.26 x 79.00 y 109.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 35: lower bound 5.399418938307031 upper bound 53.10670588235294 weight 0.11678122481528391
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 36 (standalone) reports: (wns -1.36303 ns, tns -14.6338 ns)
[I] [eplacer] 		 optimizable: (wns -1.36303 ns)
[I] [eplacer]  max timing weight 24.4346, average timing weight 0.258833 
[I] [eplacer] 		AWL 5.917 (2.40687, 3.51013),  anchor weight 0.133795, mean diagonal (3.95442, 3.95442),  mean anchor to mean diag ratio (0.00676787, 0.00676787) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 57.63, dx 38.33, dy 35.46, max 162.34 x 79.00 y 107.00
[I] [eplacer]     logic average 57.63, max 162.34 x 79.00 y 107.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 36: lower bound 5.916999282639885 upper bound 52.46577152080344 weight 0.13379529042890684
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 37 (standalone) reports: (wns -1.33615 ns, tns -13.2974 ns)
[I] [eplacer] 		 optimizable: (wns -1.33615 ns)
[I] [eplacer]  max timing weight 25.1516, average timing weight 0.175184 
[I] [eplacer] 		AWL 6.36102 (2.69446, 3.66656),  anchor weight 0.153288, mean diagonal (3.50573, 3.50573),  mean anchor to mean diag ratio (0.00874601, 0.00874601) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 59.08, dx 37.94, dy 36.81, max 160.88 x 81.00 y 61.00
[I] [eplacer]     logic average 59.08, max 160.88 x 81.00 y 61.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 37: lower bound 6.361022238163558 upper bound 54.02102259684362 weight 0.1532881657070333
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 38 (standalone) reports: (wns -1.49088 ns, tns -16.0813 ns)
[I] [eplacer] 		 optimizable: (wns -1.49088 ns)
[I] [eplacer]  max timing weight 25.8205, average timing weight 0.179024 
[I] [eplacer] 		AWL 7.01294 (3.0119, 4.00105),  anchor weight 0.175621, mean diagonal (3.52633, 3.52633),  mean anchor to mean diag ratio (0.00996156, 0.00996156) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 54.48, dx 36.28, dy 31.94, max 134.63 x 83.00 y 127.00
[I] [eplacer]     logic average 54.48, max 134.63 x 83.00 y 127.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 38: lower bound 7.0129440459110475 upper bound 51.07421520803443 weight 0.1756209928653081
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 39 (standalone) reports: (wns -1.3878 ns, tns -14.7754 ns)
[I] [eplacer] 		 optimizable: (wns -1.3878 ns)
[I] [eplacer]  max timing weight 26.4893, average timing weight 0.1933 
[I] [eplacer] 		AWL 7.41273 (3.25264, 4.1601),  anchor weight 0.201208, mean diagonal (3.6029, 3.6029),  mean anchor to mean diag ratio (0.0111702, 0.0111702) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 54.64, dx 36.24, dy 32.52, max 158.81 x 82.00 y 57.00
[I] [eplacer]     logic average 54.64, max 158.81 x 82.00 y 57.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 39: lower bound 7.412734218077475 upper bound 52.53479698708752 weight 0.201207529575008
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 40 (standalone) reports: (wns -1.40247 ns, tns -14.3947 ns)
[I] [eplacer] 		 optimizable: (wns -1.40247 ns)
[I] [eplacer]  max timing weight 27.078, average timing weight 0.21654 
[I] [eplacer] 		AWL 8.14958 (3.65378, 4.49581),  anchor weight 0.230522, mean diagonal (3.72756, 3.72756),  mean anchor to mean diag ratio (0.0123695, 0.0123695) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 51.22, dx 34.48, dy 29.25, max 137.77 x 80.00 y 134.00
[I] [eplacer]     logic average 51.22, max 137.77 x 80.00 y 134.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 40: lower bound 8.149582855093257 upper bound 51.11956241032999 weight 0.23052181460292226
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 41 (standalone) reports: (wns -1.38098 ns, tns -14.4998 ns)
[I] [eplacer] 		 optimizable: (wns -1.38098 ns)
[I] [eplacer]  max timing weight 27.8269, average timing weight 0.213039 
[I] [eplacer] 		AWL 8.6214 (3.94724, 4.67417),  anchor weight 0.264107, mean diagonal (3.70878, 3.70878),  mean anchor to mean diag ratio (0.0142432, 0.0142432) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 50.57, dx 34.60, dy 28.46, max 143.76 x 72.00 y 52.00
[I] [eplacer]     logic average 50.57, max 143.76 x 72.00 y 52.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 41: lower bound 8.621404949784793 upper bound 51.80759182209469 weight 0.26410695027202735
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 42 (standalone) reports: (wns -1.39417 ns, tns -13.5319 ns)
[I] [eplacer] 		 optimizable: (wns -1.39417 ns)
[I] [eplacer]  max timing weight 28.2155, average timing weight 0.2722 
[I] [eplacer] 		AWL 9.23905 (4.37545, 4.8636),  anchor weight 0.302585, mean diagonal (4.02612, 4.02612),  mean anchor to mean diag ratio (0.0150321, 0.0150321) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 46.57, dx 32.42, dy 25.58, max 159.85 x 84.00 y 136.00
[I] [eplacer]     logic average 46.57, max 159.85 x 84.00 y 136.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 42: lower bound 9.239048421807748 upper bound 49.69587840746055 weight 0.30258516445456973
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 43 (standalone) reports: (wns -1.38787 ns, tns -14.7714 ns)
[I] [eplacer] 		 optimizable: (wns -1.38787 ns)
[I] [eplacer]  max timing weight 29.1646, average timing weight 0.255302 
[I] [eplacer] 		AWL 9.9271 (4.671, 5.2561),  anchor weight 0.346669, mean diagonal (3.93548, 3.93548),  mean anchor to mean diag ratio (0.0176186, 0.0176186) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 46.31, dx 32.27, dy 24.95, max 138.19 x 70.00 y 46.00
[I] [eplacer]     logic average 46.31, max 138.19 x 70.00 y 46.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 43: lower bound 9.927095767575322 upper bound 51.12800968436155 weight 0.3466693385149295
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 44 (standalone) reports: (wns -1.47536 ns, tns -13.9901 ns)
[I] [eplacer] 		 optimizable: (wns -1.47536 ns)
[I] [eplacer]  max timing weight 29.6113, average timing weight 0.25732 
[I] [eplacer] 		AWL 10.6477 (5.16207, 5.4856),  anchor weight 0.397176, mean diagonal (3.94631, 3.94631),  mean anchor to mean diag ratio (0.02013, 0.02013) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 42.46, dx 30.74, dy 21.47, max 115.11 x 73.00 y 48.00
[I] [eplacer]     logic average 42.46, max 115.11 x 73.00 y 48.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 44: lower bound 10.647662840746055 upper bound 49.13136226685796 weight 0.3971762147791038
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 45 (standalone) reports: (wns -1.38862 ns, tns -13.3568 ns)
[I] [eplacer] 		 optimizable: (wns -1.38862 ns)
[I] [eplacer]  max timing weight 30.4174, average timing weight 0.237064 
[I] [eplacer] 		AWL 11.468 (5.71503, 5.753),  anchor weight 0.455042, mean diagonal (3.83765, 3.83765),  mean anchor to mean diag ratio (0.0237156, 0.0237156) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 41.70, dx 29.02, dy 22.23, max 132.00 x 79.00 y 49.00
[I] [eplacer]     logic average 41.70, max 132.00 x 79.00 y 49.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 45: lower bound 11.468026901004304 upper bound 49.67908106169297 weight 0.45504152822405847
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 46 (standalone) reports: (wns -1.41123 ns, tns -13.986 ns)
[I] [eplacer] 		 optimizable: (wns -1.41123 ns)
[I] [eplacer]  max timing weight 31.171, average timing weight 0.236676 
[I] [eplacer] 		AWL 12.3929 (6.10314, 6.28979),  anchor weight 0.521337, mean diagonal (3.83557, 3.83557),  mean anchor to mean diag ratio (0.0271853, 0.0271853) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 40.09, dx 27.71, dy 21.84, max 120.07 x 74.00 y 48.00
[I] [eplacer]     logic average 40.09, max 120.07 x 74.00 y 48.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 46: lower bound 12.392928981348637 upper bound 49.24463020086084 weight 0.521337342729972
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 47 (standalone) reports: (wns -1.44282 ns, tns -14.6852 ns)
[I] [eplacer] 		 optimizable: (wns -1.44282 ns)
[I] [eplacer]  max timing weight 31.7189, average timing weight 0.269823 
[I] [eplacer] 		AWL 13.1792 (6.57071, 6.60852),  anchor weight 0.597292, mean diagonal (4.01337, 4.01337),  mean anchor to mean diag ratio (0.0297661, 0.0297661) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 36.92, dx 25.94, dy 19.44, max 117.90 x 79.00 y 42.00
[I] [eplacer]     logic average 36.92, max 117.90 x 79.00 y 42.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 47: lower bound 13.179232783357246 upper bound 46.50508393113343 weight 0.597291913082095
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 48 (standalone) reports: (wns -1.3728 ns, tns -12.9751 ns)
[I] [eplacer] 		 optimizable: (wns -1.3728 ns)
[I] [eplacer]  max timing weight 32.4432, average timing weight 0.242501 
[I] [eplacer] 		AWL 13.8452 (6.99648, 6.8487),  anchor weight 0.684312, mean diagonal (3.86681, 3.86681),  mean anchor to mean diag ratio (0.0353951, 0.0353951) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 35.76, dx 24.94, dy 18.97, max 116.71 x 71.00 y 42.00
[I] [eplacer]     logic average 35.76, max 116.71 x 71.00 y 42.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 48: lower bound 13.845183285509325 upper bound 46.71224210903874 weight 0.6843124407032027
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 49 (standalone) reports: (wns -1.35899 ns, tns -12.7388 ns)
[I] [eplacer] 		 optimizable: (wns -1.35899 ns)
[I] [eplacer]  max timing weight 33.1036, average timing weight 0.260174 
[I] [eplacer] 		AWL 14.7576 (7.5026, 7.25502),  anchor weight 0.784011, mean diagonal (3.96162, 3.96162),  mean anchor to mean diag ratio (0.0395814, 0.0395814) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 35.07, dx 24.36, dy 19.09, max 138.70 x 117.00 y 114.00
[I] [eplacer]     logic average 35.07, max 138.70 x 117.00 y 114.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 49: lower bound 14.757618364418938 upper bound 48.27250717360115 weight 0.7840111447094221
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 50 (standalone) reports: (wns -1.39125 ns, tns -13.5574 ns)
[I] [eplacer] 		 optimizable: (wns -1.39125 ns)
[I] [eplacer]  max timing weight 33.8463, average timing weight 0.275121 
[I] [eplacer] 		AWL 15.7526 (8.18198, 7.57059),  anchor weight 0.898235, mean diagonal (4.04179, 4.04179),  mean anchor to mean diag ratio (0.0444484, 0.0444484) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 32.39, dx 22.69, dy 17.28, max 99.25 x 98.00 y 36.00
[I] [eplacer]     logic average 32.39, max 99.25 x 98.00 y 36.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 50: lower bound 15.752571018651363 upper bound 47.251786226685795 weight 0.8982351313048432
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 51 (standalone) reports: (wns -1.36846 ns, tns -13.6155 ns)
[I] [eplacer] 		 optimizable: (wns -1.36846 ns)
[I] [eplacer]  max timing weight 34.5151, average timing weight 0.288215 
[I] [eplacer] 		AWL 16.5505 (8.69308, 7.85743),  anchor weight 1.0291, mean diagonal (4.11203, 4.11203),  mean anchor to mean diag ratio (0.0500542, 0.0500542) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 29.68, dx 20.51, dy 15.93, max 89.02 x 89.00 y 34.00
[I] [eplacer]     logic average 29.68, max 89.02 x 89.00 y 34.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 51: lower bound 16.550504662840748 upper bound 45.26295337159254 weight 1.0291006149016693
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 52 (standalone) reports: (wns -1.35238 ns, tns -13.0818 ns)
[I] [eplacer] 		 optimizable: (wns -1.35238 ns)
[I] [eplacer]  max timing weight 35.1032, average timing weight 0.277806 
[I] [eplacer] 		AWL 17.3731 (9.13666, 8.23646),  anchor weight 1.17903, mean diagonal (4.05619, 4.05619),  mean anchor to mean diag ratio (0.0581359, 0.0581359) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 28.93, dx 19.61, dy 15.86, max 118.71 x 98.00 y 35.00
[I] [eplacer]     logic average 28.93, max 118.71 x 98.00 y 35.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 52: lower bound 17.37312517934003 upper bound 45.47877367288379 weight 1.1790321249766118
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 53 (standalone) reports: (wns -1.38741 ns, tns -13.7844 ns)
[I] [eplacer] 		 optimizable: (wns -1.38741 ns)
[I] [eplacer]  max timing weight 35.7616, average timing weight 0.292336 
[I] [eplacer] 		AWL 18.6068 (9.63266, 8.9741),  anchor weight 1.35081, mean diagonal (4.13413, 4.13413),  mean anchor to mean diag ratio (0.0653501, 0.0653501) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 27.35, dx 17.95, dy 15.46, max 112.61 x 75.00 y 34.00
[I] [eplacer]     logic average 27.35, max 112.61 x 75.00 y 34.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 53: lower bound 18.606756456241033 upper bound 45.430927905308465 weight 1.3508074250443325
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 54 (standalone) reports: (wns -1.33997 ns, tns -13.2487 ns)
[I] [eplacer] 		 optimizable: (wns -1.33997 ns)
[I] [eplacer]  max timing weight 36.5216, average timing weight 0.288216 
[I] [eplacer] 		AWL 19.7274 (10.0248, 9.70268),  anchor weight 1.54761, mean diagonal (4.11203, 4.11203),  mean anchor to mean diag ratio (0.0752732, 0.0752732) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 27.22, dx 17.10, dy 15.73, max 89.81 x 65.00 y 34.00
[I] [eplacer]     logic average 27.22, max 89.81 x 65.00 y 34.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 54: lower bound 19.727433285509328 upper bound 46.529455164992825 weight 1.547608975956527
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 55 (standalone) reports: (wns -1.33953 ns, tns -13.4523 ns)
[I] [eplacer] 		 optimizable: (wns -1.33953 ns)
[I] [eplacer]  max timing weight 37.1904, average timing weight 0.321032 
[I] [eplacer] 		AWL 21.0611 (10.4506, 10.6105),  anchor weight 1.77308, mean diagonal (4.28806, 4.28806),  mean anchor to mean diag ratio (0.0826996, 0.0826996) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 24.73, dx 14.78, dy 15.34, max 94.49 x 85.00 y 31.00
[I] [eplacer]     logic average 24.73, max 94.49 x 85.00 y 31.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 55: lower bound 21.061138091822095 upper bound 46.456957317073176 weight 1.773082896981116
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 56 (standalone) reports: (wns -1.34616 ns, tns -14.0198 ns)
[I] [eplacer] 		 optimizable: (wns -1.34616 ns)
[I] [eplacer]  max timing weight 37.6499, average timing weight 0.340534 
[I] [eplacer] 		AWL 21.9845 (10.6831, 11.3014),  anchor weight 2.03141, mean diagonal (4.39267, 4.39267),  mean anchor to mean diag ratio (0.0924918, 0.0924918) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 23.61, dx 14.88, dy 14.09, max 81.06 x 56.00 y 32.00
[I] [eplacer]     logic average 23.61, max 81.06 x 56.00 y 32.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 56: lower bound 21.984510401721664 upper bound 45.70618364418938 weight 2.0314065170266
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 57 (standalone) reports: (wns -1.35375 ns, tns -14.3351 ns)
[I] [eplacer] 		 optimizable: (wns -1.35375 ns)
[I] [eplacer]  max timing weight 38.528, average timing weight 0.32803 
[I] [eplacer] 		AWL 23.0293 (11.3326, 11.6967),  anchor weight 2.32737, mean diagonal (4.32559, 4.32559),  mean anchor to mean diag ratio (0.10761, 0.10761) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.66, dx 13.46, dy 11.16, max 74.43 x 51.00 y 30.00
[I] [eplacer]     logic average 20.66, max 74.43 x 51.00 y 30.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 57: lower bound 23.02930523672884 upper bound 44.12196449067432 weight 2.3273657675251305
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 58 (standalone) reports: (wns -1.29793 ns, tns -12.0219 ns)
[I] [eplacer] 		 optimizable: (wns -1.29793 ns)
[I] [eplacer]  max timing weight 38.905, average timing weight 0.354145 
[I] [eplacer] 		AWL 23.5815 (11.7948, 11.7867),  anchor weight 2.66644, mean diagonal (4.46568, 4.46568),  mean anchor to mean diag ratio (0.11942, 0.11942) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.74, dx 13.49, dy 11.75, max 70.84 x 47.00 y 34.00
[I] [eplacer]     logic average 20.74, max 70.84 x 47.00 y 34.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 58: lower bound 23.58148923959828 upper bound 43.98004160688666 weight 2.666443850823246
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 59 (standalone) reports: (wns -1.3878 ns, tns -14.5148 ns)
[I] [eplacer] 		 optimizable: (wns -1.3878 ns)
[I] [eplacer]  max timing weight 39.8657, average timing weight 0.360565 
[I] [eplacer] 		AWL 24.8485 (12.4274, 12.4211),  anchor weight 3.05492, mean diagonal (4.50011, 4.50011),  mean anchor to mean diag ratio (0.135772, 0.135772) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 15.77, dx 11.02, dy 7.54, max 93.52 x 85.00 y 18.00
[I] [eplacer]     logic average 15.77, max 93.52 x 85.00 y 18.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 59: lower bound 24.848536585365856 upper bound 40.796142754662846 weight 3.0549228268290753
[I] [eplacer] ************************************************************************
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Timing update 60 (standalone) reports: (wns -1.24784 ns, tns -11.1485 ns)
[I] [eplacer] 		 optimizable: (wns -1.24784 ns)
[I] [eplacer]  max timing weight 40.4208, average timing weight 0.374928 
[I] [eplacer] 		AWL 25.0652 (12.609, 12.4562),  anchor weight 3.5, mean diagonal (4.57716, 4.57716),  mean anchor to mean diag ratio (0.152934, 0.152934) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 14.85, dx 10.39, dy 7.05, max 72.67 x 41.00 y 19.00
[I] [eplacer]     logic average 14.85, max 72.67 x 41.00 y 19.00
[I] [eplacer] Wall time: Fri Mar 15 16:02:25 2019 1552654945
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical (initial) 60: lower bound 25.06519404591105 upper bound 39.93892216642755 weight 3.5
[I] [eplacer] ************************************************************************
[I] [eplacer] Moved 0 rfs to dds sites
[I] [eplacer] Moved 0 brams to dds sites
[I] [eplacer] Set timing to accurate mode 
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------------------------
	               algo name                 |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------------------------
	 Total Live Time                         |  20        |  100         |  22.5       |  1       
	DG analytical                            |  0.9       |  4.8         |  1.8        |  0       
	DG fix density                           |  0.6       |  3           |  0.8        |  0.1     
	DG load netlist                          |  1.7       |  8.7         |  2.6        |  0.1     
	DG updateTiming                          |  0.1       |  0.7         |  0.4        |  0       
	Placement reinit                         |  0.5       |  2.6         |  0.5        |  0       
	RDB load                                 |  13        |  65          |  12.7       |  0.4     
	Standalone Timing engine initialization  |  0.9       |  4.6         |  1.8        |  0.1     
	Start hsi session                        |  2.1       |  10.5        |  2          |  0       
	Timing fast mode                         |  0.4       |  2.2         |  0.4        |  0       
	global part 1                            |  20        |  99.9        |  22.5       |  1       
	hsi session                              |  2.1       |  10.6        |  2          |  0       
	load design                              |  13.6      |  68.2        |  13.3       |  0.4     
	plc_run_dg_opt_initial                   |  4.1       |  20.5        |  6.9        |  0.5     
	----------------------------------------------------------------------------------------------
	
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Calculating clock domains
[I] [eplacer] Testing fixed instances
[I] [eplacer]   Fixed instances are Ok
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Reset timing engine_params: sensitivity on -1,  type of engine -1  
[I] [eplacer] dg_set_timing_engine_params: Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.3/20 alphaHistory 0.35
[I] [eplacer] Design Graph Analytical Placement Optimization
[I] [eplacer] 	Sensitivity on 1,  type of engine 1 
[I] [eplacer] 	Wns effort ratio/max weight 0.15/20, Tns effort ratio/max weight 0.3/20 alphaHistory 0.35
[I] [eplacer] Loaded 2175 instances, average area per instance 1.05832, max area 1.2, max relative size 1 average relsz 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] 		updating DG. Max relative size 1, average relative size 1 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating logical grid. Size 18 x 72 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] Creating memory grid. Size 14 x 9 
[I] [eplacer] after load dg_load_netlist  proc mem 1128.07 Gb
	 Timing update 61 (standalone) reports: (wns -1.24725 ns, tns -10.8205 ns)
[I] [eplacer] 		 optimizable: (wns -1.24725 ns)
[I] [eplacer]  max timing weight 0.135678, average timing weight 0.00193137 
[I] [eplacer] Reload equation in 1 direction 
[I] [eplacer] Reload equation in 0 direction 
[I] [eplacer] 		AWL 1.37266 (0.337015, 1.03564),  anchor weight 0.001, mean diagonal (0.425591, 0.460357),  mean anchor to mean diag ratio (0.000470935, 0.000435445) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 84.35, dx 46.12, dy 62.08, max 176.74 x 80.00 y 137.00
[I] [eplacer]     logic average 84.35, max 176.74 x 80.00 y 137.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 0: lower bound 1.3726563845050217 upper bound 55.64614275466284 weight 0.0010000000000000002
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 62 (standalone) reports: (wns -1.55898 ns, tns -18.7557 ns)
[I] [eplacer] 		 optimizable: (wns -1.55898 ns)
[I] [eplacer]  max timing weight 0.275721, average timing weight 0.00400168 
[I] [eplacer] 		AWL 1.3089 (0.418093, 0.89081),  anchor weight 0.00110739, mean diagonal (0.370389, 0.425966),  mean anchor to mean diag ratio (0.00059896, 0.000520943) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.20, dx 45.90, dy 54.91, max 191.51 x 80.00 y 177.00
[I] [eplacer]     logic average 78.20, max 191.51 x 80.00 y 177.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 1: lower bound 1.3089024390243902 upper bound 52.21187338593974 weight 0.0011073906454848047
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 63 (standalone) reports: (wns -1.50464 ns, tns -17.3257 ns)
[I] [eplacer] 		 optimizable: (wns -1.50464 ns)
[I] [eplacer]  max timing weight 0.30076, average timing weight 0.00606926 
[I] [eplacer] 		AWL 1.2925 (0.442264, 0.850235),  anchor weight 0.00122631, mean diagonal (0.37673, 0.435115),  mean anchor to mean diag ratio (0.00065203, 0.000564674) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.99, dx 45.80, dy 55.93, max 198.81 x 80.00 y 186.00
[I] [eplacer]     logic average 78.99, max 198.81 x 80.00 y 186.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 2: lower bound 1.292498923959828 upper bound 51.248470946915354 weight 0.0012263140417072542
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 64 (standalone) reports: (wns -1.58989 ns, tns -19.0567 ns)
[I] [eplacer] 		 optimizable: (wns -1.58989 ns)
[I] [eplacer]  max timing weight 0.590044, average timing weight 0.00817194 
[I] [eplacer] 		AWL 1.42934 (0.489723, 0.939615),  anchor weight 0.00135801, mean diagonal (0.387708, 0.438316),  mean anchor to mean diag ratio (0.000701533, 0.000620648) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 78.38, dx 45.68, dy 55.20, max 197.49 x 81.00 y 184.00
[I] [eplacer]     logic average 78.38, max 197.49 x 81.00 y 184.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 3: lower bound 1.4293378766140603 upper bound 50.67595911047346 weight 0.0013580086982132758
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 65 (standalone) reports: (wns -1.5717 ns, tns -19.2948 ns)
[I] [eplacer] 		 optimizable: (wns -1.5717 ns)
[I] [eplacer]  max timing weight 0.909047, average timing weight 0.010358 
[I] [eplacer] 		AWL 1.56435 (0.530678, 1.03367),  anchor weight 0.00150385, mean diagonal (0.390105, 0.441224),  mean anchor to mean diag ratio (0.000771995, 0.00068267) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 77.50, dx 45.43, dy 54.40, max 196.57 x 80.00 y 183.00
[I] [eplacer]     logic average 77.50, max 196.57 x 80.00 y 183.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 4: lower bound 1.5643511477761836 upper bound 50.15124964131995 weight 0.0015038461288883799
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 66 (standalone) reports: (wns -1.51559 ns, tns -17.991 ns)
[I] [eplacer] 		 optimizable: (wns -1.51559 ns)
[I] [eplacer]  max timing weight 1.22693, average timing weight 0.0123727 
[I] [eplacer] 		AWL 1.7046 (0.586568, 1.11803),  anchor weight 0.00166535, mean diagonal (0.395488, 0.44253),  mean anchor to mean diag ratio (0.000843173, 0.000753647) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 76.86, dx 45.38, dy 53.65, max 194.34 x 81.00 y 181.00
[I] [eplacer]     logic average 76.86, max 194.34 x 81.00 y 181.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 5: lower bound 1.7045993543758966 upper bound 50.43904842180775 weight 0.001665345135379529
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 67 (standalone) reports: (wns -1.47589 ns, tns -16.9507 ns)
[I] [eplacer] 		 optimizable: (wns -1.47589 ns)
[I] [eplacer]  max timing weight 1.53517, average timing weight 0.0146639 
[I] [eplacer] 		AWL 1.86399 (0.639853, 1.22413),  anchor weight 0.00184419, mean diagonal (0.395101, 0.443289),  mean anchor to mean diag ratio (0.000934527, 0.000833047) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 75.61, dx 44.97, dy 52.49, max 192.92 x 81.00 y 179.00
[I] [eplacer]     logic average 75.61, max 192.92 x 81.00 y 179.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 6: lower bound 1.8639867288378769 upper bound 49.29927044476327 weight 0.0018441876244229157
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 68 (standalone) reports: (wns -1.54254 ns, tns -18.1937 ns)
[I] [eplacer] 		 optimizable: (wns -1.54254 ns)
[I] [eplacer]  max timing weight 1.83429, average timing weight 0.0167653 
[I] [eplacer] 		AWL 2.00827 (0.6879, 1.32037),  anchor weight 0.00204224, mean diagonal (0.403447, 0.444023),  mean anchor to mean diag ratio (0.00101339, 0.000920879) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 74.89, dx 44.86, dy 51.64, max 191.60 x 81.00 y 177.00
[I] [eplacer]     logic average 74.89, max 191.60 x 81.00 y 177.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 7: lower bound 2.0082661406025824 upper bound 50.21136692969871 weight 0.0020422361238047826
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 69 (standalone) reports: (wns -1.55381 ns, tns -18.8086 ns)
[I] [eplacer] 		 optimizable: (wns -1.55381 ns)
[I] [eplacer]  max timing weight 2.1232, average timing weight 0.0189762 
[I] [eplacer] 		AWL 2.20145 (0.77237, 1.42908),  anchor weight 0.00226155, mean diagonal (0.397484, 0.446049),  mean anchor to mean diag ratio (0.00113894, 0.00101504) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 73.71, dx 44.57, dy 50.46, max 190.18 x 81.00 y 175.00
[I] [eplacer]     logic average 73.71, max 190.18 x 81.00 y 175.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 8: lower bound 2.201445480631277 upper bound 49.944159971305595 weight 0.002261553179372563
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 70 (standalone) reports: (wns -1.54391 ns, tns -18.7681 ns)
[I] [eplacer] 		 optimizable: (wns -1.54391 ns)
[I] [eplacer]  max timing weight 2.40333, average timing weight 0.0211471 
[I] [eplacer] 		AWL 2.39158 (0.852353, 1.53922),  anchor weight 0.00250442, mean diagonal (0.402059, 0.446343),  mean anchor to mean diag ratio (0.0012468, 0.0011232) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 72.88, dx 44.28, dy 49.61, max 187.95 x 81.00 y 174.00
[I] [eplacer]     logic average 72.88, max 187.95 x 81.00 y 174.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 9: lower bound 2.3915753228120518 upper bound 49.87929806312769 weight 0.0025044228351035988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 71 (standalone) reports: (wns -1.49214 ns, tns -17.916 ns)
[I] [eplacer] 		 optimizable: (wns -1.49214 ns)
[I] [eplacer]  max timing weight 2.67635, average timing weight 0.0233652 
[I] [eplacer] 		AWL 2.57689 (0.907178, 1.66971),  anchor weight 0.00277337, mean diagonal (0.406789, 0.4471),  mean anchor to mean diag ratio (0.00136454, 0.00124161) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 71.76, dx 44.21, dy 48.29, max 185.22 x 81.00 y 171.00
[I] [eplacer]     logic average 71.76, max 185.22 x 81.00 y 171.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 10: lower bound 2.5768852223816356 upper bound 50.041011836441896 weight 0.002773374419932258
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 72 (standalone) reports: (wns -1.46701 ns, tns -16.5451 ns)
[I] [eplacer] 		 optimizable: (wns -1.46701 ns)
[I] [eplacer]  max timing weight 2.942, average timing weight 0.0257179 
[I] [eplacer] 		AWL 2.79184 (1.00427, 1.78757),  anchor weight 0.00307121, mean diagonal (0.403881, 0.447209),  mean anchor to mean diag ratio (0.00152185, 0.0013745) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 70.64, dx 43.80, dy 47.19, max 183.41 x 81.00 y 169.00
[I] [eplacer]     logic average 70.64, max 183.41 x 81.00 y 169.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 11: lower bound 2.791838952654232 upper bound 50.340854734576766 weight 0.0030712088890598285
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 73 (standalone) reports: (wns -1.4418 ns, tns -15.931 ns)
[I] [eplacer] 		 optimizable: (wns -1.4418 ns)
[I] [eplacer]  max timing weight 3.20322, average timing weight 0.0280253 
[I] [eplacer] 		AWL 3.0058 (1.09253, 1.91327),  anchor weight 0.00340103, mean diagonal (0.400781, 0.449983),  mean anchor to mean diag ratio (0.0016982, 0.00151263) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 69.27, dx 43.46, dy 45.76, max 181.60 x 81.00 y 166.00
[I] [eplacer]     logic average 69.27, max 181.60 x 81.00 y 166.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 12: lower bound 3.005801649928264 upper bound 49.58569117647059 weight 0.003401027994074639
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 74 (standalone) reports: (wns -1.45773 ns, tns -15.8211 ns)
[I] [eplacer] 		 optimizable: (wns -1.45773 ns)
[I] [eplacer]  max timing weight 3.46192, average timing weight 0.0302829 
[I] [eplacer] 		AWL 3.24818 (1.19457, 2.05361),  anchor weight 0.00376627, mean diagonal (0.407421, 0.449456),  mean anchor to mean diag ratio (0.00184983, 0.00167692) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 68.10, dx 43.15, dy 44.51, max 178.47 x 80.00 y 164.00
[I] [eplacer]     logic average 68.10, max 178.47 x 80.00 y 164.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 13: lower bound 3.2481814921090386 upper bound 50.136392754662836 weight 0.003766266585670204
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 75 (standalone) reports: (wns -1.44772 ns, tns -15.2213 ns)
[I] [eplacer] 		 optimizable: (wns -1.44772 ns)
[I] [eplacer]  max timing weight 3.71903, average timing weight 0.0325055 
[I] [eplacer] 		AWL 3.5152 (1.31336, 2.20184),  anchor weight 0.00417073, mean diagonal (0.406582, 0.451645),  mean anchor to mean diag ratio (0.00205261, 0.00184791) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 66.67, dx 42.71, dy 43.11, max 176.66 x 80.00 y 161.00
[I] [eplacer]     logic average 66.67, max 176.66 x 80.00 y 161.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 14: lower bound 3.5151951219512196 upper bound 49.443295193687234 weight 0.0041707283853731816
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 76 (standalone) reports: (wns -1.42388 ns, tns -15.9857 ns)
[I] [eplacer] 		 optimizable: (wns -1.42388 ns)
[I] [eplacer]  max timing weight 3.97351, average timing weight 0.0347873 
[I] [eplacer] 		AWL 3.75629 (1.4273, 2.32899),  anchor weight 0.00461863, mean diagonal (0.410767, 0.452234),  mean anchor to mean diag ratio (0.00224978, 0.00204358) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 65.37, dx 42.18, dy 41.90, max 173.97 x 80.00 y 159.00
[I] [eplacer]     logic average 65.37, max 173.97 x 80.00 y 159.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 15: lower bound 3.756294117647059 upper bound 50.17215566714491 weight 0.004618625598820204
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 77 (standalone) reports: (wns -1.41312 ns, tns -15.6183 ns)
[I] [eplacer] 		 optimizable: (wns -1.41312 ns)
[I] [eplacer]  max timing weight 4.22794, average timing weight 0.0370656 
[I] [eplacer] 		AWL 4.0497 (1.55229, 2.49741),  anchor weight 0.00511462, mean diagonal (0.403874, 0.45527),  mean anchor to mean diag ratio (0.00253378, 0.00224785) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 63.98, dx 41.90, dy 40.36, max 172.63 x 80.00 y 156.00
[I] [eplacer]     logic average 63.98, max 172.63 x 80.00 y 156.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 16: lower bound 4.04969512195122 upper bound 50.14560043041607 weight 0.005114622783130152
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 78 (standalone) reports: (wns -1.40084 ns, tns -14.8917 ns)
[I] [eplacer] 		 optimizable: (wns -1.40084 ns)
[I] [eplacer]  max timing weight 4.47888, average timing weight 0.0394408 
[I] [eplacer] 		AWL 4.35122 (1.69803, 2.6532),  anchor weight 0.00566389, mean diagonal (0.407442, 0.454765),  mean anchor to mean diag ratio (0.00278122, 0.00249191) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 62.50, dx 41.34, dy 38.88, max 168.61 x 79.00 y 153.00
[I] [eplacer]     logic average 62.50, max 168.61 x 79.00 y 153.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 17: lower bound 4.351222740315638 upper bound 50.16065494978479 weight 0.0056638854252217905
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 79 (standalone) reports: (wns -1.39941 ns, tns -15.0119 ns)
[I] [eplacer] 		 optimizable: (wns -1.39941 ns)
[I] [eplacer]  max timing weight 4.73169, average timing weight 0.0421395 
[I] [eplacer] 		AWL 4.65968 (1.85096, 2.80872),  anchor weight 0.00627213, mean diagonal (0.407465, 0.457129),  mean anchor to mean diag ratio (0.00307961, 0.00274514) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 60.95, dx 40.65, dy 37.49, max 166.37 x 79.00 y 150.00
[I] [eplacer]     logic average 60.95, max 166.37 x 79.00 y 150.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 18: lower bound 4.659680057388809 upper bound 49.30530487804879 weight 0.006272133736988335
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 80 (standalone) reports: (wns -1.41639 ns, tns -14.6 ns)
[I] [eplacer] 		 optimizable: (wns -1.41639 ns)
[I] [eplacer]  max timing weight 4.98169, average timing weight 0.0443697 
[I] [eplacer] 		AWL 4.96014 (1.99695, 2.96319),  anchor weight 0.0069457, mean diagonal (0.412429, 0.457674),  mean anchor to mean diag ratio (0.0033692, 0.00303622) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 59.17, dx 40.24, dy 35.54, max 162.83 x 79.00 y 147.00
[I] [eplacer]     logic average 59.17, max 162.83 x 79.00 y 147.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 19: lower bound 4.960141678622669 upper bound 49.08250286944046 weight 0.006945702227570544
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 81 (standalone) reports: (wns -1.41269 ns, tns -14.4379 ns)
[I] [eplacer] 		 optimizable: (wns -1.41269 ns)
[I] [eplacer]  max timing weight 5.23254, average timing weight 0.0468266 
[I] [eplacer] 		AWL 5.27586 (2.16909, 3.10677),  anchor weight 0.00769161, mean diagonal (0.410576, 0.462098),  mean anchor to mean diag ratio (0.00374774, 0.00332999) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 56.89, dx 39.83, dy 32.64, max 159.71 x 80.00 y 143.00
[I] [eplacer]     logic average 56.89, max 159.71 x 80.00 y 143.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 20: lower bound 5.275862266857963 upper bound 48.23533644189383 weight 0.007691605673134589
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 82 (standalone) reports: (wns -1.37533 ns, tns -13.91 ns)
[I] [eplacer] 		 optimizable: (wns -1.37533 ns)
[I] [eplacer]  max timing weight 5.48657, average timing weight 0.0493574 
[I] [eplacer] 		AWL 5.54111 (2.35489, 3.18622),  anchor weight 0.00851761, mean diagonal (0.409217, 0.465979),  mean anchor to mean diag ratio (0.00416389, 0.00365679) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 54.90, dx 39.00, dy 30.78, max 154.83 x 77.00 y 139.00
[I] [eplacer]     logic average 54.90, max 154.83 x 77.00 y 139.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 21: lower bound 5.541112984218078 upper bound 47.573626255380205 weight 0.008517612171187095
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 83 (standalone) reports: (wns -1.30158 ns, tns -12.7027 ns)
[I] [eplacer] 		 optimizable: (wns -1.30158 ns)
[I] [eplacer]  max timing weight 5.72085, average timing weight 0.0501863 
[I] [eplacer] 		AWL 5.82041 (2.53099, 3.28942),  anchor weight 0.00943232, mean diagonal (0.415171, 0.468202),  mean anchor to mean diag ratio (0.00454483, 0.00403017) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 53.30, dx 38.75, dy 28.62, max 152.20 x 78.00 y 135.00
[I] [eplacer]     logic average 53.30, max 152.20 x 78.00 y 135.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 22: lower bound 5.820412840746055 upper bound 47.43877044476327 weight 0.009432324040240121
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 84 (standalone) reports: (wns -1.30433 ns, tns -11.8089 ns)
[I] [eplacer] 		 optimizable: (wns -1.30433 ns)
[I] [eplacer]  max timing weight 5.90523, average timing weight 0.0521093 
[I] [eplacer] 		AWL 6.19029 (2.751, 3.43928),  anchor weight 0.0104453, mean diagonal (0.421061, 0.470546),  mean anchor to mean diag ratio (0.0049624, 0.00444064) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 52.19, dx 38.34, dy 27.47, max 149.09 x 80.00 y 132.00
[I] [eplacer]     logic average 52.19, max 149.09 x 80.00 y 132.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 23: lower bound 6.190286585365854 upper bound 47.548337517934 weight 0.010445267407343346
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 85 (standalone) reports: (wns -1.31162 ns, tns -11.7634 ns)
[I] [eplacer] 		 optimizable: (wns -1.31162 ns)
[I] [eplacer]  max timing weight 6.10457, average timing weight 0.0559222 
[I] [eplacer] 		AWL 6.53727 (2.95519, 3.58208),  anchor weight 0.011567, mean diagonal (0.418086, 0.475726),  mean anchor to mean diag ratio (0.00553431, 0.00486388) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 50.98, dx 37.89, dy 26.17, max 145.99 x 83.00 y 129.00
[I] [eplacer]     logic average 50.98, max 145.99 x 83.00 y 129.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 24: lower bound 6.537268651362984 upper bound 48.16975681492109 weight 0.01156699141647935
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 86 (standalone) reports: (wns -1.32017 ns, tns -11.9644 ns)
[I] [eplacer] 		 optimizable: (wns -1.32017 ns)
[I] [eplacer]  max timing weight 4.22193, average timing weight 0.057396 
[I] [eplacer] 		AWL 6.92662 (3.21839, 3.70823),  anchor weight 0.0128092, mean diagonal (0.41447, 0.478308),  mean anchor to mean diag ratio (0.006182, 0.00535704) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 49.60, dx 37.29, dy 24.86, max 143.39 x 80.00 y 126.00
[I] [eplacer]     logic average 49.60, max 143.39 x 80.00 y 126.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 25: lower bound 6.926617647058824 upper bound 47.873804519368726 weight 0.01280917809101227
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 87 (standalone) reports: (wns -1.34261 ns, tns -12.0843 ns)
[I] [eplacer] 		 optimizable: (wns -1.34261 ns)
[I] [eplacer]  max timing weight 2.90761, average timing weight 0.0600405 
[I] [eplacer] 		AWL 7.35454 (3.46827, 3.88627),  anchor weight 0.0141848, mean diagonal (0.413941, 0.482153),  mean anchor to mean diag ratio (0.00685451, 0.00588493) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 48.10, dx 36.56, dy 23.46, max 138.42 x 79.00 y 122.00
[I] [eplacer]     logic average 48.10, max 138.42 x 79.00 y 122.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 26: lower bound 7.354539813486371 upper bound 47.82070803443329 weight 0.014184763994335893
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 88 (standalone) reports: (wns -1.39334 ns, tns -12.946 ns)
[I] [eplacer] 		 optimizable: (wns -1.39334 ns)
[I] [eplacer]  max timing weight 4.32032, average timing weight 0.0588087 
[I] [eplacer] 		AWL 7.74521 (3.72609, 4.01912),  anchor weight 0.0157081, mean diagonal (0.411791, 0.4858),  mean anchor to mean diag ratio (0.00763014, 0.00646789) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 46.82, dx 35.90, dy 22.17, max 135.83 x 71.00 y 119.00
[I] [eplacer]     logic average 46.82, max 135.83 x 71.00 y 119.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 27: lower bound 7.745207675753228 upper bound 47.53065961262554 weight 0.015708074955737252
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 89 (standalone) reports: (wns -1.33291 ns, tns -13.0026 ns)
[I] [eplacer] 		 optimizable: (wns -1.33291 ns)
[I] [eplacer]  max timing weight 5.45444, average timing weight 0.0592487 
[I] [eplacer] 		AWL 8.23668 (4.03956, 4.19712),  anchor weight 0.017395, mean diagonal (0.409696, 0.489235),  mean anchor to mean diag ratio (0.00849264, 0.00711209) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 45.24, dx 34.98, dy 20.96, max 132.23 x 70.00 y 115.00
[I] [eplacer]     logic average 45.24, max 132.23 x 70.00 y 115.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 28: lower bound 8.236684361549498 upper bound 46.76490746054519 weight 0.017394975264557567
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 90 (standalone) reports: (wns -1.25517 ns, tns -12.6823 ns)
[I] [eplacer] 		 optimizable: (wns -1.25517 ns)
[I] [eplacer]  max timing weight 4.20562, average timing weight 0.0637029 
[I] [eplacer] 		AWL 8.64724 (4.28728, 4.35996),  anchor weight 0.019263, mean diagonal (0.416479, 0.493528),  mean anchor to mean diag ratio (0.00925143, 0.00780726) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 43.83, dx 34.23, dy 19.74, max 128.80 x 72.00 y 112.00
[I] [eplacer]     logic average 43.83, max 128.80 x 72.00 y 112.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 29: lower bound 8.647239956958394 upper bound 45.63991355810617 weight 0.01926303288641064
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 91 (standalone) reports: (wns -1.26614 ns, tns -11.7202 ns)
[I] [eplacer] 		 optimizable: (wns -1.26614 ns)
[I] [eplacer]  max timing weight 3.19501, average timing weight 0.0667116 
[I] [eplacer] 		AWL 9.12478 (4.5866, 4.53818),  anchor weight 0.0213317, mean diagonal (0.423059, 0.498206),  mean anchor to mean diag ratio (0.0100855, 0.00856441) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 42.62, dx 33.21, dy 19.25, max 125.72 x 70.00 y 109.00
[I] [eplacer]     logic average 42.62, max 125.72 x 70.00 y 109.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 30: lower bound 9.124779053084648 upper bound 45.30830200860832 weight 0.0213317024220773
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 92 (standalone) reports: (wns -1.22265 ns, tns -12.4154 ns)
[I] [eplacer] 		 optimizable: (wns -1.22265 ns)
[I] [eplacer]  max timing weight 4.74039, average timing weight 0.0701108 
[I] [eplacer] 		AWL 9.59851 (4.865, 4.73351),  anchor weight 0.0236225, mean diagonal (0.424039, 0.503396),  mean anchor to mean diag ratio (0.0111427, 0.00938627) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:26 2019 1552654946
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 41.51, dx 32.38, dy 18.48, max 123.49 x 68.00 y 106.00
[I] [eplacer]     logic average 41.51, max 123.49 x 68.00 y 106.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 31: lower bound 9.598506097560975 upper bound 45.01086549497848 weight 0.02362252771447396
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 93 (standalone) reports: (wns -1.21247 ns, tns -11.5722 ns)
[I] [eplacer] 		 optimizable: (wns -1.21247 ns)
[I] [eplacer]  max timing weight 6.05801, average timing weight 0.0730361 
[I] [eplacer] 		AWL 10.189 (5.20763, 4.98132),  anchor weight 0.0261594, mean diagonal (0.428506, 0.506406),  mean anchor to mean diag ratio (0.0122106, 0.0103324) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 40.32, dx 31.74, dy 17.45, max 120.95 x 68.00 y 103.00
[I] [eplacer]     logic average 40.32, max 120.95 x 68.00 y 103.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 32: lower bound 10.188953012912481 upper bound 45.33616032998566 weight 0.026159366213714022
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 94 (standalone) reports: (wns -1.25045 ns, tns -12.5089 ns)
[I] [eplacer] 		 optimizable: (wns -1.25045 ns)
[I] [eplacer]  max timing weight 5.49558, average timing weight 0.0736247 
[I] [eplacer] 		AWL 10.7211 (5.53788, 5.18325),  anchor weight 0.0289686, mean diagonal (0.425398, 0.507719),  mean anchor to mean diag ratio (0.0136205, 0.0114123) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 38.61, dx 30.52, dy 16.55, max 117.35 x 66.00 y 100.00
[I] [eplacer]     logic average 38.61, max 117.35 x 66.00 y 100.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 33: lower bound 10.721130918220947 upper bound 44.83364024390244 weight 0.02896863743687817
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 95 (standalone) reports: (wns -1.21947 ns, tns -11.6628 ns)
[I] [eplacer] 		 optimizable: (wns -1.21947 ns)
[I] [eplacer]  max timing weight 6.72155, average timing weight 0.0775268 
[I] [eplacer] 		AWL 11.3057 (5.928, 5.37773),  anchor weight 0.0320796, mean diagonal (0.430776, 0.512182),  mean anchor to mean diag ratio (0.0148949, 0.0125276) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 37.40, dx 29.54, dy 15.80, max 113.21 x 66.00 y 97.00
[I] [eplacer]     logic average 37.40, max 113.21 x 66.00 y 97.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 34: lower bound 11.30572525107604 upper bound 44.488988163558105 weight 0.03207959811003982
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 96 (standalone) reports: (wns -1.21533 ns, tns -11.5929 ns)
[I] [eplacer] 		 optimizable: (wns -1.21533 ns)
[I] [eplacer]  max timing weight 6.94698, average timing weight 0.0780947 
[I] [eplacer] 		AWL 11.844 (6.29515, 5.54888),  anchor weight 0.0355246, mean diagonal (0.433571, 0.514488),  mean anchor to mean diag ratio (0.016388, 0.0138107) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 36.06, dx 28.57, dy 15.06, max 110.98 x 67.00 y 94.00
[I] [eplacer]     logic average 36.06, max 110.98 x 67.00 y 94.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 35: lower bound 11.844027259684362 upper bound 43.817846484935444 weight 0.035524646857970126
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 97 (standalone) reports: (wns -1.22083 ns, tns -11.5847 ns)
[I] [eplacer] 		 optimizable: (wns -1.22083 ns)
[I] [eplacer]  max timing weight 4.79878, average timing weight 0.0791327 
[I] [eplacer] 		AWL 12.3712 (6.64164, 5.72954),  anchor weight 0.0393397, mean diagonal (0.433345, 0.518611),  mean anchor to mean diag ratio (0.0181573, 0.0151722) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 34.82, dx 27.67, dy 14.45, max 107.91 x 73.00 y 91.00
[I] [eplacer]     logic average 34.82, max 107.91 x 73.00 y 91.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 36: lower bound 12.37117754662841 upper bound 43.6831287661406 weight 0.03933966161466728
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 98 (standalone) reports: (wns -1.38836 ns, tns -12.1663 ns)
[I] [eplacer] 		 optimizable: (wns -1.38836 ns)
[I] [eplacer]  max timing weight 5.79144, average timing weight 0.0823602 
[I] [eplacer] 		AWL 12.9571 (7.04959, 5.90756),  anchor weight 0.0435644, mean diagonal (0.432723, 0.520237),  mean anchor to mean diag ratio (0.020136, 0.0167489) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 33.46, dx 26.53, dy 13.77, max 104.31 x 61.00 y 88.00
[I] [eplacer]     logic average 33.46, max 104.31 x 61.00 y 88.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 37: lower bound 12.9571481348637 upper bound 42.84114454806313 weight 0.04356437326862023
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 99 (standalone) reports: (wns -1.36746 ns, tns -11.7882 ns)
[I] [eplacer] 		 optimizable: (wns -1.36746 ns)
[I] [eplacer]  max timing weight 7.08603, average timing weight 0.0873987 
[I] [eplacer] 		AWL 13.4768 (7.39199, 6.08481),  anchor weight 0.0482428, mean diagonal (0.440765, 0.525622),  mean anchor to mean diag ratio (0.0218915, 0.0183575) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 32.18, dx 25.55, dy 13.19, max 101.55 x 59.00 y 86.00
[I] [eplacer]     logic average 32.18, max 101.55 x 59.00 y 86.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 38: lower bound 13.476806671449067 upper bound 42.83184325681492 weight 0.048242779434078335
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 100 (standalone) reports: (wns -1.34958 ns, tns -12.8627 ns)
[I] [eplacer] 		 optimizable: (wns -1.34958 ns)
[I] [eplacer]  max timing weight 5.017, average timing weight 0.0882685 
[I] [eplacer] 		AWL 14.0928 (7.78941, 6.30337),  anchor weight 0.0534236, mean diagonal (0.438772, 0.526425),  mean anchor to mean diag ratio (0.0243524, 0.0202977) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 30.83, dx 24.58, dy 12.47, max 98.48 x 75.00 y 83.00
[I] [eplacer]     logic average 30.83, max 98.48 x 75.00 y 83.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 39: lower bound 14.092775466284074 upper bound 41.76236621233859 weight 0.0534236026574851
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 101 (standalone) reports: (wns -1.35869 ns, tns -12.3887 ns)
[I] [eplacer] 		 optimizable: (wns -1.35869 ns)
[I] [eplacer]  max timing weight 6.71509, average timing weight 0.0892456 
[I] [eplacer] 		AWL 14.6303 (8.16861, 6.46172),  anchor weight 0.0591608, mean diagonal (0.447523, 0.529477),  mean anchor to mean diag ratio (0.0264402, 0.0223479) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 29.53, dx 23.32, dy 12.18, max 95.41 x 57.00 y 80.00
[I] [eplacer]     logic average 29.53, max 95.41 x 57.00 y 80.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 40: lower bound 14.630330703012913 upper bound 41.63106492109039 weight 0.05916079783099617
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 102 (standalone) reports: (wns -1.36235 ns, tns -12.1176 ns)
[I] [eplacer] 		 optimizable: (wns -1.36235 ns)
[I] [eplacer]  max timing weight 8.09759, average timing weight 0.089518 
[I] [eplacer] 		AWL 15.1876 (8.51829, 6.66927),  anchor weight 0.0655141, mean diagonal (0.44563, 0.52888),  mean anchor to mean diag ratio (0.0294039, 0.0247757) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 18.55, dx 6.51, dy 15.10, max 103.70 x 34.00 y 103.00
[I] [eplacer]     logic average 18.55, max 103.70 x 34.00 y 103.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 41: lower bound 15.187562051649929 upper bound 31.26750035868006 weight 0.06551411409746287
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 103 (standalone) reports: (wns -1.29775 ns, tns -11.1308 ns)
[I] [eplacer] 		 optimizable: (wns -1.29775 ns)
[I] [eplacer]  max timing weight 5.57258, average timing weight 0.0927512 
[I] [eplacer] 		AWL 10.2898 (2.90234, 7.38745),  anchor weight 0.0725497, mean diagonal (0.563989, 0.491313),  mean anchor to mean diag ratio (0.0257284, 0.029534) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 20.73, dx 11.70, dy 14.10, max 85.16 x 26.00 y 85.00
[I] [eplacer]     logic average 20.73, max 85.16 x 26.00 y 85.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 42: lower bound 10.289788737446198 upper bound 30.350727403156384 weight 0.07254971709875463
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 104 (standalone) reports: (wns -1.21994 ns, tns -10.4679 ns)
[I] [eplacer] 		 optimizable: (wns -1.21994 ns)
[I] [eplacer]  max timing weight 6.81815, average timing weight 0.0958663 
[I] [eplacer] 		AWL 10.4415 (2.92204, 7.51947),  anchor weight 0.0803409, mean diagonal (0.556874, 0.506999),  mean anchor to mean diag ratio (0.0288552, 0.0316937) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 19.38, dx 11.32, dy 12.60, max 81.50 x 25.00 y 81.00
[I] [eplacer]     logic average 19.38, max 81.50 x 25.00 y 81.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 43: lower bound 10.441506456241033 upper bound 28.25799533715925 weight 0.08034087804772988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 105 (standalone) reports: (wns -1.24555 ns, tns -11.1591 ns)
[I] [eplacer] 		 optimizable: (wns -1.24555 ns)
[I] [eplacer]  max timing weight 8.49185, average timing weight 0.0989341 
[I] [eplacer] 		AWL 10.5572 (2.97698, 7.58017),  anchor weight 0.0889687, mean diagonal (0.564493, 0.519738),  mean anchor to mean diag ratio (0.0315227, 0.034237) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 18.83, dx 11.29, dy 12.34, max 82.00 x 25.00 y 80.00
[I] [eplacer]     logic average 18.83, max 82.00 x 25.00 y 80.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 44: lower bound 10.557151362984218 upper bound 29.066292324246774 weight 0.08896873680009162
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 106 (standalone) reports: (wns -1.26475 ns, tns -11.0798 ns)
[I] [eplacer] 		 optimizable: (wns -1.26475 ns)
[I] [eplacer]  max timing weight 9.69013, average timing weight 0.101709 
[I] [eplacer] 		AWL 10.9402 (3.16258, 7.7776),  anchor weight 0.0985231, mean diagonal (0.559608, 0.519197),  mean anchor to mean diag ratio (0.0352125, 0.0379531) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 17.45, dx 10.65, dy 10.71, max 75.54 x 25.00 y 75.00
[I] [eplacer]     logic average 17.45, max 75.54 x 25.00 y 75.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 45: lower bound 10.940178981348637 upper bound 27.427141319942614 weight 0.09852314687302119
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 107 (standalone) reports: (wns -1.19853 ns, tns -10.1828 ns)
[I] [eplacer] 		 optimizable: (wns -1.19853 ns)
[I] [eplacer]  max timing weight 10.5717, average timing weight 0.102083 
[I] [eplacer] 		AWL 11.1853 (3.32679, 7.85855),  anchor weight 0.109104, mean diagonal (0.565657, 0.527363),  mean anchor to mean diag ratio (0.0385769, 0.041378) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 16.59, dx 10.42, dy 10.37, max 84.65 x 27.00 y 82.00
[I] [eplacer]     logic average 16.59, max 84.65 x 27.00 y 82.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 46: lower bound 11.185338593974176 upper bound 27.684339670014346 weight 0.10910361121090918
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 108 (standalone) reports: (wns -1.22647 ns, tns -10.0778 ns)
[I] [eplacer] 		 optimizable: (wns -1.22647 ns)
[I] [eplacer]  max timing weight 11.2423, average timing weight 0.103822 
[I] [eplacer] 		AWL 11.5732 (3.53591, 8.0373),  anchor weight 0.12082, mean diagonal (0.567757, 0.525472),  mean anchor to mean diag ratio (0.0425616, 0.0459865) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 15.57, dx 9.24, dy 9.97, max 72.01 x 25.00 y 71.00
[I] [eplacer]     logic average 15.57, max 72.01 x 25.00 y 71.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 47: lower bound 11.573205523672884 upper bound 26.667853299856525 weight 0.12082031844357197
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 109 (standalone) reports: (wns -1.26086 ns, tns -10.617 ns)
[I] [eplacer] 		 optimizable: (wns -1.26086 ns)
[I] [eplacer]  max timing weight 11.7727, average timing weight 0.107353 
[I] [eplacer] 		AWL 11.7721 (3.56477, 8.20736),  anchor weight 0.133795, mean diagonal (0.571211, 0.537335),  mean anchor to mean diag ratio (0.0468472, 0.0498006) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 14.46, dx 8.97, dy 8.78, max 66.48 x 24.00 y 66.00
[I] [eplacer]     logic average 14.46, max 66.48 x 24.00 y 66.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 48: lower bound 11.772123385939741 upper bound 25.795416427546627 weight 0.13379529042890684
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 110 (standalone) reports: (wns -1.2054 ns, tns -10.2692 ns)
[I] [eplacer] 		 optimizable: (wns -1.2054 ns)
[I] [eplacer]  max timing weight 12.2097, average timing weight 0.107979 
[I] [eplacer] 		AWL 11.9532 (3.68431, 8.26891),  anchor weight 0.148164, mean diagonal (0.573084, 0.541351),  mean anchor to mean diag ratio (0.0517085, 0.0547395) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 13.41, dx 8.44, dy 8.06, max 62.37 x 26.00 y 61.00
[I] [eplacer]     logic average 13.41, max 62.37 x 26.00 y 61.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 49: lower bound 11.953223816355809 upper bound 25.152111549497846 weight 0.1481636530308942
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 111 (standalone) reports: (wns -1.20279 ns, tns -10.1735 ns)
[I] [eplacer] 		 optimizable: (wns -1.20279 ns)
[I] [eplacer]  max timing weight 12.5846, average timing weight 0.112266 
[I] [eplacer] 		AWL 12.2298 (3.82934, 8.40044),  anchor weight 0.164075, mean diagonal (0.583939, 0.545103),  mean anchor to mean diag ratio (0.056197, 0.0602006) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 12.69, dx 7.98, dy 7.59, max 62.59 x 22.00 y 61.00
[I] [eplacer]     logic average 12.69, max 62.59 x 22.00 y 61.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 50: lower bound 12.229784074605451 upper bound 25.074226327116214 weight 0.16407504336726855
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 112 (standalone) reports: (wns -1.21363 ns, tns -10.1901 ns)
[I] [eplacer] 		 optimizable: (wns -1.21363 ns)
[I] [eplacer]  max timing weight 12.9183, average timing weight 0.115685 
[I] [eplacer] 		AWL 12.5566 (4.01497, 8.54161),  anchor weight 0.181695, mean diagonal (0.585625, 0.547731),  mean anchor to mean diag ratio (0.0620527, 0.0663457) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 11.84, dx 7.53, dy 6.98, max 55.36 x 22.00 y 53.00
[I] [eplacer]     logic average 11.84, max 55.36 x 22.00 y 53.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 51: lower bound 12.556573888091823 upper bound 24.603390961262555 weight 0.18169516818242687
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 113 (standalone) reports: (wns -1.22359 ns, tns -10.3931 ns)
[I] [eplacer] 		 optimizable: (wns -1.22359 ns)
[I] [eplacer]  max timing weight 13.2247, average timing weight 0.11899 
[I] [eplacer] 		AWL 12.7949 (4.15759, 8.63729),  anchor weight 0.201208, mean diagonal (0.587615, 0.553886),  mean anchor to mean diag ratio (0.0684838, 0.072654) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 11.26, dx 7.26, dy 6.59, max 57.04 x 22.00 y 57.00
[I] [eplacer]     logic average 11.26, max 57.04 x 22.00 y 57.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 52: lower bound 12.794884146341463 upper bound 24.231379842180775 weight 0.201207529575008
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 114 (standalone) reports: (wns -1.21573 ns, tns -10.3 ns)
[I] [eplacer] 		 optimizable: (wns -1.21573 ns)
[I] [eplacer]  max timing weight 13.5129, average timing weight 0.12117 
[I] [eplacer] 		AWL 13.1062 (4.30953, 8.79669),  anchor weight 0.222815, mean diagonal (0.58974, 0.560486),  mean anchor to mean diag ratio (0.0755649, 0.0795088) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 10.65, dx 6.93, dy 6.15, max 51.24 x 20.00 y 49.00
[I] [eplacer]     logic average 10.65, max 51.24 x 20.00 y 49.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 53: lower bound 13.10621700143472 upper bound 24.04100681492109 weight 0.2228153360524711
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 115 (standalone) reports: (wns -1.21519 ns, tns -10.2463 ns)
[I] [eplacer] 		 optimizable: (wns -1.21519 ns)
[I] [eplacer]  max timing weight 13.789, average timing weight 0.123323 
[I] [eplacer] 		AWL 13.4311 (4.48212, 8.94894),  anchor weight 0.246744, mean diagonal (0.590714, 0.563713),  mean anchor to mean diag ratio (0.0835418, 0.0875433) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 9.89, dx 6.53, dy 5.65, max 51.00 x 25.00 y 51.00
[I] [eplacer]     logic average 9.89, max 51.00 x 25.00 y 51.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 54: lower bound 13.43105236728838 upper bound 23.646119799139168 weight 0.24674361881505988
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 116 (standalone) reports: (wns -1.2062 ns, tns -10.0978 ns)
[I] [eplacer] 		 optimizable: (wns -1.2062 ns)
[I] [eplacer]  max timing weight 14.0572, average timing weight 0.124068 
[I] [eplacer] 		AWL 13.6658 (4.66596, 8.99981),  anchor weight 0.273242, mean diagonal (0.591423, 0.566459),  mean anchor to mean diag ratio (0.0924024, 0.0964746) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 9.33, dx 6.10, dy 5.46, max 40.00 x 29.00 y 40.00
[I] [eplacer]     logic average 9.33, max 40.00 x 29.00 y 40.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 55: lower bound 13.665773672883788 upper bound 23.45947919655667 weight 0.2732415753088658
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 117 (standalone) reports: (wns -1.13537 ns, tns -9.1951 ns)
[I] [eplacer] 		 optimizable: (wns -1.13537 ns)
[I] [eplacer]  max timing weight 14.32, average timing weight 0.128867 
[I] [eplacer] 		AWL 13.9604 (4.82781, 9.13258),  anchor weight 0.302585, mean diagonal (0.597166, 0.569867),  mean anchor to mean diag ratio (0.101341, 0.106196) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 9.32, dx 5.81, dy 5.75, max 39.01 x 26.00 y 39.00
[I] [eplacer]     logic average 9.32, max 39.01 x 26.00 y 39.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 56: lower bound 13.960393472022957 upper bound 23.161140243902437 weight 0.30258516445456973
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 118 (standalone) reports: (wns -1.17086 ns, tns -9.62809 ns)
[I] [eplacer] 		 optimizable: (wns -1.17086 ns)
[I] [eplacer]  max timing weight 14.5793, average timing weight 0.129363 
[I] [eplacer] 		AWL 14.1869 (4.90174, 9.28514),  anchor weight 0.33508, mean diagonal (0.599487, 0.571322),  mean anchor to mean diag ratio (0.11179, 0.117301) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 8.25, dx 5.48, dy 4.64, max 48.85 x 19.00 y 45.00
[I] [eplacer]     logic average 8.25, max 48.85 x 19.00 y 45.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 57: lower bound 14.186876614060257 upper bound 22.66483106169297 weight 0.3350799805794721
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 119 (standalone) reports: (wns -1.16719 ns, tns -9.56374 ns)
[I] [eplacer] 		 optimizable: (wns -1.16719 ns)
[I] [eplacer]  max timing weight 14.8363, average timing weight 0.133919 
[I] [eplacer] 		AWL 14.3652 (5.0906, 9.27462),  anchor weight 0.371064, mean diagonal (0.604067, 0.577486),  mean anchor to mean diag ratio (0.122856, 0.128511) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 7.93, dx 5.10, dy 4.63, max 33.24 x 16.00 y 33.00
[I] [eplacer]     logic average 7.93, max 33.24 x 16.00 y 33.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 58: lower bound 14.365221305595409 upper bound 22.602942969870874 weight 0.3710644359829374
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 120 (standalone) reports: (wns -1.16414 ns, tns -9.58678 ns)
[I] [eplacer] 		 optimizable: (wns -1.16414 ns)
[I] [eplacer]  max timing weight 15.0917, average timing weight 0.137681 
[I] [eplacer] 		AWL 14.5807 (5.21977, 9.36091),  anchor weight 0.410913, mean diagonal (0.607016, 0.577807),  mean anchor to mean diag ratio (0.135389, 0.142233) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 8.59, dx 5.18, dy 5.26, max 50.70 x 19.00 y 47.00
[I] [eplacer]     logic average 8.59, max 50.70 x 19.00 y 47.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 59: lower bound 14.580678981348637 upper bound 24.29373098995696 weight 0.41091328527960047
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 121 (standalone) reports: (wns -1.29782 ns, tns -11.5305 ns)
[I] [eplacer] 		 optimizable: (wns -1.29782 ns)
[I] [eplacer]  max timing weight 15.3462, average timing weight 0.138279 
[I] [eplacer] 		AWL 15.2877 (5.40825, 9.87946),  anchor weight 0.455042, mean diagonal (0.594621, 0.55961),  mean anchor to mean diag ratio (0.153054, 0.162629) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 6.77, dx 4.39, dy 3.80, max 47.93 x 19.00 y 44.00
[I] [eplacer]     logic average 6.77, max 47.93 x 19.00 y 44.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 60: lower bound 15.287703012912482 upper bound 22.2866700143472 weight 0.45504152822405847
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 122 (standalone) reports: (wns -1.15957 ns, tns -9.54487 ns)
[I] [eplacer] 		 optimizable: (wns -1.15957 ns)
[I] [eplacer]  max timing weight 15.5999, average timing weight 0.144024 
[I] [eplacer] 		AWL 15.0589 (5.37694, 9.68192),  anchor weight 0.503909, mean diagonal (0.611621, 0.583592),  mean anchor to mean diag ratio (0.164779, 0.172693) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 6.35, dx 4.20, dy 3.54, max 29.02 x 16.00 y 25.00
[I] [eplacer]     logic average 6.35, max 29.02 x 16.00 y 25.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 61: lower bound 15.058860473457674 upper bound 21.848725609756098 weight 0.5039087316624321
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 123 (standalone) reports: (wns -1.16932 ns, tns -9.32088 ns)
[I] [eplacer] 		 optimizable: (wns -1.16932 ns)
[I] [eplacer]  max timing weight 15.8532, average timing weight 0.146578 
[I] [eplacer] 		AWL 15.0834 (5.48765, 9.59577),  anchor weight 0.558024, mean diagonal (0.613122, 0.588949),  mean anchor to mean diag ratio (0.182028, 0.189499) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 6.40, dx 4.20, dy 3.60, max 45.69 x 16.00 y 42.00
[I] [eplacer]     logic average 6.40, max 45.69 x 16.00 y 42.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 62: lower bound 15.083423959827835 upper bound 22.560315638450504 weight 0.5580238156210905
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 124 (standalone) reports: (wns -1.2286 ns, tns -10.3646 ns)
[I] [eplacer] 		 optimizable: (wns -1.2286 ns)
[I] [eplacer]  max timing weight 16.1062, average timing weight 0.146607 
[I] [eplacer] 		AWL 15.5435 (5.72919, 9.81435),  anchor weight 0.61795, mean diagonal (0.60496, 0.579068),  mean anchor to mean diag ratio (0.204296, 0.21343) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 6.58, dx 3.97, dy 3.95, max 44.01 x 15.00 y 44.00
[I] [eplacer]     logic average 6.58, max 44.01 x 15.00 y 44.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 63: lower bound 15.543532639885221 upper bound 23.072847202295552 weight 0.617950353376533
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 125 (standalone) reports: (wns -1.17999 ns, tns -9.58605 ns)
[I] [eplacer] 		 optimizable: (wns -1.17999 ns)
[I] [eplacer]  max timing weight 16.3591, average timing weight 0.149854 
[I] [eplacer] 		AWL 16.2933 (5.87252, 10.4208),  anchor weight 0.684312, mean diagonal (0.609409, 0.575085),  mean anchor to mean diag ratio (0.224583, 0.237988) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 5.20, dx 3.42, dy 2.87, max 29.83 x 16.00 y 29.00
[I] [eplacer]     logic average 5.20, max 29.83 x 16.00 y 29.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 64: lower bound 16.29333680057389 upper bound 21.48649461979914 weight 0.6843124407032027
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 126 (standalone) reports: (wns -1.13441 ns, tns -9.11258 ns)
[I] [eplacer] 		 optimizable: (wns -1.13441 ns)
[I] [eplacer]  max timing weight 16.6117, average timing weight 0.15175 
[I] [eplacer] 		AWL 15.9726 (5.88067, 10.092),  anchor weight 0.757801, mean diagonal (0.618824, 0.593682),  mean anchor to mean diag ratio (0.244918, 0.25529) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 5.14, dx 3.53, dy 2.74, max 29.15 x 13.00 y 18.00
[I] [eplacer]     logic average 5.14, max 29.15 x 13.00 y 18.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 65: lower bound 15.972641678622669 upper bound 21.58886119081779 weight 0.7578011954236019
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 127 (standalone) reports: (wns -1.15821 ns, tns -9.2812 ns)
[I] [eplacer] 		 optimizable: (wns -1.15821 ns)
[I] [eplacer]  max timing weight 16.8643, average timing weight 0.154988 
[I] [eplacer] 		AWL 16.0178 (6.16935, 9.84847),  anchor weight 0.839182, mean diagonal (0.613369, 0.596993),  mean anchor to mean diag ratio (0.273631, 0.281137) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.83, dx 3.30, dy 2.58, max 26.08 x 13.00 y 26.00
[I] [eplacer]     logic average 4.83, max 26.08 x 13.00 y 26.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 66: lower bound 16.017819583931136 upper bound 21.80773134863702 weight 0.8391819549492991
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 128 (standalone) reports: (wns -1.15658 ns, tns -9.40189 ns)
[I] [eplacer] 		 optimizable: (wns -1.15658 ns)
[I] [eplacer]  max timing weight 17.1169, average timing weight 0.158932 
[I] [eplacer] 		AWL 16.2663 (6.37194, 9.89434),  anchor weight 0.929302, mean diagonal (0.614647, 0.595628),  mean anchor to mean diag ratio (0.302387, 0.312042) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 4.59, dx 3.08, dy 2.50, max 24.41 x 20.00 y 22.00
[I] [eplacer]     logic average 4.59, max 24.41 x 20.00 y 22.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 67: lower bound 16.26627977044476 upper bound 21.574606169296985 weight 0.9293022467705057
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 129 (standalone) reports: (wns -1.13104 ns, tns -9.10212 ns)
[I] [eplacer] 		 optimizable: (wns -1.13104 ns)
[I] [eplacer]  max timing weight 17.3694, average timing weight 0.158823 
[I] [eplacer] 		AWL 16.4517 (6.48874, 9.96297),  anchor weight 1.0291, mean diagonal (0.613133, 0.599216),  mean anchor to mean diag ratio (0.335687, 0.343483) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.85, dx 2.76, dy 1.88, max 48.37 x 24.00 y 42.00
[I] [eplacer]     logic average 3.85, max 48.37 x 24.00 y 42.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 68: lower bound 16.45170982783357 upper bound 21.009568149210907 weight 1.0291006149016693
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 130 (standalone) reports: (wns -1.12434 ns, tns -8.96825 ns)
[I] [eplacer] 		 optimizable: (wns -1.12434 ns)
[I] [eplacer]  max timing weight 17.6219, average timing weight 0.162142 
[I] [eplacer] 		AWL 16.5332 (6.59747, 9.93571),  anchor weight 1.13962, mean diagonal (0.617294, 0.605942),  mean anchor to mean diag ratio (0.369231, 0.376148) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.79, dx 2.62, dy 1.96, max 31.26 x 15.00 y 27.00
[I] [eplacer]     logic average 3.79, max 31.26 x 15.00 y 27.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 69: lower bound 16.533180057388808 upper bound 21.280685796269726 weight 1.1396163942047703
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 131 (standalone) reports: (wns -1.14716 ns, tns -9.39728 ns)
[I] [eplacer] 		 optimizable: (wns -1.14716 ns)
[I] [eplacer]  max timing weight 17.8743, average timing weight 0.163862 
[I] [eplacer] 		AWL 16.7907 (6.71531, 10.0754),  anchor weight 1.262, mean diagonal (0.616311, 0.605982),  mean anchor to mean diag ratio (0.409534, 0.416515) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.51, dx 2.48, dy 1.73, max 31.40 x 24.00 y 25.00
[I] [eplacer]     logic average 3.51, max 31.40 x 24.00 y 25.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 70: lower bound 16.79070767575323 upper bound 21.305208034433285 weight 1.2620005343834861
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 132 (standalone) reports: (wns -1.16038 ns, tns -9.7669 ns)
[I] [eplacer] 		 optimizable: (wns -1.16038 ns)
[I] [eplacer]  max timing weight 18.1268, average timing weight 0.163041 
[I] [eplacer] 		AWL 17.0441 (6.87268, 10.1714),  anchor weight 1.39753, mean diagonal (0.610423, 0.606343),  mean anchor to mean diag ratio (0.457889, 0.46097) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 3.12, dx 2.21, dy 1.53, max 27.46 x 19.00 y 23.00
[I] [eplacer]     logic average 3.12, max 27.46 x 19.00 y 23.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 71: lower bound 17.044098278335724 upper bound 20.889633428981348 weight 1.3975275863730974
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 133 (standalone) reports: (wns -1.15088 ns, tns -9.49534 ns)
[I] [eplacer] 		 optimizable: (wns -1.15088 ns)
[I] [eplacer]  max timing weight 18.3792, average timing weight 0.165756 
[I] [eplacer] 		AWL 17.1043 (6.89983, 10.2044),  anchor weight 1.54761, mean diagonal (0.619386, 0.610088),  mean anchor to mean diag ratio (0.499724, 0.507341) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.98, dx 2.09, dy 1.48, max 26.08 x 25.00 y 22.00
[I] [eplacer]     logic average 2.98, max 26.08 x 25.00 y 22.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 72: lower bound 17.10427367288379 upper bound 20.89229698708752 weight 1.547608975956527
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 134 (standalone) reports: (wns -1.14207 ns, tns -9.23788 ns)
[I] [eplacer] 		 optimizable: (wns -1.14207 ns)
[I] [eplacer]  max timing weight 18.6317, average timing weight 0.168443 
[I] [eplacer] 		AWL 17.2134 (6.98009, 10.2333),  anchor weight 1.71381, mean diagonal (0.62204, 0.611159),  mean anchor to mean diag ratio (0.551029, 0.56084) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:27 2019 1552654947
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.79, dx 1.94, dy 1.41, max 25.63 x 17.00 y 20.00
[I] [eplacer]     logic average 2.79, max 25.63 x 17.00 y 20.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 73: lower bound 17.213360473457676 upper bound 20.922754662840745 weight 1.7138077028425758
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 135 (standalone) reports: (wns -1.13422 ns, tns -9.32091 ns)
[I] [eplacer] 		 optimizable: (wns -1.13422 ns)
[I] [eplacer]  max timing weight 18.8841, average timing weight 0.170992 
[I] [eplacer] 		AWL 17.4608 (7.09702, 10.3638),  anchor weight 1.89785, mean diagonal (0.623529, 0.612049),  mean anchor to mean diag ratio (0.608747, 0.620165) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:28 2019 1552654948
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.47, dx 1.77, dy 1.19, max 23.02 x 17.00 y 19.00
[I] [eplacer]     logic average 2.47, max 23.02 x 17.00 y 19.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 74: lower bound 17.46078443328551 upper bound 20.77686692969871 weight 1.8978546182876723
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 136 (standalone) reports: (wns -1.10954 ns, tns -9.23361 ns)
[I] [eplacer] 		 optimizable: (wns -1.10954 ns)
[I] [eplacer]  max timing weight 19.1366, average timing weight 0.173953 
[I] [eplacer] 		AWL 17.5821 (7.16469, 10.4174),  anchor weight 2.10167, mean diagonal (0.625307, 0.614731),  mean anchor to mean diag ratio (0.672205, 0.683769) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:28 2019 1552654948
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.18, dx 1.61, dy 0.98, max 20.81 x 17.00 y 17.00
[I] [eplacer]     logic average 2.18, max 20.81 x 17.00 y 17.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 75: lower bound 17.58212517934003 upper bound 20.569680416068866 weight 2.101666450781903
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 137 (standalone) reports: (wns -1.11625 ns, tns -9.28165 ns)
[I] [eplacer] 		 optimizable: (wns -1.11625 ns)
[I] [eplacer]  max timing weight 19.389, average timing weight 0.17651 
[I] [eplacer] 		AWL 17.6339 (7.23459, 10.3993),  anchor weight 2.32737, mean diagonal (0.626821, 0.618065),  mean anchor to mean diag ratio (0.742594, 0.753114) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:28 2019 1552654948
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 2.36, dx 1.58, dy 1.15, max 52.24 x 16.00 y 52.00
[I] [eplacer]     logic average 2.36, max 52.24 x 16.00 y 52.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 76: lower bound 17.63386692969871 upper bound 20.999078909612624 weight 2.3273657675251305
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 138 (standalone) reports: (wns -1.13389 ns, tns -9.37608 ns)
[I] [eplacer] 		 optimizable: (wns -1.13389 ns)
[I] [eplacer]  max timing weight 19.6414, average timing weight 0.178829 
[I] [eplacer] 		AWL 18.0385 (7.37984, 10.6587),  anchor weight 2.5773, mean diagonal (0.625852, 0.614536),  mean anchor to mean diag ratio (0.823615, 0.838781) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:28 2019 1552654948
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.93, dx 1.41, dy 0.85, max 18.03 x 15.00 y 18.00
[I] [eplacer]     logic average 1.93, max 18.03 x 15.00 y 18.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 77: lower bound 18.038494978479196 upper bound 20.67007711621234 weight 2.5773030795788947
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 139 (standalone) reports: (wns -1.12501 ns, tns -9.21227 ns)
[I] [eplacer] 		 optimizable: (wns -1.12501 ns)
[I] [eplacer]  max timing weight 19.8939, average timing weight 0.180998 
[I] [eplacer] 		AWL 18.0312 (7.35553, 10.6757),  anchor weight 2.85408, mean diagonal (0.629267, 0.617674),  mean anchor to mean diag ratio (0.907114, 0.924139) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:28 2019 1552654948
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.99, dx 1.29, dy 1.04, max 30.08 x 15.00 y 24.00
[I] [eplacer]     logic average 1.99, max 30.08 x 15.00 y 24.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 78: lower bound 18.031186154949786 upper bound 20.885123385939742 weight 2.8540813209048466
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 140 (standalone) reports: (wns -1.1464 ns, tns -9.57858 ns)
[I] [eplacer] 		 optimizable: (wns -1.1464 ns)
[I] [eplacer]  max timing weight 20.1463, average timing weight 0.182875 
[I] [eplacer] 		AWL 18.281 (7.45185, 10.8291),  anchor weight 3.16058, mean diagonal (0.629324, 0.61355),  mean anchor to mean diag ratio (1.00444, 1.03026) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:28 2019 1552654948
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.74, dx 1.25, dy 0.78, max 35.06 x 14.00 y 16.00
[I] [eplacer]     logic average 1.74, max 35.06 x 14.00 y 16.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 79: lower bound 18.280961262553802 upper bound 20.81711692969871 weight 3.160582956222946
[I] [eplacer] ************************************************************************
[I] [eplacer] Timing update 141 (standalone) reports: (wns -1.11755 ns, tns -9.17075 ns)
[I] [eplacer] 		 optimizable: (wns -1.11755 ns)
[I] [eplacer]  max timing weight 20.3987, average timing weight 0.185362 
[I] [eplacer] 		AWL 18.4293 (7.55842, 10.8709),  anchor weight 3.5, mean diagonal (0.632259, 0.616592),  mean anchor to mean diag ratio (1.10714, 1.13527) 
[I] [eplacer] Wall time: Fri Mar 15 16:02:28 2019 1552654948
[I] [eplacer] Memory used: 1.09 Gb
[I] [eplacer] Started density fix.
[I] [eplacer]   Displacement average 1.54, dx 1.04, dy 0.73, max 21.00 x 11.00 y 21.00
[I] [eplacer]     logic average 1.54, max 21.00 x 11.00 y 21.00
[I] [eplacer] ************************************************************************
[I] [eplacer] Analytical 80: lower bound 18.429279770444765 upper bound 20.705161764705885 weight 3.5
[I] [eplacer] ************************************************************************
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Assigning nets for clock resource buffering
[I] [eplacer] Selecting long nets with local bbox of sinks. Net length threshold 8(um). Ratio of distance to bbox 5.
[I] [eplacer] set property fast_buf on 0 nets 
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Half-bram merging
[I] [eplacer] Nothing to merge
[I] [eplacer] Clock Floorplanning ..
[W] [eplacer] No (clock) domain detected
[I] [eplacer] Worst Slack:   37.25 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       8769, reg =          0, log =       8769
[I] [eplacer]   Less  37.35: reg+log =   0.182461, reg =       -nan, log =   0.182461
[I] [eplacer]   Less  37.45: reg+log =   1.071958, reg =       -nan, log =   1.071958
[I] [eplacer]   Less  37.55: reg+log =   2.600068, reg =       -nan, log =   2.600068
[I] [eplacer]   Less  37.65: reg+log =   4.185198, reg =       -nan, log =   4.185198
[I] [eplacer]   Less  37.75: reg+log =   5.701904, reg =       -nan, log =   5.701904
[I] [eplacer]   Less  37.85: reg+log =   7.401072, reg =       -nan, log =   7.401072
[I] [eplacer]   Less  37.95: reg+log =   9.316912, reg =       -nan, log =   9.316912
[I] [eplacer]   Less  38.05: reg+log =  13.707378, reg =       -nan, log =  13.707378
[I] [eplacer]   Less  38.15: reg+log =  21.963736, reg =       -nan, log =  21.963736
[I] [eplacer]   Less  38.25: reg+log =  32.398220, reg =       -nan, log =  32.398220
[I] [eplacer]   Less  38.35: reg+log =  43.083591, reg =       -nan, log =  43.083591
[I] [eplacer]   Less  38.45: reg+log =  54.783897, reg =       -nan, log =  54.783897
[I] [eplacer]   Less  38.55: reg+log =  65.948227, reg =       -nan, log =  65.948227
[I] [eplacer]   Less  38.65: reg+log =  73.725624, reg =       -nan, log =  73.725624
[I] [eplacer]   Less  38.75: reg+log =  79.404724, reg =       -nan, log =  79.404724
[I] [eplacer]   Less  38.85: reg+log =  84.468010, reg =       -nan, log =  84.468010
[I] [eplacer]   Less  38.95: reg+log =  88.755844, reg =       -nan, log =  88.755844
[I] [eplacer]   Less  39.05: reg+log =  92.040138, reg =       -nan, log =  92.040138
[I] [eplacer]   Less  39.15: reg+log =  94.811264, reg =       -nan, log =  94.811264
[I] [eplacer]   Less  39.25: reg+log =  97.000793, reg =       -nan, log =  97.000793
[I] [eplacer]   Less  39.35: reg+log =  98.460480, reg =       -nan, log =  98.460480
[I] [eplacer]   Less  39.45: reg+log =  99.144714, reg =       -nan, log =  99.144714
[I] [eplacer]   Less  39.55: reg+log =  99.578056, reg =       -nan, log =  99.578056
[I] [eplacer]   Less  39.65: reg+log =  99.828941, reg =       -nan, log =  99.828941
[I] [eplacer]   Less  39.75: reg+log =  99.931580, reg =       -nan, log =  99.931580
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_global_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_global_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_global_all_violators_verbose.rpt
[I] [eplacer] Extracting timing violators by clock in eplacer_global_violators_by_clock.rpt
[I] [eplacer] Extracting timing violators by clock in stdout
[I] [eplacer] Clock                              VEP          WNS          TNS 
[I] [eplacer] ----------------------------------------------------------------
[I] [eplacer] ----------------------------------------------------------------
[I] [eplacer] Total                                0         0.00         0.00 
[I] [eplacer] Printing high fanout net report into high_fanout_eplacer_global.rpt
[I] [eplacer] Unfixing cells having property IP_stage = global_placement: unfixed 0, originally not fixed = 0
[I] [eplacer] Saving snapshot ../snapshots/ar/global_placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/global_placement/dn_clone_guide.tcl
[I] [eplacer] Saving sdc file ar.eplacer_global.sdc
[I] [eplacer] Saving verilog file ar.eplacer_global.v
[I] [eplacer] === Average wire length (global): 20.944448 um === (h: 9.159603, v: 11.784845) 
[I] [eplacer] === Total wire length (global): 58602.566783 um, signal net count 2798 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_global_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 15.11um, y = 21.21um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       24   0.2% 100.0%        7   0.1% 100.0%        6   0.1% 100.0%
[I] [eplacer]   20    10416  99.8%  99.8%    10433  99.9%  99.9%    10434  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Dumping defparams to ar.eplacer_global.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 16:02:29 2019 1552654949
[I] [eplacer] Memory used: 1.10 Gb
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------------------------
	               algo name                 |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------------------------
	 Total Live Time                         |  23.5      |  100         |  28         |  1.8     
	Close design                             |  0.5       |  2.3         |  0.4        |  0.1     
	DG analytical                            |  1.5       |  6.6         |  3.1        |  0.1     
	DG fix density                           |  1.5       |  6.6         |  2.3        |  0.4     
	DG load netlist                          |  2.2       |  9.4         |  3.1        |  0.1     
	DG updateTiming                          |  0.3       |  1.3         |  1          |  0.1     
	Placement reinit                         |  0.5       |  2.2         |  0.5        |  0       
	RDB load                                 |  13        |  55.3        |  12.7       |  0.4     
	RDB save                                 |  0.1       |  0.4         |  0.1        |  0       
	Report slacks                            |  0.1       |  0.7         |  0.3        |  0       
	Report timing                            |  0         |  0.2         |  0          |  0       
	Standalone Timing engine initialization  |  0.9       |  3.9         |  1.8        |  0.1     
	Start hsi session                        |  2.1       |  8.9         |  2          |  0       
	Timing fast mode                         |  0.4       |  1.9         |  0.4        |  0       
	global part 1                            |  20        |  85.1        |  22.5       |  1       
	global part 2                            |  2.3       |  10.1        |  4.3        |  0.5     
	global part 3                            |  1         |  4.5         |  1.1        |  0.2     
	hsi session                              |  2.1       |  9           |  2          |  0       
	load design                              |  13.6      |  58.1        |  13.3       |  0.4     
	plc_run_dg_opt                           |  2.3       |  10.1        |  4.3        |  0.5     
	plc_run_dg_opt_initial                   |  4.1       |  17.4        |  6.9        |  0.5     
	----------------------------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 16:02:29 2019 1552654949
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:28
[I] [eplacer]  System time:   0:00:01
[I] [eplacer]   Total time:   0:00:29
[I] [eplacer] Elapsed time:   0:00:34
[I] [eplacer] eplacer finished at Fri Mar 15 16:02:29 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Global Placement finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Global Resynthesis
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 16:02:29 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/global_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/global_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/global_placement/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 151
[I] [ephysresynthesis]   Instances = 2175
[I] [ephysresynthesis]   Nets = 3465
[I] [ephysresynthesis]   Intrinsic nets = 151, don't touch nets = 152
[I] [ephysresynthesis]   Properties/values = 37/5021
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_global.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving timing report to WPO_before_global.rpt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Saving constraint report to WPO_before_global.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_global.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       8769, reg =          0, log =       8769
[I] [ephysresynthesis]   Less  37.35: reg+log =   5.964192, reg =       -nan, log =   5.964192
[I] [ephysresynthesis]   Less  37.45: reg+log =  13.217014, reg =       -nan, log =  13.217014
[I] [ephysresynthesis]   Less  37.55: reg+log =  21.165470, reg =       -nan, log =  21.165470
[I] [ephysresynthesis]   Less  37.65: reg+log =  29.775345, reg =       -nan, log =  29.775345
[I] [ephysresynthesis]   Less  37.75: reg+log =  38.396626, reg =       -nan, log =  38.396626
[I] [ephysresynthesis]   Less  37.85: reg+log =  47.245979, reg =       -nan, log =  47.245979
[I] [ephysresynthesis]   Less  37.95: reg+log =  55.593567, reg =       -nan, log =  55.593567
[I] [ephysresynthesis]   Less  38.05: reg+log =  64.568367, reg =       -nan, log =  64.568367
[I] [ephysresynthesis]   Less  38.15: reg+log =  71.091339, reg =       -nan, log =  71.091339
[I] [ephysresynthesis]   Less  38.25: reg+log =  75.230927, reg =       -nan, log =  75.230927
[I] [ephysresynthesis]   Less  38.35: reg+log =  79.552971, reg =       -nan, log =  79.552971
[I] [ephysresynthesis]   Less  38.45: reg+log =  82.962708, reg =       -nan, log =  82.962708
[I] [ephysresynthesis]   Less  38.55: reg+log =  86.554909, reg =       -nan, log =  86.554909
[I] [ephysresynthesis]   Less  38.65: reg+log =  89.816399, reg =       -nan, log =  89.816399
[I] [ephysresynthesis]   Less  38.75: reg+log =  92.188385, reg =       -nan, log =  92.188385
[I] [ephysresynthesis]   Less  38.85: reg+log =  94.092827, reg =       -nan, log =  94.092827
[I] [ephysresynthesis]   Less  38.95: reg+log =  96.077087, reg =       -nan, log =  96.077087
[I] [ephysresynthesis]   Less  39.05: reg+log =  97.582397, reg =       -nan, log =  97.582397
[I] [ephysresynthesis]   Less  39.15: reg+log =  98.574524, reg =       -nan, log =  98.574524
[I] [ephysresynthesis]   Less  39.25: reg+log =  99.076286, reg =       -nan, log =  99.076286
[I] [ephysresynthesis]   Less  39.35: reg+log =  99.418411, reg =       -nan, log =  99.418411
[I] [ephysresynthesis]   Less  39.45: reg+log =  99.669289, reg =       -nan, log =  99.669289
[I] [ephysresynthesis]   Less  39.55: reg+log =  99.828941, reg =       -nan, log =  99.828941
[I] [ephysresynthesis]   Less  39.65: reg+log =  99.942986, reg =       -nan, log =  99.942986
[I] [ephysresynthesis]   Less  39.75: reg+log =  99.965790, reg =       -nan, log =  99.965790
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 15.11um, y = 21.21um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   40        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        2   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        7   0.1% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   25       15   0.1%  99.9%        7   0.1% 100.0%        6   0.1% 100.0%
[I] [ephysresynthesis]   20       19   0.2%  99.8%       32   0.3%  99.9%       32   0.3%  99.9%
[I] [ephysresynthesis]   15       27   0.3%  99.6%       45   0.4%  99.6%       44   0.4%  99.6%
[I] [ephysresynthesis]   10       21   0.2%  99.3%       41   0.4%  99.2%       39   0.4%  99.2%
[I] [ephysresynthesis]    5    10349  99.1%  99.1%    10315  98.8%  98.8%    10319  98.8%  98.8%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 10175 (end points = 37), net adges = 5980, instance edges = 9965
[I] [ephysresynthesis] Initializing own timing graph: tags = 468 (used = 12), vertex events = 19256, vertex event edges = 74772 (unique = 74772, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 1092, SODs = 74 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 37.2484 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 20.944 um, total = 72570.95999999999 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.67 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving timing report to WPO_after_global.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_global.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_global.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       8769, reg =          0, log =       8769
[I] [ephysresynthesis]   Less  37.35: reg+log =   5.964192, reg =       -nan, log =   5.964192
[I] [ephysresynthesis]   Less  37.45: reg+log =  13.217014, reg =       -nan, log =  13.217014
[I] [ephysresynthesis]   Less  37.55: reg+log =  21.165470, reg =       -nan, log =  21.165470
[I] [ephysresynthesis]   Less  37.65: reg+log =  29.775345, reg =       -nan, log =  29.775345
[I] [ephysresynthesis]   Less  37.75: reg+log =  38.396626, reg =       -nan, log =  38.396626
[I] [ephysresynthesis]   Less  37.85: reg+log =  47.245979, reg =       -nan, log =  47.245979
[I] [ephysresynthesis]   Less  37.95: reg+log =  55.593567, reg =       -nan, log =  55.593567
[I] [ephysresynthesis]   Less  38.05: reg+log =  64.568367, reg =       -nan, log =  64.568367
[I] [ephysresynthesis]   Less  38.15: reg+log =  71.091339, reg =       -nan, log =  71.091339
[I] [ephysresynthesis]   Less  38.25: reg+log =  75.230927, reg =       -nan, log =  75.230927
[I] [ephysresynthesis]   Less  38.35: reg+log =  79.552971, reg =       -nan, log =  79.552971
[I] [ephysresynthesis]   Less  38.45: reg+log =  82.962708, reg =       -nan, log =  82.962708
[I] [ephysresynthesis]   Less  38.55: reg+log =  86.554909, reg =       -nan, log =  86.554909
[I] [ephysresynthesis]   Less  38.65: reg+log =  89.816399, reg =       -nan, log =  89.816399
[I] [ephysresynthesis]   Less  38.75: reg+log =  92.188385, reg =       -nan, log =  92.188385
[I] [ephysresynthesis]   Less  38.85: reg+log =  94.092827, reg =       -nan, log =  94.092827
[I] [ephysresynthesis]   Less  38.95: reg+log =  96.077087, reg =       -nan, log =  96.077087
[I] [ephysresynthesis]   Less  39.05: reg+log =  97.582397, reg =       -nan, log =  97.582397
[I] [ephysresynthesis]   Less  39.15: reg+log =  98.574524, reg =       -nan, log =  98.574524
[I] [ephysresynthesis]   Less  39.25: reg+log =  99.076286, reg =       -nan, log =  99.076286
[I] [ephysresynthesis]   Less  39.35: reg+log =  99.418411, reg =       -nan, log =  99.418411
[I] [ephysresynthesis]   Less  39.45: reg+log =  99.669289, reg =       -nan, log =  99.669289
[I] [ephysresynthesis]   Less  39.55: reg+log =  99.828941, reg =       -nan, log =  99.828941
[I] [ephysresynthesis]   Less  39.65: reg+log =  99.942986, reg =       -nan, log =  99.942986
[I] [ephysresynthesis]   Less  39.75: reg+log =  99.965790, reg =       -nan, log =  99.965790
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 15.11um, y = 21.21um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   40        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        2   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        7   0.1% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   25       15   0.1%  99.9%        7   0.1% 100.0%        6   0.1% 100.0%
[I] [ephysresynthesis]   20       19   0.2%  99.8%       32   0.3%  99.9%       32   0.3%  99.9%
[I] [ephysresynthesis]   15       27   0.3%  99.6%       45   0.4%  99.6%       44   0.4%  99.6%
[I] [ephysresynthesis]   10       21   0.2%  99.3%       41   0.4%  99.2%       39   0.4%  99.2%
[I] [ephysresynthesis]    5    10349  99.1%  99.1%    10315  98.8%  98.8%    10319  98.8%  98.8%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 15.11um, y = 21.21um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40       24   0.2% 100.0%        7   0.1% 100.0%        6   0.1% 100.0%
[I] [ephysresynthesis]   20    10416  99.8%  99.8%    10433  99.9%  99.9%    10434  99.9%  99.9%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 11
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 0 rsc types)
[I] [ephysresynthesis] Initializing rtbuf map (0 sites)
[I] [ephysresynthesis] Initializing mnbuf map (0 sites)
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Bram matrix 9 x 14
[I] [ephysresynthesis] Reg file matrix 9 x 14
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 8 rsc types (2 group occ))
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Searching for mux21 modules: MUX21X2CRRVTIY (IY=B?A:D). Selected: MUX21X2CRRVTIY
[I] [ephysresynthesis] Resolving hard region violations: start
[I] [ephysresynthesis]   core outline (0,0) - (3772260,4413560)
[I] [ephysresynthesis]   reset region groups
[I] [ephysresynthesis]   load region groups
[I] [ephysresynthesis] Resolving hard region violations: finish: number = 0, avg = 0, max = 0 ( )
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/global_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving verilog file ar.global_wpo.v
[I] [ephysresynthesis] Saving constraint report to glob_resynth.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to glob_resynth.all_viol.verbose.rpt
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/global_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.global_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.global_resynth.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 16:02:46 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Global Resynthesis finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Clock Legalization/Optimization)
[I] Use current view (/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/snapshots/ar/global_resynth) as input for placement
[I] Detected changes in option list. Raising events.
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:02:46 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_1.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_1.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 32100
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] [eplacer] Wall time: Fri Mar 15 16:02:56 2019 1552654976
[I] [eplacer] Memory used: 0.18 Gb
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/global_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 151
[I] [eplacer]   Instances = 2175
[I] [eplacer]   Nets = 3465
[I] [eplacer]   Intrinsic nets = 151, don't touch nets = 152
[I] [eplacer]   Properties/values = 37/5021
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.global_resynth.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 16:03:09 2019 1552654989
[I] [eplacer] Memory used: 0.68 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 16:03:09 2019 1552654989
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Unfixing cells having property IP_stage = global_resynth: unfixed 0, originally not fixed = 0
[I] [eplacer] No custom procedures registered at stage detail_part_1
[I] [eplacer] Wall time: Fri Mar 15 16:03:09 2019 1552654989
[I] [eplacer] Memory used: 0.77 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 16:03:11 2019 1552654991
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 16:03:11 2019 1552654991
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] Optimizing congestion
[I] [eplacer]   target ecell utilization 0.9
[I] [eplacer]   target edff  utilization 0.9
[I] [eplacer]   target wire  utilization 1.0
[I] [eplacer] === Average wire length: 20.944448 um === (h: 9.159603, v: 11.784845) 
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Spreading cells horizontally
[I] [eplacer] Wall time: Fri Mar 15 16:03:12 2019 1552654992
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 15.11um, y = 21.21um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       24   0.2% 100.0%        7   0.1% 100.0%        6   0.1% 100.0%
[I] [eplacer]   20    10416  99.8%  99.8%    10433  99.9%  99.9%    10434  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 16:03:12 2019 1552654992
[I] [eplacer]   maximal relative vertical wire utilization 0.32
[I] [eplacer]   maximal relative horizontal wire utilization 0.57
[I] [eplacer]   average lut area factor 1.01243 
[I] [eplacer] Wall time: Fri Mar 15 16:03:13 2019 1552654993
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] === Average wire length: 20.944260 um === (h: 9.159415, v: 11.784845) 
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 20.944260 um === (h: 9.159415, v: 11.784845) 
[I] [eplacer] Wall time: Fri Mar 15 16:03:13 2019 1552654993
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Spreading cells vertically
[I] [eplacer] Wall time: Fri Mar 15 16:03:14 2019 1552654994
[I] [eplacer] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 15.11um, y = 21.21um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       24   0.2% 100.0%        7   0.1% 100.0%        6   0.1% 100.0%
[I] [eplacer]   20    10416  99.8%  99.8%    10433  99.9%  99.9%    10434  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 16:03:14 2019 1552654994
[I] [eplacer]   maximal relative vertical wire utilization 0.32
[I] [eplacer]   maximal relative horizontal wire utilization 0.57
[I] [eplacer]   average lut area factor 1.01243 
[I] [eplacer] Wall time: Fri Mar 15 16:03:15 2019 1552654995
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] === Average wire length: 20.944260 um === (h: 9.159415, v: 11.784845) 
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 20.944260 um === (h: 9.159415, v: 11.784845) 
[I] [eplacer] Wall time: Fri Mar 15 16:03:15 2019 1552654995
[I] [eplacer] Memory used: 1.10 Gb
[I] [eplacer] Spreading using local capacities
[I] [eplacer] Started density fix, logic utilization 1.00, edff utilization 1.00.
[I] [eplacer]   Init emotif target grid 18 x 72
[I] [eplacer]   Initialized 3888 target regions
[I] [eplacer]   Initialized 55 cell regions
[I] [eplacer]   Started global assignment
[I] [eplacer]     Initialized 55 objects, 3888 targets
[I] [eplacer]     Initialized pyramids, target levels 3, objects levels 3, split (2 4)
[I] [eplacer]     Target grid window size (6 12), object grid window size (4 8)
[I] [eplacer]     Initialized assignment 2048 targets 2048 objects
[I] [eplacer]   Initial assignment penalty 197682, objects 6 targets 66
[I] [eplacer]   Final assignment penalty 3, displacement average 0.09, max 16.28
[I] [eplacer]   Assigning cells to sites with sorter.
[I] [eplacer]   Displacement average 2.79, dx 2.07, dy 0.97, max 28.46
[I] [eplacer] Setting current relative cell sizes
[I] [eplacer]   average lut area factor 1.01243 
[I] [eplacer] === Average wire length: 22.644213 um === (h: 10.161718, v: 12.482495) 
[I] [eplacer] SPREADING_RUNTIME 6 seconds
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Temporary removed property don't touch of 152 nets
[I] [eplacer] Total number of rtaps in the netlist after merge 0
[I] [eplacer] Restored property don't touch of 152 nets
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length (spreading): 22.644213 um === (h: 10.161718, v: 12.482495) 
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Memory placement
[I] [eplacer] Handling of bram wrappers is turned on
[I] [eplacer] Placing brams
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] Placing regfiles
[I] [eplacer] 0 objects, 126 sites
[I] [eplacer] === Average wire length: 22.644213 um === (h: 10.161718, v: 12.482495) 
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Assigning weight 10.00 on clock nets
[I] [eplacer] Assigned weight to 0 clock nets
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Adjusting locations of logical clock cells
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Clock Floorplanning ..
[W] [eplacer] No (clock) domain detected
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] ACP_RUNTIME 0 seconds
[I] [eplacer] === Average wire length: 22.644213 um === (h: 10.161718, v: 12.482495) 
[I] [eplacer] Saving sdc file ar.for_clock_legalization.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_clock_legalization/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_clock_legalization/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Making clock legalization
[I] [eplacer]   Creating emotif lattice
[I] [eplacer]     Lattice size is 16 x 72 emotifs
[I] [eplacer]   Clock plane initialization
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer]     Found 60 clock planes, 60 planes can be used
[I] [eplacer]     Found 0 clock domains
[I] [eplacer]   Analyzing fixed instances
[I] [eplacer]     No fixed edffs, latches, or rtaps in the design
[I] [eplacer]   Preparing placement regions
[I] [eplacer]     Found 2 placement regions
[I] [eplacer]   Looking for edffs, latches, and rtaps
[I] [eplacer]     Nothing to legalize
[I] [eplacer]   Clock plane assignment
[I] [eplacer]     Nothing to assign
[I] [eplacer]   Run time: 0.10 sec
[I] [eplacer] Loaded 2 regions, 2 region groups, 2 hard region groups
[I] [eplacer] CLOCK_LEGALIZATION_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Optimizing placement
[I] [eplacer] Utilization:  0.9 / 0.9
[I] [eplacer] Calculating clock domains
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 22.644213 um === (h: 10.161718, v: 12.482495) 
[I] [eplacer] Wall time: Fri Mar 15 16:03:17 2019 1552654997
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer]  Start popt optimization: timing 1 timing history 0.5 timing effort 1 
[I] [eplacer] Set timing to fast mode 
[I] [eplacer] Reading plibrary file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/polynomial_libs/gp/0v807ssn40c.plib
[I] [eplacer] Initialize standalone timing engine from netlist, reduce graph = 1
[I] [eplacer] Initializing DelayEngine in fast annotation mode
[I] [eplacer] Timing graph statistics: nodes - 9239, edges - 14009
[I] [eplacer] Total 276 vertices marked as starting, 37 vertices marked as ending
[I] [eplacer] Number of starting/ending with edges: 159/0
[I] [eplacer] Total 1 initially fixed edges.
[I] [eplacer] Initial slack (with zero net delays) is 3.80427e-08
[I] [eplacer] Initial number of edges: 5979, target slack is 0
[I] [eplacer] Total number of edges: 5979, number of violated edges: 0, new slack: 3.80427e-08
[I] [eplacer] Initial netlist slack: 3.80427e-08
[I] [eplacer] Iteration #1
[I] [eplacer] Annotating admissible delays level by level.
[I] [eplacer] Total number of levels in the netlist - 46
[I] [eplacer] Total num of edges: 1, num of violated edges: 5978, admissible worst slack: 2.13163e-14
[I] [eplacer] Total 0 edges returned back to the pool
[I] [eplacer] Iteration #2
[I] [eplacer] Total num of edges: 0, num of violated edges: 1, admissible worst slack: 1e+30
[I] [eplacer] Total 0 edges returned back to the pool
[I] [eplacer] Making final admissible delays correction (version 2).
[I] [eplacer] Admissible delay calculation completed in 0 seconds.
[I] [eplacer] Final netlist slack: -2.13163e-14
[I] [eplacer] Started delay approximation for edges.
[I] [eplacer] Delay approximation for edges is done.
[I] [eplacer] Start dumping DelayEngine timing graph into generic representation
[I] [eplacer] Dumping timing graph in reduced form according to the flag specified
[I] [eplacer] Done DelayEngine timing graph dump
[I] [eplacer] Number of top-levels: 151, max top-level index: 150
[I] [eplacer] Graph has 47 levels
[I] [eplacer] Standalone timing graph initialization done, it has 3297 vertices, 8067 edges and 2175 instances
[I] [eplacer] Start placement grid initialization with divs 1/1...
[I] [eplacer] Legal clocks mode: 1
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer] Initializing regions move flags. Number of place groups: 2
[I] [eplacer] Grid structure has been created, dimension is 18x72
[I] [eplacer] Start netlist construction...
[I] [eplacer] Max number of simple clock in the netlist - 1
[I] [eplacer] Soft region constraints are not created (according to option)
[I] [eplacer] Netlist construction is done. Number of nodes: 2173, number of nets: 6546
[I] [eplacer] <00:00:33> POPT optimization is started
[I] [eplacer] Parallelization mode: procnum = 1, threadnum = 4
[I] [eplacer] Number of available launcher resources: 1
[I] [eplacer] AWL on RDB - 22644/22411
[I] [eplacer] Netlist of main process:
[I] [eplacer] Netlist contains 2173 nodes, 6546 nets, 0 edges and 1 clocks
	netsByNode size - 16132, edgesByNode size - 0, nodesByNet size - 16132
[I] [eplacer] Grid of main process:
[I] [eplacer] Grid has 18x72 dimensions, contains 15 uniq move flags, 1656 constraints and 2 clock planes
[I] [eplacer] BEFORE OPTIMIZATION: awl - 16.8158
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.993/0.852 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Packing overflow is not violated, no need to fix.
[I] [eplacer] AFTER OPTIMIZATON ITER 0: awl - 14.8216
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.996/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22644/22411
[I] [eplacer] Timing update 0 (standalone) reports: (wns -1.07845 ns, tns -8.97887 ns)
[I] [eplacer] 		 optimizable: (wns -1.07845 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 1: awl - 14.5999
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.996/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22644/22411
[I] [eplacer] Timing update 1 (standalone) reports: (wns -1.07845 ns, tns -8.97887 ns)
[I] [eplacer] 		 optimizable: (wns -1.07845 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 2: awl - 14.5803
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.996/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22644/22411
[I] [eplacer] Timing update 2 (standalone) reports: (wns -1.07845 ns, tns -8.30845 ns)
[I] [eplacer] 		 optimizable: (wns -1.07845 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 3: awl - 14.5468
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.997/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22644/22411
[I] [eplacer] Timing update 3 (standalone) reports: (wns -1.07845 ns, tns -8.30141 ns)
[I] [eplacer] 		 optimizable: (wns -1.07845 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 4: awl - 14.4752
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 0.999/0.896 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 0/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 22644/22411
[I] [eplacer] Timing update 4 (standalone) reports: (wns -1.07845 ns, tns -8.20694 ns)
[I] [eplacer] 		 optimizable: (wns -1.07845 ns)
[I] [eplacer] Spread nodes continuously (with assignment)...
[I] [eplacer] Initializing transformation matrix, number of nodes in the netlist - 2173
[I] [eplacer] Transformation matrix init done
[I] [eplacer] BEFORE ASSIGNMENT (with fixed cell real positions): awl - 14.4752
[I] [eplacer] Number of assignment iterations - 10
[I] [eplacer] ALPHA = 0
[I] [eplacer] AFTER CHAOS: awl - 14.155
[I] [eplacer] Quadrisector set to QUADRISECTOR_FAST
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.7368
[I] [eplacer] ALPHA = 0.1
[I] [eplacer] AFTER CHAOS: awl - 14.1005
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.5343
[I] [eplacer] ALPHA = 0.2
[I] [eplacer] AFTER CHAOS: awl - 14.2852
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.1727
[I] [eplacer] ALPHA = 0.3
[I] [eplacer] AFTER CHAOS: awl - 14.4348
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.2061
[I] [eplacer] ALPHA = 0.4
[I] [eplacer] AFTER CHAOS: awl - 14.7124
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.1319
[I] [eplacer] ALPHA = 0.5
[I] [eplacer] AFTER CHAOS: awl - 15.1163
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 19.0696
[I] [eplacer] ALPHA = 0.6
[I] [eplacer] AFTER CHAOS: awl - 15.4769
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 18.4921
[I] [eplacer] ALPHA = 0.7
[I] [eplacer] AFTER CHAOS: awl - 15.806
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 18.5984
[I] [eplacer] ALPHA = 0.8
[I] [eplacer] AFTER CHAOS: awl - 16.4602
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 18.4661
[I] [eplacer] ALPHA = 0.9
[I] [eplacer] AFTER CHAOS: awl - 17.1944
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 18.5613
[I] [eplacer] ALPHA = 1
[I] [eplacer] AFTER CHAOS: awl - 18.5595
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 18.778
[I] [eplacer] Continuous spreading (with assignment) is done.
[I] [eplacer] AFTER SPREADING: awl - 18.778
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] Start placement grid initialization with divs 2/2...
[I] [eplacer] Legal clocks mode: 1
[I] [eplacer] Initializing regions move flags. Number of place groups: 2
[I] [eplacer] Grid structure has been created, dimension is 36x144
[I] [eplacer] Switching from grid of size (18x72) to grid (36x144)
[I] [eplacer] AFTER SWITCHING TO NEW GRID: awl - 19.6876
[I] [eplacer] Netlist of main process:
[I] [eplacer] Netlist contains 2173 nodes, 6546 nets, 0 edges and 1 clocks
	netsByNode size - 16132, edgesByNode size - 0, nodesByNet size - 16132
[I] [eplacer] Grid of main process:
[I] [eplacer] Grid has 36x144 dimensions, contains 18 uniq move flags, 1656 constraints and 2 clock planes
[I] [eplacer] BEFORE OPTIMIZATION: awl - 19.6876
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 2.605/1.667 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.00103328/0.000143706 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 53/7 edff = 0/0
[I] [eplacer] Start packing overflow fixing iterations...
[I] [eplacer] AFTER PACKING FIX ITER: awl - 19.4226
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 2.233/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000596641/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 54/0 edff = 0/0
[I] [eplacer] AFTER PACKING FIX ITER: awl - 19.4226
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 2.233/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000596641/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 54/0 edff = 0/0
[I] [eplacer] Packing overflow fix done
[I] [eplacer] AFTER OPTIMIZATON ITER 0: awl - 17.6446
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.488/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000179371/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 53/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19024/18777
[I] [eplacer] Timing update 5 (standalone) reports: (wns -1.09482 ns, tns -8.62334 ns)
[I] [eplacer] 		 optimizable: (wns -1.09482 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 1: awl - 17.4979
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.488/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.00015812/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 51/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19024/18777
[I] [eplacer] Timing update 6 (standalone) reports: (wns -1.09482 ns, tns -8.57325 ns)
[I] [eplacer] 		 optimizable: (wns -1.09482 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 2: awl - 17.4622
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.395/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.00013414/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 49/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19024/18777
[I] [eplacer] Timing update 7 (standalone) reports: (wns -1.09482 ns, tns -8.50922 ns)
[I] [eplacer] 		 optimizable: (wns -1.09482 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 3: awl - 17.4403
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.395/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000130358/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 50/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19024/18777
[I] [eplacer] Timing update 8 (standalone) reports: (wns -1.09482 ns, tns -8.4662 ns)
[I] [eplacer] 		 optimizable: (wns -1.09482 ns)
[I] [eplacer] AFTER OPTIMIZATON ITER 4: awl - 17.4048
[I] [eplacer]   MAX DENSITY (size/packing): ecell = 1.302/1.000 edff = 0.000/0.000
[I] [eplacer]   AVERAGE OVERFLOWS (size/packing): ecell = 0.000121228/0 edff = 0/0
[I] [eplacer]   NUMBER OF REGIONS WITH OVERFLOW: (size/packing): ecell = 50/0 edff = 0/0
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] AWL on RDB - 19024/18777
[I] [eplacer] Spread nodes continuously (with assignment)...
[I] [eplacer] BEFORE ASSIGNMENT (with fixed cell real positions): awl - 17.4048
[I] [eplacer] Number of assignment iterations - 10
[I] [eplacer] ALPHA = 0
[I] [eplacer] AFTER CHAOS: awl - 15.8489
[I] [eplacer] Quadrisector set to QUADRISECTOR_HIER
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.6674
[I] [eplacer] ALPHA = 0.1
[I] [eplacer] AFTER CHAOS: awl - 16.2267
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.2378
[I] [eplacer] ALPHA = 0.2
[I] [eplacer] AFTER CHAOS: awl - 16.4267
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.0866
[I] [eplacer] ALPHA = 0.3
[I] [eplacer] AFTER CHAOS: awl - 16.6324
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 22.0051
[I] [eplacer] ALPHA = 0.4
[I] [eplacer] AFTER CHAOS: awl - 16.865
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.8726
[I] [eplacer] ALPHA = 0.5
[I] [eplacer] AFTER CHAOS: awl - 17.1529
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.7345
[I] [eplacer] ALPHA = 0.6
[I] [eplacer] AFTER CHAOS: awl - 17.4968
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.5516
[I] [eplacer] ALPHA = 0.7
[I] [eplacer] AFTER CHAOS: awl - 17.9109
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.4393
[I] [eplacer] ALPHA = 0.8
[I] [eplacer] AFTER CHAOS: awl - 18.5393
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.3551
[I] [eplacer] ALPHA = 0.9
[I] [eplacer] AFTER CHAOS: awl - 19.5696
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.3075
[I] [eplacer] ALPHA = 1
[I] [eplacer] AFTER CHAOS: awl - 21.3075
[I] [eplacer] AFTER ASSIGNMENT/PACKING: awl - 21.3075
[I] [eplacer] Continuous spreading (with assignment) is done.
[I] [eplacer] AFTER SPREADING: awl - 21.3075
[I] [eplacer] Applying placement to RDB...
[I] [eplacer] Adjusting edff placement to be in columns...
[I] [eplacer] Done edff placement adjustement, number of adjusted flops - 0
[I] [eplacer] AWL on RDB - 21544/21307
[I] [eplacer] <00:00:03> POPT optimization is finished
[I] [eplacer] ================================================================================
[I] [eplacer] Program Timing Report 
[I] [eplacer] POPT initialization                  took      1 sec and  25 percent of watches live time
[I] [eplacer] POPT optimization (fine grid)        took      2 sec and  50 percent of watches live time
[I] [eplacer] POPT optimization (full grid)        took      1 sec and  25 percent of watches live time
[I] [eplacer] Watcher Live Time                    took      4 sec and 100 percent of watches live time
[I] [eplacer] ================================================================================
[I] [eplacer] Set timing to accurate mode 
[I] [eplacer] Wall time: Fri Mar 15 16:03:22 2019 1552655002
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 21.544642 um === (h: 9.198767, v: 12.345874) 
[I] [eplacer] POPT_DP1_RUNTIME 5 seconds
[I] [eplacer] Legalizing register locations
[I] [eplacer] Wall time: Fri Mar 15 16:03:22 2019 1552655002
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Unfixing cells having property IP_stage = legalize_registers: unfixed 0, originally not fixed = 0
[I] [eplacer] Saving snapshot ../snapshots/ar/legalize_registers/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/legalize_registers/dn_clone_guide.tcl
[I] [eplacer] Saving sdc file ar.legalize_registers.sdc
[I] [eplacer] Wall time: Fri Mar 15 16:03:22 2019 1552655002
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Worst Slack:   37.17 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       8769, reg =          0, log =       8769
[I] [eplacer]   Less  37.27: reg+log =   3.295701, reg =       -nan, log =   3.295701
[I] [eplacer]   Less  37.37: reg+log =  10.548523, reg =       -nan, log =  10.548523
[I] [eplacer]   Less  37.47: reg+log =  18.303112, reg =       -nan, log =  18.303112
[I] [eplacer]   Less  37.57: reg+log =  26.798952, reg =       -nan, log =  26.798952
[I] [eplacer]   Less  37.67: reg+log =  34.154408, reg =       -nan, log =  34.154408
[I] [eplacer]   Less  37.77: reg+log =  43.060783, reg =       -nan, log =  43.060783
[I] [eplacer]   Less  37.87: reg+log =  52.218044, reg =       -nan, log =  52.218044
[I] [eplacer]   Less  37.97: reg+log =  61.215645, reg =       -nan, log =  61.215645
[I] [eplacer]   Less  38.07: reg+log =  68.160561, reg =       -nan, log =  68.160561
[I] [eplacer]   Less  38.17: reg+log =  73.189644, reg =       -nan, log =  73.189644
[I] [eplacer]   Less  38.27: reg+log =  77.454666, reg =       -nan, log =  77.454666
[I] [eplacer]   Less  38.37: reg+log =  80.465279, reg =       -nan, log =  80.465279
[I] [eplacer]   Less  38.47: reg+log =  83.920631, reg =       -nan, log =  83.920631
[I] [eplacer]   Less  38.57: reg+log =  87.558441, reg =       -nan, log =  87.558441
[I] [eplacer]   Less  38.67: reg+log =  90.158508, reg =       -nan, log =  90.158508
[I] [eplacer]   Less  38.77: reg+log =  92.473488, reg =       -nan, log =  92.473488
[I] [eplacer]   Less  38.87: reg+log =  94.685822, reg =       -nan, log =  94.685822
[I] [eplacer]   Less  38.97: reg+log =  96.544647, reg =       -nan, log =  96.544647
[I] [eplacer]   Less  39.07: reg+log =  97.924507, reg =       -nan, log =  97.924507
[I] [eplacer]   Less  39.17: reg+log =  98.734177, reg =       -nan, log =  98.734177
[I] [eplacer]   Less  39.27: reg+log =  99.133316, reg =       -nan, log =  99.133316
[I] [eplacer]   Less  39.37: reg+log =  99.532440, reg =       -nan, log =  99.532440
[I] [eplacer]   Less  39.47: reg+log =  99.714905, reg =       -nan, log =  99.714905
[I] [eplacer]   Less  39.57: reg+log =  99.874557, reg =       -nan, log =  99.874557
[I] [eplacer]   Less  39.67: reg+log =  99.954384, reg =       -nan, log =  99.954384
[I] [eplacer]   Less  39.77: reg+log =  99.965790, reg =       -nan, log =  99.965790
[I] [eplacer] ******************************
[I] [eplacer] Wall time: Fri Mar 15 16:03:23 2019 1552655003
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 16:03:23 2019 1552655003
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Updating clock regions on planes
[I] [eplacer] Wall time: Fri Mar 15 16:03:23 2019 1552655003
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] N3XS clock insertion
[I] [eplacer] Temporary removed property don't touch of 152 nets
[I] [eplacer] Restored property don't touch of 152 nets
[I] [eplacer] CLOCK_INSERTION_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 16:03:23 2019 1552655003
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Temporary removed property don't touch of 152 nets
[I] [eplacer] Starting stamping clk tree into netlist
[I] [eplacer] Device core size (in units of supermotifs) is (8,9), 60 planes, left HSF is present, right HSF is present
[I] [eplacer] Routing entry paths
[I] [eplacer] Nodes: 16200, edges: 59400, nets: 0, balancing groups: 0
[I] [eplacer]  numIn 5400
[I] [eplacer] 
	Iteration: 0
[I] [eplacer] Iteration: 0 Number of overflowed edges 0
[I] [eplacer] Iteration: 0 Number of overflowed nodes 0
[I] [eplacer] Iteration: 0 Routed Nets 0 Not Routed Nets 0
[I] [eplacer]  Total length 0
[I] [eplacer]  Total short edge 0 
[I] [eplacer] rerouteForTargetLength: Number of overflowed edges 0
[I] [eplacer] rerouteForTargetLength: Number of overflowed nodes 0
[I] [eplacer]  Final number of overflowed edges 0
[I] [eplacer]  Final number of unrouted nets 0
[I] [eplacer] Stamping entry paths
[I] [eplacer] Inserting decoupling chains to MGIO-fed clock forest
[I] [eplacer] Configuring clock polarities at leaves
[I] [eplacer] Stamping TEST clock
[I] [eplacer] Stamping EDT clock
[I] [eplacer] Restored property don't touch of 152 nets
[I] [eplacer] N3XS clock insertion Part 2
[I] [eplacer] Temporary removed property don't touch of 470 nets
[I] [eplacer] Cloning of the peripheral clock sources
[I] [eplacer] Cloning of the estrbmuxes
[I] [eplacer] Restored property don't touch of 470 nets
[I] [eplacer] CLOCK_STAMPER_RUNTIME 0 seconds
[I] [eplacer] Wall time: Fri Mar 15 16:03:23 2019 1552655003
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] === Average wire length: 36.629507 um === (h: 12.523175, v: 24.106332) 
[I] [eplacer] Wall time: Fri Mar 15 16:03:23 2019 1552655003
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Wall time: Fri Mar 15 16:03:23 2019 1552655003
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Saving sdc file ar.before_periph_clock_balance.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/before_periph_clock_balance/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/before_periph_clock_balance/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 16:03:23 2019 1552655003
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] High speed clock balancing session "eplacer_main" is started
[I] [eplacer]   Preparing the high speed fabric regions
[I] [eplacer]     Left high speed fabric region
[I] [eplacer]     Right high speed fabric region
[I] [eplacer]   Balancing high speed fabric nets
[I] [eplacer]     Nothing to balance
[I] [eplacer] High speed clock balancing session "eplacer_main" is finished
[I] [eplacer] Wall time: Fri Mar 15 16:03:24 2019 1552655004
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] HS_BALANCING_RUNTIME 1 seconds
[I] [eplacer] Pruning clock forest
[I] [eplacer] 	Initial number of eclkinvs: 0, removed: 0, ratio: -nan%
[I] [eplacer] Wall time: Fri Mar 15 16:03:24 2019 1552655004
[I] [eplacer] Memory used: 1.24 Gb
[I] [eplacer] Assigning global buffers on tracks.
[I] [eplacer]   Loading smotif fast track positions file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/smotif_fast_track.txt
[I] [eplacer]   Initializing global router: step (12 96), top net step (1 1), big threshold=800.0, iters=1, node grid (8 9).
[I] [eplacer]   Number of nets 0 
[I] [eplacer]   Max congestion 0.00
[I] [eplacer]   0 nets will be assigned
[I] [eplacer]   Assigned vertical tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Assigned horizontal tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Inserted 0 buffers for 0 top nets
[I] [eplacer] global_buffers = 0
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=3, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Target capacity 400, clock nets target capacity 120, pin capacity 30
[I] [eplacer] Number of nets 0 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Started clock buffering.
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.000000
[I] [eplacer] 
[I] [eplacer] Top nets 0.
[I] [eplacer] Buffered 0 clock nets, inserted 0 buffers, inverted 0 drivers
[I] [eplacer] local_buffers = 0
[I] [eplacer] Wall time: Fri Mar 15 16:03:24 2019 1552655004
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] CLOCK_BUFFERING_RUNTIME 0 seconds
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 16:03:24 2019 1552655004
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 36.629002 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 9 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 75 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 654
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 654
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 39
[I] [eplacer]     Used hecells 2008, 1.14%
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 12
[I] [eplacer]     Used hecells 2097
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 6
[I] [eplacer]     Displacement max = 10.30 um, avg = 0.13 um
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 0 efa LUTs to hecell LUTs
[I] [eplacer]   Packing is legal for 2173 instances
[I] [eplacer] Average wire length: 37.960003 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 16:03:25 2019 1552655005
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] PACKING_DP1_RUNTIME 1 seconds
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Worst Slack:   37.11 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       8769, reg =          0, log =       8769
[I] [eplacer]   Less  37.21: reg+log =   3.010606, reg =       -nan, log =   3.010606
[I] [eplacer]   Less  37.31: reg+log =  10.149390, reg =       -nan, log =  10.149390
[I] [eplacer]   Less  37.41: reg+log =  17.242558, reg =       -nan, log =  17.242558
[I] [eplacer]   Less  37.51: reg+log =  25.362072, reg =       -nan, log =  25.362072
[I] [eplacer]   Less  37.61: reg+log =  32.489452, reg =       -nan, log =  32.489452
[I] [eplacer]   Less  37.71: reg+log =  40.392292, reg =       -nan, log =  40.392292
[I] [eplacer]   Less  37.81: reg+log =  50.142551, reg =       -nan, log =  50.142551
[I] [eplacer]   Less  37.91: reg+log =  59.048920, reg =       -nan, log =  59.048920
[I] [eplacer]   Less  38.01: reg+log =  66.050865, reg =       -nan, log =  66.050865
[I] [eplacer]   Less  38.11: reg+log =  71.843994, reg =       -nan, log =  71.843994
[I] [eplacer]   Less  38.21: reg+log =  76.166039, reg =       -nan, log =  76.166039
[I] [eplacer]   Less  38.31: reg+log =  79.746834, reg =       -nan, log =  79.746834
[I] [eplacer]   Less  38.41: reg+log =  82.974113, reg =       -nan, log =  82.974113
[I] [eplacer]   Less  38.51: reg+log =  86.475082, reg =       -nan, log =  86.475082
[I] [eplacer]   Less  38.61: reg+log =  89.063744, reg =       -nan, log =  89.063744
[I] [eplacer]   Less  38.71: reg+log =  91.595390, reg =       -nan, log =  91.595390
[I] [eplacer]   Less  38.81: reg+log =  93.841949, reg =       -nan, log =  93.841949
[I] [eplacer]   Less  38.91: reg+log =  95.940247, reg =       -nan, log =  95.940247
[I] [eplacer]   Less  39.01: reg+log =  97.548180, reg =       -nan, log =  97.548180
[I] [eplacer]   Less  39.11: reg+log =  98.517509, reg =       -nan, log =  98.517509
[I] [eplacer]   Less  39.21: reg+log =  99.064888, reg =       -nan, log =  99.064888
[I] [eplacer]   Less  39.31: reg+log =  99.418411, reg =       -nan, log =  99.418411
[I] [eplacer]   Less  39.41: reg+log =  99.612274, reg =       -nan, log =  99.612274
[I] [eplacer]   Less  39.51: reg+log =  99.840347, reg =       -nan, log =  99.840347
[I] [eplacer]   Less  39.61: reg+log =  99.885963, reg =       -nan, log =  99.885963
[I] [eplacer]   Less  39.71: reg+log =  99.965790, reg =       -nan, log =  99.965790
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_part_1_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_1_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_1_all_violators_verbose.rpt
[I] [eplacer] Wall time: Fri Mar 15 16:03:26 2019 1552655006
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] === Average wire length (detail 1): 37.960212 um === (h: 13.798663, v: 24.161549) 
[I] [eplacer] === Total wire length (detail 1): 114867.600456 um, signal net count 3026 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_part_1_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 14.47um, y = 20.89um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       22   0.2% 100.0%       15   0.1% 100.0%       14   0.1% 100.0%
[I] [eplacer]   20    10417  99.8%  99.8%    10425  99.9%  99.9%    10426  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 16:03:26 2019 1552655006
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Saving sdc file ar.eplacer_detail_part_1.sdc
[I] [eplacer] Saving verilog file ar.detail_placer_1.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement_part_1/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement_part_1/dn_clone_guide.tcl
[I] [eplacer] Wall time: Fri Mar 15 16:03:26 2019 1552655006
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Dumping defparams to ar.eplacer_detail_part_1.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 16:03:26 2019 1552655006
[I] [eplacer] Memory used: 1.29 Gb
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------
	      algo name        |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------
	 Total Live Time       |  30.3      |  100         |  38.5       |  1.8     
	Assign global buffers  |  0.1       |  0.4         |  0.3        |  0       
	Close design           |  0.5       |  1.9         |  0.4        |  0.1     
	Legalize Clocks        |  0.2       |  0.8         |  0          |  0       
	Legalize Registers     |  0.1       |  0.3         |  0.1        |  0       
	POPT                   |  5         |  16.4        |  12         |  0.7     
	Packing                |  1.4       |  4.6         |  3          |  0       
	Placement reinit       |  0.5       |  1.8         |  0.5        |  0       
	RDB load               |  12.5      |  41.4        |  12.2       |  0.4     
	RDB save               |  0.4       |  1.6         |  0.6        |  0.1     
	Report slacks          |  0.4       |  1.3         |  0.8        |  0       
	Spread Cells           |  4.2       |  14          |  3.8        |  0       
	Start hsi session      |  0.4       |  1.5         |  0.4        |  0       
	Timing fast mode       |  0.3       |  1.2         |  0.3        |  0       
	load design            |  13.2      |  43.7        |  12.9       |  0.4     
	----------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 16:03:26 2019 1552655006
[I] [eplacer] Memory used: 1.29 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:38
[I] [eplacer]  System time:   0:00:01
[I] [eplacer]   Total time:   0:00:39
[I] [eplacer] Elapsed time:   0:00:40
[I] [eplacer] eplacer finished at Fri Mar 15 16:03:26 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Clock Legalization/Optimization) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Pre-buffering Resynthesis)
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 16:03:27 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/prebuf_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/prebuf_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] Detected changes in option list. Raising events.
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/detail_placement_part_1/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 151
[I] [ephysresynthesis]   Instances = 3060
[I] [ephysresynthesis]   Nets = 3783
[I] [ephysresynthesis]   Intrinsic nets = 241, don't touch nets = 470
[I] [ephysresynthesis]   Properties/values = 50/5634
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_detail_part_1.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] <00:00:14> Running DFT insertion (N3XS version)
[I] [ephysresynthesis] Initializing modules from library (n3xs version)...
[I] [ephysresynthesis] local clock nor : NR2X2CRRVTZ
[I] [ephysresynthesis] local clock and : AND3X2CRRVTIZ
[I] [ephysresynthesis] local clock andor : AO31X2CRRVTIZ
[I] [ephysresynthesis] clkgate mux : MUX21X2CRRVTIY
[I] [ephysresynthesis] and cell : AND2X1X2CRRVTIZ
[I] [ephysresynthesis] or cell : OR2X1X2CRRVTIZ
[I] [ephysresynthesis] nand cell : ND2X2CRRVTZ
[I] [ephysresynthesis] inv cell : INVX2CRRVTZ
[I] [ephysresynthesis] observation flop : edff
[I] [ephysresynthesis] reset disabling flop : edff
[I] [ephysresynthesis] capture enabling flop : edff
[I] [ephysresynthesis] pos clkgenloc as gate : eclkgenloc_dis1
[I] [ephysresynthesis] neg clkgenloc as gate : eclkgenloc_dis0
[I] [ephysresynthesis] occ clock inv : eclkinv_on
[I] [ephysresynthesis] occ clock inv (ver B) : eclkinv1b_on
[I] [ephysresynthesis] clk bbuf (as buf) : ebbuf_buf
[I] [ephysresynthesis] clk bbuf (as inv) : ebbuf_inv
[I] [ephysresynthesis] logical rtap : edff_rtap
[I] [ephysresynthesis] <00:00:00> Building DFF map...
[I] [ephysresynthesis] Total number of core dffs: 0
[I] [ephysresynthesis] Total number of emotifs with clocks enabled: 0
[I] [ephysresynthesis] Total number of dff sites for DFT: horizontal - 77040, vertical - 0
[I] [ephysresynthesis] Number of rtaps in the netlist: 0
[I] [ephysresynthesis] Bram placement map device info: (1066289, 128240), (209532, 321000)
[I] [ephysresynthesis] <00:00:00> Building BRAM place map...
[I] [ephysresynthesis] Total number of brams: 0
[I] [ephysresynthesis] <00:00:00> BRAM place map build finished.
[I] [ephysresynthesis] <00:00:00> Extracting clkinv/clkgenloc/clkmux placement info from device...
[I] [ephysresynthesis] <00:00:00> Done clkinv/clkgenloc/clkmux extraction. Number of invs: 234, Number of genlocs: 0, number of clkmuxes: 0
[I] [ephysresynthesis] Number of test clock sources in the netlist: 144
[I] [ephysresynthesis] Loading data from hier device...
[I] [ephysresynthesis] MGIO: Q0N M16GP_GF28HPP_04_GF M16GP_GF28HPP_04_GF 61
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne2 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne2 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO DFT: DFTR/tmgdf3 mgio_dft mgio_dft 0
[I] [ephysresynthesis] MGIO DFT: DFTR/bmgdf3 mgio_dft mgio_dft 0
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne5 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne5 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/tmgne6 mgio_ne mgio_ne 0
[I] [ephysresynthesis] MGIO NE: DFTR/bmgne6 mgio_ne mgio_ne 0
[I] [ephysresynthesis] Number of MGIO-related sites loaded from device:
[I] [ephysresynthesis] MGIO: 1
[I] [ephysresynthesis] MGIO NE: 6
[I] [ephysresynthesis] MGIO DFT: 2
[I] [ephysresynthesis] Number of MGIO-related instances loaded from device:
[I] [ephysresynthesis] MGIO: 1
[I] [ephysresynthesis] MGIO NE: 0
[I] [ephysresynthesis] MGIO DFT: 0
[I] [ephysresynthesis] Default MGIO module: M16GP_GF28HPP_04_GF
[I] [ephysresynthesis] <00:00:00> Processing clocks...
[I] [ephysresynthesis] Total number of clock domains is 0
[I] [ephysresynthesis] Analyzing eiomotif local domains...
[I] [ephysresynthesis] Total number of input cone dff paths is 0
[I] [ephysresynthesis] Intercepting input paths of eiomotif local domains...
[I] [ephysresynthesis] <00:00:01> Processing sets/resets...
[I] [ephysresynthesis] Total number of reset domains is 0
[I] [ephysresynthesis] Total number of set domains is 0
[I] [ephysresynthesis] <00:00:00> Processing tied-off sets
[I] [ephysresynthesis] <00:00:00> Done tied-off sets interception, total 0 interception points added for 0 receivers
[I] [ephysresynthesis] <00:00:00> Processing tied-off resets
[I] [ephysresynthesis] <00:00:00> Done tied-off resets interception, total 0 interception points added for 0 receivers
[I] [ephysresynthesis] <00:00:00> Processing net forcing pins (region-based version)...
[I] [ephysresynthesis] Grid parameters: multiplier - 3, regions sizes - 744435 x 324060
[I] [ephysresynthesis] <00:00:00> Processing dcdls...
[I] [ephysresynthesis] Total number of dff enable domains, controlling DCDLs, is 0
[I] [ephysresynthesis] Total number of undriven dff enables, controlling DCDLs, is 0
[I] [ephysresynthesis] <00:00:00> Processing dff enables...
[I] [ephysresynthesis] Total number of enable domains is 0
[I] [ephysresynthesis] <00:00:00> Processing clocks requiring OCC insertion...
[I] [ephysresynthesis] Total number of OCC clock domains is 0
[I] [ephysresynthesis] <00:00:00> Done.
[I] [ephysresynthesis] <00:00:00> Processing bram/regfile pulse pins...
[I] [ephysresynthesis] <00:00:00> Done. Number of intercepted pulse pins: 0
[I] [ephysresynthesis] <00:00:00> Processing MGIO connections...
[I] [ephysresynthesis] NE/DFT sites related to mgio site Q0N:
[I] [ephysresynthesis] NE: DFTR/tmgne2
[I] [ephysresynthesis] NE: DFTR/tmgne5
[I] [ephysresynthesis] NE: DFTR/tmgne6
[I] [ephysresynthesis] DFT: DFTR/tmgdf3
[I] [ephysresynthesis] Making connection for item 'RXTERMEN NE/0/O_NE_CNTL[6] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'RCALIN[4] NE/0/O_NE_CNTL[8] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[3] NE/0/O_NE_CNTL[9] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[2] NE/0/O_NE_CNTL[10] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[1] NE/0/O_NE_CNTL[11] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'RCALIN[0] NE/0/O_NE_CNTL[12] NE/0/O_NE_CNTL[7]'
[I] [ephysresynthesis] Making connection for item 'TXRESET0 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET1 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET2 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'TXRESET3 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET0 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET1 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET2 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'RXRESET3 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET0 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET1 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET2 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'LANERESET3 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'REFCLKTERMEN NE/1/O_NE_CNTL[0] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'FASTRESTOREEN NE/1/O_NE_CNTL[2] NE/1/O_NE_CNTL[1]'
[I] [ephysresynthesis] Making connection for item 'PLLEN NE/1/O_NE_CNTL[3] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'SBRESET NE/1/O_NE_CNTL[5] NE/1/O_NE_CNTL[4]'
[I] [ephysresynthesis] Making connection for item 'REGWREQ NE/1/O_NE_CNTL[6] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'REGRREQ NE/1/O_NE_CNTL[7] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'REGRSTN NE/1/O_NE_CNTL[9] NE/1/O_NE_CNTL[8]'
[I] [ephysresynthesis] Making connection for item 'ENL NE/1/O_NE_CNTL[10] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'ENR NE/1/O_NE_CNTL[11] DFT/0/O_NE_CONTROL'
[I] [ephysresynthesis] Making connection for item 'AREFENABLE NE/1/O_NE_CNTL[13] NE/1/O_NE_CNTL[14]'
[I] [ephysresynthesis] Making connection for item 'IDDQ NE/1/O_NE_CNTL[15] NE/1/O_NE_CNTL[14]'
[I] [ephysresynthesis]   Do not connect mgio pin Q0N_unused/IDDQ - mgio is unused
[I] [ephysresynthesis] Fixing connection buses for verilog output...
[I] [ephysresynthesis] Done.
[I] [ephysresynthesis] Reporting DFT MGIO connections to ../reports/dft/ar.mgio_ne_conn
[I] [ephysresynthesis] <00:00:00> Done MGIO connections interception.
[I] [ephysresynthesis] Intercepting MGIO reg clk clocks...
[I] [ephysresynthesis] Intercepting pin Q0N_unused/REGCLK
[I] [ephysresynthesis] Pin Q0N_unused/REGCLK is unconnected (or tied-off), use special interception for it
[I] [ephysresynthesis] Done MGIO reg clk clocks interception
[I] [ephysresynthesis] Intercepting mgio_dft enable pins...
[I] [ephysresynthesis] Intercepting pin DFTR/tmgdf3/I_TCKCLK_EN
[I] [ephysresynthesis] Intercepting pin DFTR/tmgdf3/I_SCANREFCLK_EN
[I] [ephysresynthesis] Done mgio_dft enable pins interception.
[I] [ephysresynthesis] Intercepting bram/rf LOCK pins...
[I] [ephysresynthesis] Done bram/rf LOCK pins interception. Number of intercepted pin: 0
[I] [ephysresynthesis] Performing eclkgatediv_inv replacement...
[I] [ephysresynthesis] Found 0 eclkgatediv_inv instances to replace
[I] [ephysresynthesis] Done eclkgatediv_inv replacement.
[I] [ephysresynthesis] Connecting controls of clkmuxes intercepting TXSYSCLK clock...
[I] [ephysresynthesis] Clkmuxes controls connections done.
[I] [ephysresynthesis] Performing control dff insertion for bram2bram interception muxes...
[I] [ephysresynthesis] Extracted control dff grid params: start (1071055, 142270), step (753401, 347070)
[I] [ephysresynthesis] Done control dff insertion for bram2bram paths, number of inserted dffs: 0
[I] [ephysresynthesis] Connecting resets of bram control flops to test signals...
[I] [ephysresynthesis] Done bram2bram reset pins connections, number of connected pins: 0
[I] [ephysresynthesis] Processing corner block outputs requiring interception...
[I] [ephysresynthesis] Done corner block outputs interception
[I] [ephysresynthesis] Dumping inserted dffs report in file "../reports/dft/ar.inserted_dffs"
[I] [ephysresynthesis] Dumping inserted DFTs report in file "../reports/dft/ar.inserted_dfts"
[I] [ephysresynthesis] Dumping non-intercepted receivers report in file "../reports/dft/ar.non_intercepted"
[I] [ephysresynthesis] Total number of DFT insertion points: 0, number of min possible DFT insertion points (without taking into account the signal inversion): 0
[I] [ephysresynthesis] Fixing bram connection buses for verilog output...
[I] [ephysresynthesis] Done.
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./TmpConstraints_1.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] <00:00:00> DFT insertion done
[I] [ephysresynthesis] Saving verilog file ar.dft_insertion.v
[I] [ephysresynthesis] Loading SDC constraints file ./TmpConstraints_2.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Net number = 0. Nets:
[I] [ephysresynthesis] Starting optimization of 0 nets using buffer BUF12CRRVTIZ and inverter INVX2CRRVTZ
[I] [ephysresynthesis] Finishing optimization: 0 of 0 nets are not optimized
[I] [ephysresynthesis] Not optimized = 0: 
[I] [ephysresynthesis]   Total optimized net sqr fanout = 0.0, double total net fanout = 18508.0
[I] [ephysresynthesis] Memory used: 1.25 Gb
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Setting keep legalization mode: logical = false, register = true 
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving timing report to WPO_before_detail.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_detail.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_detail.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       8891, reg =         10, log =       8881
[I] [ephysresynthesis]   Less  37.21: reg+log =   2.969295, reg =   0.000000, log =   2.972638
[I] [ephysresynthesis]   Less  37.31: reg+log =  10.010122, reg =   0.000000, log =  10.021394
[I] [ephysresynthesis]   Less  37.41: reg+log =  17.005960, reg =   0.000000, log =  17.025110
[I] [ephysresynthesis]   Less  37.51: reg+log =  25.014057, reg =   0.000000, log =  25.042225
[I] [ephysresynthesis]   Less  37.61: reg+log =  32.043640, reg =   0.000000, log =  32.079720
[I] [ephysresynthesis]   Less  37.71: reg+log =  39.838039, reg =   0.000000, log =  39.882896
[I] [ephysresynthesis]   Less  37.81: reg+log =  49.454506, reg =   0.000000, log =  49.510189
[I] [ephysresynthesis]   Less  37.91: reg+log =  58.238667, reg =   0.000000, log =  58.304245
[I] [ephysresynthesis]   Less  38.01: reg+log =  65.144524, reg =   0.000000, log =  65.217880
[I] [ephysresynthesis]   Less  38.11: reg+log =  70.858170, reg =   0.000000, log =  70.937958
[I] [ephysresynthesis]   Less  38.21: reg+log =  75.120911, reg =   0.000000, log =  75.205490
[I] [ephysresynthesis]   Less  38.31: reg+log =  78.652573, reg =   0.000000, log =  78.741135
[I] [ephysresynthesis]   Less  38.41: reg+log =  81.835564, reg =   0.000000, log =  81.927711
[I] [ephysresynthesis]   Less  38.51: reg+log =  85.288498, reg =   0.000000, log =  85.384529
[I] [ephysresynthesis]   Less  38.61: reg+log =  87.841637, reg =   0.000000, log =  87.940552
[I] [ephysresynthesis]   Less  38.71: reg+log =  90.338547, reg =   0.000000, log =  90.440269
[I] [ephysresynthesis]   Less  38.81: reg+log =  92.554268, reg =   0.000000, log =  92.658485
[I] [ephysresynthesis]   Less  38.91: reg+log =  94.623772, reg =   0.000000, log =  94.730324
[I] [ephysresynthesis]   Less  39.01: reg+log =  96.209648, reg =   0.000000, log =  96.317986
[I] [ephysresynthesis]   Less  39.11: reg+log =  97.165672, reg =   0.000000, log =  97.275085
[I] [ephysresynthesis]   Less  39.21: reg+log =  97.705544, reg =   0.000000, log =  97.815559
[I] [ephysresynthesis]   Less  39.31: reg+log =  98.054214, reg =   0.000000, log =  98.164627
[I] [ephysresynthesis]   Less  39.41: reg+log =  98.245415, reg =   0.000000, log =  98.356041
[I] [ephysresynthesis]   Less  39.51: reg+log =  98.470367, reg =   0.000000, log =  98.581245
[I] [ephysresynthesis]   Less  39.61: reg+log =  98.515350, reg =   0.000000, log =  98.626282
[I] [ephysresynthesis]   Less  39.71: reg+log =  98.594078, reg =   0.000000, log =  98.705101
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2816 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 20.39um, y = 20.73um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   45        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        5   0.0% 100.0%        3   0.0% 100.0%        2   0.0% 100.0%
[I] [ephysresynthesis]   25       14   0.1%  99.9%       14   0.1% 100.0%       11   0.1% 100.0%
[I] [ephysresynthesis]   20       26   0.2%  99.8%       29   0.3%  99.8%       29   0.3%  99.9%
[I] [ephysresynthesis]   15       32   0.3%  99.5%       34   0.3%  99.6%       35   0.3%  99.6%
[I] [ephysresynthesis]   10       44   0.4%  99.2%       41   0.4%  99.2%       45   0.4%  99.3%
[I] [ephysresynthesis]    5    10314  98.8%  98.8%    10319  98.8%  98.8%    10318  98.8%  98.8%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 16524 (end points = 37), net adges = 6953, instance edges = 14452
[I] [ephysresynthesis] Initializing own timing graph: tags = 468 (used = 12), vertex events = 22252, vertex event edges = 79636 (unique = 79636, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 2232, SODs = 74 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 37.1077 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 42.638 um, total = 164667.956 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.70 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving timing report to WPO_after_detail.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_detail.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_detail.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       8891, reg =         10, log =       8881
[I] [ephysresynthesis]   Less  37.21: reg+log =   2.969295, reg =   0.000000, log =   2.972638
[I] [ephysresynthesis]   Less  37.31: reg+log =  10.010122, reg =   0.000000, log =  10.021394
[I] [ephysresynthesis]   Less  37.41: reg+log =  17.005960, reg =   0.000000, log =  17.025110
[I] [ephysresynthesis]   Less  37.51: reg+log =  25.014057, reg =   0.000000, log =  25.042225
[I] [ephysresynthesis]   Less  37.61: reg+log =  32.043640, reg =   0.000000, log =  32.079720
[I] [ephysresynthesis]   Less  37.71: reg+log =  39.838039, reg =   0.000000, log =  39.882896
[I] [ephysresynthesis]   Less  37.81: reg+log =  49.454506, reg =   0.000000, log =  49.510189
[I] [ephysresynthesis]   Less  37.91: reg+log =  58.238667, reg =   0.000000, log =  58.304245
[I] [ephysresynthesis]   Less  38.01: reg+log =  65.144524, reg =   0.000000, log =  65.217880
[I] [ephysresynthesis]   Less  38.11: reg+log =  70.858170, reg =   0.000000, log =  70.937958
[I] [ephysresynthesis]   Less  38.21: reg+log =  75.120911, reg =   0.000000, log =  75.205490
[I] [ephysresynthesis]   Less  38.31: reg+log =  78.652573, reg =   0.000000, log =  78.741135
[I] [ephysresynthesis]   Less  38.41: reg+log =  81.835564, reg =   0.000000, log =  81.927711
[I] [ephysresynthesis]   Less  38.51: reg+log =  85.288498, reg =   0.000000, log =  85.384529
[I] [ephysresynthesis]   Less  38.61: reg+log =  87.841637, reg =   0.000000, log =  87.940552
[I] [ephysresynthesis]   Less  38.71: reg+log =  90.338547, reg =   0.000000, log =  90.440269
[I] [ephysresynthesis]   Less  38.81: reg+log =  92.554268, reg =   0.000000, log =  92.658485
[I] [ephysresynthesis]   Less  38.91: reg+log =  94.623772, reg =   0.000000, log =  94.730324
[I] [ephysresynthesis]   Less  39.01: reg+log =  96.209648, reg =   0.000000, log =  96.317986
[I] [ephysresynthesis]   Less  39.11: reg+log =  97.165672, reg =   0.000000, log =  97.275085
[I] [ephysresynthesis]   Less  39.21: reg+log =  97.705544, reg =   0.000000, log =  97.815559
[I] [ephysresynthesis]   Less  39.31: reg+log =  98.054214, reg =   0.000000, log =  98.164627
[I] [ephysresynthesis]   Less  39.41: reg+log =  98.245415, reg =   0.000000, log =  98.356041
[I] [ephysresynthesis]   Less  39.51: reg+log =  98.470367, reg =   0.000000, log =  98.581245
[I] [ephysresynthesis]   Less  39.61: reg+log =  98.515350, reg =   0.000000, log =  98.626282
[I] [ephysresynthesis]   Less  39.71: reg+log =  98.594078, reg =   0.000000, log =  98.705101
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2816 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 20.39um, y = 20.73um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   45        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        5   0.0% 100.0%        3   0.0% 100.0%        2   0.0% 100.0%
[I] [ephysresynthesis]   25       14   0.1%  99.9%       14   0.1% 100.0%       11   0.1% 100.0%
[I] [ephysresynthesis]   20       26   0.2%  99.8%       29   0.3%  99.8%       29   0.3%  99.9%
[I] [ephysresynthesis]   15       32   0.3%  99.5%       34   0.3%  99.6%       35   0.3%  99.6%
[I] [ephysresynthesis]   10       44   0.4%  99.2%       41   0.4%  99.2%       45   0.4%  99.3%
[I] [ephysresynthesis]    5    10314  98.8%  98.8%    10319  98.8%  98.8%    10318  98.8%  98.8%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 2816 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 20.39um, y = 20.73um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40       24   0.2% 100.0%       17   0.2% 100.0%       13   0.1% 100.0%
[I] [ephysresynthesis]   20    10416  99.8%  99.8%    10423  99.8%  99.8%    10427  99.9%  99.9%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Restoring keep legalization mode: logical = false, register = false 
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving verilog file ar.prebuf_wpo.v
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/prebuf_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/prebuf_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.prebuf_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.prebuf_resynth.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 16:03:44 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Pre-buffering Resynthesis) finished
[I] Project saved
[C] run -clock_insertion
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Buffering)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:08:27 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_2.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_2.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 1346
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/prebuf_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 151
[I] [eplacer]   Instances = 3060
[I] [eplacer]   Nets = 3783
[I] [eplacer]   Intrinsic nets = 241, don't touch nets = 470
[I] [eplacer]   Properties/values = 50/5634
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.prebuf_resynth.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 16:08:50 2019 1552655330
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 16:08:51 2019 1552655331
[I] [eplacer] Memory used: 0.78 Gb
[I] [eplacer] No custom procedures registered at stage detail_part_2
[I] [eplacer] Temporary removed property don't touch of 470 nets
[I] [eplacer] Unpack negative edge sync flops 
[I] [eplacer] Restored property don't touch of 470 nets
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 37.960003 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 75 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 654
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 654
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 39
[I] [eplacer]     Used hecells 2008, 1.14%
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 12
[I] [eplacer]     Used hecells 2097
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 0
[I] [eplacer]     Displacement max = 0.00 um, avg = 0.00 um
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 0 efa LUTs to hecell LUTs
[I] [eplacer]   Packing is legal for 2173 instances
[I] [eplacer] Average wire length: 37.960003 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 16:08:54 2019 1552655334
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] PACKING_DP2_RUNTIME 1 seconds
[I] [eplacer] Wall time: Fri Mar 15 16:08:54 2019 1552655334
[I] [eplacer] Memory used: 1.08 Gb
[I] [eplacer] Assigning global buffers on tracks.
[I] [eplacer]   Loading smotif fast track positions file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/smotif_fast_track.txt
[I] [eplacer]   Initializing global router: step (12 96), top net step (1 1), big threshold=800.0, iters=1, node grid (8 9).
[I] [eplacer]   Number of nets 0 
[I] [eplacer]   Max congestion 0.00
[I] [eplacer]   0 nets will be assigned
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 14.47um, y = 20.89um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       22   0.2% 100.0%       15   0.1% 100.0%       14   0.1% 100.0%
[I] [eplacer]   20    10417  99.8%  99.8%    10425  99.9%  99.9%    10426  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer]   Assigned vertical tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Assigned horizontal tracks, displacement max 0.00, average 0.00
[I] [eplacer]   Inserted 0 buffers for 0 top nets
[I] [eplacer] global_buffers = 0
[I] [eplacer] === Average wire length: 37.960212 um === (h: 13.798663, v: 24.161549) 
[I] [eplacer] Wall time: Fri Mar 15 16:08:54 2019 1552655334
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Wall time: Fri Mar 15 16:08:54 2019 1552655334
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Prebuffered 9 nets, inserted 21 buffers
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=10, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Target capacity 400, clock nets target capacity 120, pin capacity 30
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Number of nets 2809 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Started quick buffering.
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.065580
[I] [eplacer] Vertical   edges length 1  WL 0.593 :: max congestion 0.30: [0.30]= 3  [0.25]=17  [0.20]=27  [0.15]=32  [0.10]=42  [0.05]=29  
[I] [eplacer] Horizontal edges length 1  WL 0.407 :: max congestion 0.40: [0.40]= 1  [0.35]= 4  [0.30]= 6  [0.25]=12  [0.20]=22  [0.15]=25  [0.10]=24  [0.05]=17  
[I] [eplacer] 
[I] [eplacer] ..10..20..30..40..50..60..70..80..90..100
[I] [eplacer] Top nets 0.
[I] [eplacer] Buffered 138 small nets, inserted 363 buffers, inverted 0 drivers
[I] [eplacer] local_buffers = 363
[I] [eplacer] Wall time: Fri Mar 15 16:08:55 2019 1552655335
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] BUFFERING_RUNTIME 1 seconds
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 35.917000 (um)
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Found 0 fixed LUT cells.
[I] [eplacer]   Initialized 5184 (36 x 144) regions, 75 used.
[I] [eplacer]   Packing into fa sites
[I] [eplacer]     Region capacity 12, max number of hecells in region 12
[I] [eplacer]     Used full adders 654
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell and fa sites
[I] [eplacer]     Region capacity 48, max number of hecells in region 0
[I] [eplacer]     Used hecells 654
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Packing into hecell sites
[I] [eplacer]     Region capacity 42, max number of hecells in region 40
[I] [eplacer]     Used hecells 2055, 1.16%
[I] [eplacer]     After global assignment max/avg displacement 18.96/0.01
[I] [eplacer]     hecells to move max/total 1/1
[I] [eplacer]   Packing into inv sites
[I] [eplacer]     Region capacity 132, max number of hecells in region 32
[I] [eplacer]     Used hecells 2437
[I] [eplacer]     After global assignment max/avg displacement 0.00/0.00
[I] [eplacer]     hecells to move max/total 0/0
[I] [eplacer]   Legalizing hecells in regions
[I] [eplacer]     Max pairs number in region = 9
[I] [eplacer]     Displacement max = 8.00 um, avg = 0.25 um
[I] [eplacer]   Packing is legal for 2557 instances
[I] [eplacer] Average wire length: 36.298000 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] Wall time: Fri Mar 15 16:08:56 2019 1552655336
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Saving sdc file ar.for_rebuffering.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_rebuffering/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_rebuffering/dn_clone_guide.tcl
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Initializing own timing graph: vertexes = 17033 (end points = 37), net adges = 7247, instance edges = 14582
[I] [eplacer] Initializing own timing graph: tags = 468 (used = 12), vertex events = 23648, vertex event edges = 82436 (unique = 82436, data_check = 0, invalid = 0)
[I] [eplacer] Initializing own timing graph: SIDs = 2212, SODs = 74 (+ invalid = 0)
[I] [eplacer] Creating the ecell congestion map
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Creating the ecell lattice
[I] [eplacer]   Determining the ecell states
[I] [eplacer] Detecting equivalent cells
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer] Netlist rebuffering
[I] [eplacer]   Worst Slack   Total Slack     End Points
[I] [eplacer]   36.8316 ns    0.00 ns         0
[I] [eplacer]   Total run time: 0.00 sec
[I] [eplacer] Testing the congestion map
[I] [eplacer] Clearing the congestion map
[I] [eplacer] REBUFFERING_RUNTIME 2 seconds
[I] [eplacer] Worst Slack:   36.83 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       9537, reg =          0, log =       9537
[I] [eplacer]   Less  36.93: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I] [eplacer]   Less  37.03: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I] [eplacer]   Less  37.13: reg+log =   7.486631, reg =       -nan, log =   7.486631
[I] [eplacer]   Less  37.23: reg+log =  11.313830, reg =       -nan, log =  11.313830
[I] [eplacer]   Less  37.33: reg+log =  17.636574, reg =       -nan, log =  17.636574
[I] [eplacer]   Less  37.43: reg+log =  26.255638, reg =       -nan, log =  26.255638
[I] [eplacer]   Less  37.53: reg+log =  36.195869, reg =       -nan, log =  36.195869
[I] [eplacer]   Less  37.63: reg+log =  46.503094, reg =       -nan, log =  46.503094
[I] [eplacer]   Less  37.73: reg+log =  55.426235, reg =       -nan, log =  55.426235
[I] [eplacer]   Less  37.83: reg+log =  63.300831, reg =       -nan, log =  63.300831
[I] [eplacer]   Less  37.93: reg+log =  70.451920, reg =       -nan, log =  70.451920
[I] [eplacer]   Less  38.03: reg+log =  76.030197, reg =       -nan, log =  76.030197
[I] [eplacer]   Less  38.13: reg+log =  79.972740, reg =       -nan, log =  79.972740
[I] [eplacer]   Less  38.23: reg+log =  83.370033, reg =       -nan, log =  83.370033
[I] [eplacer]   Less  38.33: reg+log =  86.400337, reg =       -nan, log =  86.400337
[I] [eplacer]   Less  38.43: reg+log =  89.147530, reg =       -nan, log =  89.147530
[I] [eplacer]   Less  38.53: reg+log =  91.747925, reg =       -nan, log =  91.747925
[I] [eplacer]   Less  38.63: reg+log =  94.023277, reg =       -nan, log =  94.023277
[I] [eplacer]   Less  38.73: reg+log =  95.784836, reg =       -nan, log =  95.784836
[I] [eplacer]   Less  38.83: reg+log =  97.336693, reg =       -nan, log =  97.336693
[I] [eplacer]   Less  38.93: reg+log =  98.322327, reg =       -nan, log =  98.322327
[I] [eplacer]   Less  39.03: reg+log =  98.951454, reg =       -nan, log =  98.951454
[I] [eplacer]   Less  39.13: reg+log =  99.234566, reg =       -nan, log =  99.234566
[I] [eplacer]   Less  39.23: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I] [eplacer]   Less  39.33: reg+log =  99.727379, reg =       -nan, log =  99.727379
[I] [eplacer]   Less  39.43: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I] [eplacer]   Less  39.53: reg+log =  99.884659, reg =       -nan, log =  99.884659
[I] [eplacer]   Less  39.63: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_part_2_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_2_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_part_2_all_violators_verbose.rpt
[I] [eplacer] === Average wire length (detail 2): 36.298107 um === (h: 13.587940, v: 22.710168) 
[I] [eplacer] === Total wire length (detail 2): 123776.545879 um, signal net count 3410 === 
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_part_2_longest_nets.rpt
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.77um, y = 18.56um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       26   0.2% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I] [eplacer]   20    10413  99.7%  99.7%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] Saving sdc file ar.eplacer_detail_part_2.sdc
[I] [eplacer] Saving verilog file ar.detail_placer_2.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement_part_2/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement_part_2/dn_clone_guide.tcl
[I] [eplacer] Dumping defparams to ar.eplacer_detail_part_2.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[R] [eplacer] Runtime distribution
	
	----------------------------------------------------------------------------
	      algo name        |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------
	 Total Live Time       |  21.1      |  100         |  24.4       |  1       
	Assign global buffers  |  0.1       |  0.5         |  0.1        |  0       
	Buffering              |  0.4       |  2           |  0.9        |  0       
	Close design           |  0.6       |  2.9         |  0.5        |  0.1     
	Packing                |  2.6       |  12.4        |  5.6        |  0       
	Placement reinit       |  0.5       |  2.4         |  0.5        |  0       
	Print congestion       |  0         |  0.2         |  0          |  0       
	RDB load               |  12.8      |  60.8        |  12.4       |  0.4     
	RDB save               |  0.2       |  1.2         |  0.3        |  0       
	Rebuffering            |  0.5       |  2.7         |  0.5        |  0       
	Verilog write          |  0         |  0.2         |  0          |  0       
	load design            |  13.5      |  63.8        |  13.1       |  0.4     
	----------------------------------------------------------------------------
	
[I] [eplacer] Wall time: Fri Mar 15 16:08:59 2019 1552655339
[I] [eplacer] Memory used: 1.25 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:24
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:24
[I] [eplacer] Elapsed time:   0:00:32
[I] [eplacer] eplacer finished at Fri Mar 15 16:08:59 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detail Placement (Buffering) finished
[I] Project saved
[I] Start Detailed Placement (Post-buffering Resynthesis)
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Detected changes in option list. Raising events.
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 16:08:59 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/postbuf_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/postbuf_resynth.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [ephysresynthesis] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [ephysresynthesis] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/detail_placement_part_2/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis]   Analyzing port list from liberty models
[I] [ephysresynthesis]     Found 544 internal ports
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 151
[I] [ephysresynthesis]   Instances = 3444
[I] [ephysresynthesis]   Nets = 4167
[I] [ephysresynthesis]   Intrinsic nets = 241, don't touch nets = 470
[I] [ephysresynthesis]   Properties/values = 50/5634
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Initializing delay engine netlist interface
[I] [ephysresynthesis] Initializing timing engine netlist structures
[I] [ephysresynthesis] Loading SDC constraints file ./ar.eplacer_detail_part_2.sdc
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Number of detected clocks 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Setting all clocks ideal
[I] [ephysresynthesis] Setting effort level = HIGH
[I] [ephysresynthesis] Setting wire delay model = SPEF 
[I] [ephysresynthesis] Setting linear unbuffered wire delay model = false 
[I] [ephysresynthesis] Setting keep legalization mode: logical = true, register = true 
[I] [ephysresynthesis] Making output ports of sites etrimgate* intrinsic
[I] [ephysresynthesis] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Setting max register shifts: x=117000 y=117000
[I] [ephysresynthesis] Initializing logic cells functionality structures
[I] [ephysresynthesis] Merging LUT cell types: 104 into 9
[I] [ephysresynthesis] Initializing ecell map (231624 sites, 27 rsc types): 0 eCell, 2557 LUT/inv instances, max 3/1 insts/site
[I] [ephysresynthesis] Initializing rtbuf map (0 sites): 0 instances
[I] [ephysresynthesis] Initializing mnbuf map (0 sites): 0 instances
[I] [ephysresynthesis] Initializing erbuf map (576 sites)
[I] [ephysresynthesis] Mapping clock macro locations
[I] [ephysresynthesis] Property easic_IO_clock is not defined
[I] [ephysresynthesis] Property easic_set is not defined
[I] [ephysresynthesis] Found 'FP_GROUP' property in design
[I] [ephysresynthesis] Recognizing clock domains
[I] [ephysresynthesis] Found 0 low level clock nets
[I] [ephysresynthesis] Found 0 clock domains
[I] [ephysresynthesis] Check clock instances placement
[I] [ephysresynthesis] Motif matrix 72 x 18
[I] [ephysresynthesis] Done
[I] [ephysresynthesis] Number of edff locations to be disabled = 0
[I] [ephysresynthesis] Initializing edff map (77040 sites, 40-60 per group, 1 rsc types (1 group occ)): 0 eDff instances
[I] [ephysresynthesis] Technology distance scaling 1.000000, delay scaling 1.000000
[I] [ephysresynthesis] Initializing site groups:   231624 => 19253 (max=20)   0 => 0 (max=0)   0 => 0 (max=0)   576 => 15 (max=48)
[I] [ephysresynthesis]   Supported logical module number = 102, with defparams = 0
[I] [ephysresynthesis] Searching for mux21 modules: MUX21X2CRRVTIY (IY=B?A:D). Selected: MUX21X2CRRVTIY
[I] [ephysresynthesis] Saving timing report to WPO_before_legal.rpt
[I] [ephysresynthesis] Initializing router
[I] [ephysresynthesis]  Used new hie steiner 
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [ephysresynthesis] Saving constraint report to WPO_before_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       9537, reg =          0, log =       9537
[I] [ephysresynthesis]   Less  36.93: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I] [ephysresynthesis]   Less  37.03: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I] [ephysresynthesis]   Less  37.13: reg+log =   7.486631, reg =       -nan, log =   7.486631
[I] [ephysresynthesis]   Less  37.23: reg+log =  11.313830, reg =       -nan, log =  11.313830
[I] [ephysresynthesis]   Less  37.33: reg+log =  17.636574, reg =       -nan, log =  17.636574
[I] [ephysresynthesis]   Less  37.43: reg+log =  26.255638, reg =       -nan, log =  26.255638
[I] [ephysresynthesis]   Less  37.53: reg+log =  36.195869, reg =       -nan, log =  36.195869
[I] [ephysresynthesis]   Less  37.63: reg+log =  46.503094, reg =       -nan, log =  46.503094
[I] [ephysresynthesis]   Less  37.73: reg+log =  55.426235, reg =       -nan, log =  55.426235
[I] [ephysresynthesis]   Less  37.83: reg+log =  63.300831, reg =       -nan, log =  63.300831
[I] [ephysresynthesis]   Less  37.93: reg+log =  70.451920, reg =       -nan, log =  70.451920
[I] [ephysresynthesis]   Less  38.03: reg+log =  76.030197, reg =       -nan, log =  76.030197
[I] [ephysresynthesis]   Less  38.13: reg+log =  79.972740, reg =       -nan, log =  79.972740
[I] [ephysresynthesis]   Less  38.23: reg+log =  83.370033, reg =       -nan, log =  83.370033
[I] [ephysresynthesis]   Less  38.33: reg+log =  86.400337, reg =       -nan, log =  86.400337
[I] [ephysresynthesis]   Less  38.43: reg+log =  89.147530, reg =       -nan, log =  89.147530
[I] [ephysresynthesis]   Less  38.53: reg+log =  91.747925, reg =       -nan, log =  91.747925
[I] [ephysresynthesis]   Less  38.63: reg+log =  94.023277, reg =       -nan, log =  94.023277
[I] [ephysresynthesis]   Less  38.73: reg+log =  95.784836, reg =       -nan, log =  95.784836
[I] [ephysresynthesis]   Less  38.83: reg+log =  97.336693, reg =       -nan, log =  97.336693
[I] [ephysresynthesis]   Less  38.93: reg+log =  98.322327, reg =       -nan, log =  98.322327
[I] [ephysresynthesis]   Less  39.03: reg+log =  98.951454, reg =       -nan, log =  98.951454
[I] [ephysresynthesis]   Less  39.13: reg+log =  99.234566, reg =       -nan, log =  99.234566
[I] [ephysresynthesis]   Less  39.23: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I] [ephysresynthesis]   Less  39.33: reg+log =  99.727379, reg =       -nan, log =  99.727379
[I] [ephysresynthesis]   Less  39.43: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I] [ephysresynthesis]   Less  39.53: reg+log =  99.884659, reg =       -nan, log =  99.884659
[I] [ephysresynthesis]   Less  39.63: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.77um, y = 18.56um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   50        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   45        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        6   0.1%  99.9%        5   0.0% 100.0%        3   0.0% 100.0%
[I] [ephysresynthesis]   25       15   0.1%  99.9%       11   0.1% 100.0%       10   0.1% 100.0%
[I] [ephysresynthesis]   20       19   0.2%  99.7%       35   0.3%  99.8%       30   0.3%  99.9%
[I] [ephysresynthesis]   15       23   0.2%  99.6%       27   0.3%  99.5%       35   0.3%  99.6%
[I] [ephysresynthesis]   10       25   0.2%  99.3%       44   0.4%  99.3%       44   0.4%  99.3%
[I] [ephysresynthesis]    5    10346  99.1%  99.1%    10318  98.8%  98.8%    10318  98.8%  98.8%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initial slew slack = -1.2752
[I] [ephysresynthesis] Saving snapshot WPO_before_legal.rdb
[I] [ephysresynthesis] Saving sdc file WPO_before_legal.sdc
[I] [ephysresynthesis] Initializing own timing graph: vertexes = 17033 (end points = 37), net adges = 7247, instance edges = 14582
[I] [ephysresynthesis] Initializing own timing graph: tags = 468 (used = 12), vertex events = 23648, vertex event edges = 82436 (unique = 82436, data_check = 0, invalid = 0)
[I] [ephysresynthesis] Initializing own timing graph: SIDs = 2212, SODs = 74 (+ invalid = 0)
[I] [ephysresynthesis] Unfixed 0 erbuf instances
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 36.8316 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 36.298 um, total = 151253.766 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Stop optimization because target has been reached
[I] [ephysresynthesis] Memory used: 1.68 Gb
[I] [ephysresynthesis] Fixed 0 erbuf instances
[I] [ephysresynthesis] Saving constraint report to WPO_before_slew_opt_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_before_slew_opt_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] 
[I] [ephysresynthesis] START SLEW OPTIMIZATION wsl = 36.8316 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 36.298 um, total = 151253.766 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Started slew optimization. Min allowed slack is 0.000 ns. Max net length 100000.
[I] [ephysresynthesis]   Processed 0 nets. Optimized = 0, not optimized = 0.
[I] [ephysresynthesis] 
[I] [ephysresynthesis] FINISH SLEW OPTIMIZATION wsl = 36.8316 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 36.298 um, total = 151253.766 um 
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Saving timing report to WPO_after_legal.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_legal.all_viol.rpt
[I] [ephysresynthesis] Saving constraint report to WPO_after_legal.all_viol_verbose.rpt
[I] [ephysresynthesis] Slack distribution
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis]                Reg+log =       9537, reg =          0, log =       9537
[I] [ephysresynthesis]   Less  36.93: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I] [ephysresynthesis]   Less  37.03: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I] [ephysresynthesis]   Less  37.13: reg+log =   7.486631, reg =       -nan, log =   7.486631
[I] [ephysresynthesis]   Less  37.23: reg+log =  11.313830, reg =       -nan, log =  11.313830
[I] [ephysresynthesis]   Less  37.33: reg+log =  17.636574, reg =       -nan, log =  17.636574
[I] [ephysresynthesis]   Less  37.43: reg+log =  26.255638, reg =       -nan, log =  26.255638
[I] [ephysresynthesis]   Less  37.53: reg+log =  36.195869, reg =       -nan, log =  36.195869
[I] [ephysresynthesis]   Less  37.63: reg+log =  46.503094, reg =       -nan, log =  46.503094
[I] [ephysresynthesis]   Less  37.73: reg+log =  55.426235, reg =       -nan, log =  55.426235
[I] [ephysresynthesis]   Less  37.83: reg+log =  63.300831, reg =       -nan, log =  63.300831
[I] [ephysresynthesis]   Less  37.93: reg+log =  70.451920, reg =       -nan, log =  70.451920
[I] [ephysresynthesis]   Less  38.03: reg+log =  76.030197, reg =       -nan, log =  76.030197
[I] [ephysresynthesis]   Less  38.13: reg+log =  79.972740, reg =       -nan, log =  79.972740
[I] [ephysresynthesis]   Less  38.23: reg+log =  83.370033, reg =       -nan, log =  83.370033
[I] [ephysresynthesis]   Less  38.33: reg+log =  86.400337, reg =       -nan, log =  86.400337
[I] [ephysresynthesis]   Less  38.43: reg+log =  89.147530, reg =       -nan, log =  89.147530
[I] [ephysresynthesis]   Less  38.53: reg+log =  91.747925, reg =       -nan, log =  91.747925
[I] [ephysresynthesis]   Less  38.63: reg+log =  94.023277, reg =       -nan, log =  94.023277
[I] [ephysresynthesis]   Less  38.73: reg+log =  95.784836, reg =       -nan, log =  95.784836
[I] [ephysresynthesis]   Less  38.83: reg+log =  97.336693, reg =       -nan, log =  97.336693
[I] [ephysresynthesis]   Less  38.93: reg+log =  98.322327, reg =       -nan, log =  98.322327
[I] [ephysresynthesis]   Less  39.03: reg+log =  98.951454, reg =       -nan, log =  98.951454
[I] [ephysresynthesis]   Less  39.13: reg+log =  99.234566, reg =       -nan, log =  99.234566
[I] [ephysresynthesis]   Less  39.23: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I] [ephysresynthesis]   Less  39.33: reg+log =  99.727379, reg =       -nan, log =  99.727379
[I] [ephysresynthesis]   Less  39.43: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I] [ephysresynthesis]   Less  39.53: reg+log =  99.884659, reg =       -nan, log =  99.884659
[I] [ephysresynthesis]   Less  39.63: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] [ephysresynthesis] ******************************
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.77um, y = 18.56um
[I] [ephysresynthesis] Congestion detailed distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]   50        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   45        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   30        6   0.1%  99.9%        5   0.0% 100.0%        3   0.0% 100.0%
[I] [ephysresynthesis]   25       15   0.1%  99.9%       11   0.1% 100.0%       10   0.1% 100.0%
[I] [ephysresynthesis]   20       19   0.2%  99.7%       35   0.3%  99.8%       30   0.3%  99.9%
[I] [ephysresynthesis]   15       23   0.2%  99.6%       27   0.3%  99.5%       35   0.3%  99.6%
[I] [ephysresynthesis]   10       25   0.2%  99.3%       44   0.4%  99.3%       44   0.4%  99.3%
[I] [ephysresynthesis]    5    10346  99.1%  99.1%    10318  98.8%  98.8%    10318  98.8%  98.8%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Initializing global router with 4 threads: 
[I] [ephysresynthesis]   h/v edge capacity 22/75
[I] [ephysresynthesis]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [ephysresynthesis]   congestion weight 1.0
[I] [ephysresynthesis]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [ephysresynthesis] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [ephysresynthesis] Average routed length: x = 12.77um, y = 18.56um
[I] [ephysresynthesis] Congestion distribution
[I] [ephysresynthesis] Overflow         H                      V                    Total
[I] [ephysresynthesis] --------------------------------------------------------------------------
[I] [ephysresynthesis]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [ephysresynthesis]   40       26   0.2% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I] [ephysresynthesis]   20    10413  99.7%  99.7%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Clearing max register shifts
[I] [ephysresynthesis] Number of pins having slew slack less than -1.7752 is 0
[I] [ephysresynthesis] Restoring wire delay model = UNBUFFERED 
[I] [ephysresynthesis] Restoring linear unbuffered wire delay model = true 
[I] [ephysresynthesis] Restoring keep legalization mode: logical = false, register = false 
[I] [ephysresynthesis] Restoring default module port routability
[I] [ephysresynthesis] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] [ephysresynthesis] Saving clone guide file ../snapshots/ar/postbuf_resynth/dn_clone_guide.tcl
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/postbuf_resynth/layout.rdb
[I] [ephysresynthesis] Saving verilog file ar.postbuf_resynthesis.v
[I] [ephysresynthesis] Saving sdc file ar.postbuf_resynthesis.sdc
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 16:09:15 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Post-buffering Resynthesis) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Detailed Placement (Local Congestion Optimization)
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:09:16 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_3.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_3.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 2476
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] Detected changes in option list. Raising events.
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/postbuf_resynth/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 151
[I] [eplacer]   Instances = 3444
[I] [eplacer]   Nets = 4167
[I] [eplacer]   Intrinsic nets = 241, don't touch nets = 470
[I] [eplacer]   Properties/values = 54/5634
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.postbuf_resynthesis.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 16:09:39 2019 1552655379
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 16:09:39 2019 1552655379
[I] [eplacer] Memory used: 0.78 Gb
[I] [eplacer] No custom procedures registered at stage detail_part_3
[I] [eplacer] Temporary removed property don't touch of 470 nets
[I] [eplacer]  Trimgate cloning 
[I] [eplacer] 		 Cloned 0 trimgates 
[I] [eplacer] Restored property don't touch of 470 nets
[I] [eplacer] === Average wire length: 36.298107 um === (h: 13.587940, v: 22.710168) 
[I] [eplacer] 
[I] [eplacer] Local congestion optimization
[I] [eplacer]   Edff block congestion optimization
[I] [eplacer]   Used edff blocks 0, estimated h-tracks number 0
[I] [eplacer]   Maximum nets in one edff block 0
[I] [eplacer]   Edff blocks with 0/-1/-2/-3/-4 nets - 0/0/0/0/0
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 7 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer]   Worst Slack: 36.832
[I] [eplacer]   Total Negative Slack:  0.000
[I] [eplacer]   Violated end points: 0
[I] [eplacer] 
[I] [eplacer]   0 ecells found in netlist
[I] [eplacer]   0 sites marked as fixed
[I] [eplacer]   0 sites marked as locked
[I] [eplacer] 
[I] [eplacer] 
[I] [eplacer]   Total regions optimized 6, total moves 0
[I] [eplacer]   Total congestion max, min: 27/0 -> 27/0
[I] [eplacer]   Max pin density: 7/6/5 -> 7/6/5
[I] [eplacer]   Sites with max pin density: 74/26/617 -> 74/26/617
[I] [eplacer]   Avg pin density: 21.85 -> 21.85
[I] [eplacer]   Total congestion cost:  2.85742 -> 2.85742
[I] [eplacer]   Total wire length cost: 18092.6 -> 18092.6
[I] [eplacer]   Total used sites:       280 -> 280
[I] [eplacer]   Total empty sites:      3320 -> 3320
[I] [eplacer] 
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.77um, y = 18.56um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       26   0.2% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I] [eplacer]   20    10413  99.7%  99.7%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer]   Worst Slack: 36.832
[I] [eplacer]   Total Negative Slack:  0.000
[I] [eplacer]   Violated end points: 0
[I] [eplacer] 
[I] [eplacer] 
[I] [eplacer]   Total regions optimized 6, total moves 0
[I] [eplacer]   Total congestion max, min: 27/0 -> 27/0
[I] [eplacer]   Max pin density: 7/6/5 -> 7/6/5
[I] [eplacer]   Sites with max pin density: 74/26/617 -> 74/26/617
[I] [eplacer]   Avg pin density: 21.85 -> 21.85
[I] [eplacer]   Total congestion cost:  2.85742 -> 2.85742
[I] [eplacer]   Total wire length cost: 21940.9 -> 21940.9
[I] [eplacer]   Total used sites:       280 -> 280
[I] [eplacer]   Total empty sites:      3320 -> 3320
[I] [eplacer] 
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.77um, y = 18.56um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       26   0.2% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I] [eplacer]   20    10413  99.7%  99.7%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer] === Average wire length (final placement): 36.298107 um === (h: 13.587940, v: 22.710168) 
[I] [eplacer] === Total wire length (final placement): 123776.545879 um, signal net count 3410 === 
[I] [eplacer] Wall time: Fri Mar 15 16:09:42 2019 1552655382
[I] [eplacer] Memory used: 0.98 Gb
[I] [eplacer] Worst Slack:   36.83 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       9537, reg =          0, log =       9537
[I] [eplacer]   Less  36.93: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I] [eplacer]   Less  37.03: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I] [eplacer]   Less  37.13: reg+log =   7.486631, reg =       -nan, log =   7.486631
[I] [eplacer]   Less  37.23: reg+log =  11.313830, reg =       -nan, log =  11.313830
[I] [eplacer]   Less  37.33: reg+log =  17.636574, reg =       -nan, log =  17.636574
[I] [eplacer]   Less  37.43: reg+log =  26.255638, reg =       -nan, log =  26.255638
[I] [eplacer]   Less  37.53: reg+log =  36.195869, reg =       -nan, log =  36.195869
[I] [eplacer]   Less  37.63: reg+log =  46.503094, reg =       -nan, log =  46.503094
[I] [eplacer]   Less  37.73: reg+log =  55.426235, reg =       -nan, log =  55.426235
[I] [eplacer]   Less  37.83: reg+log =  63.300831, reg =       -nan, log =  63.300831
[I] [eplacer]   Less  37.93: reg+log =  70.451920, reg =       -nan, log =  70.451920
[I] [eplacer]   Less  38.03: reg+log =  76.030197, reg =       -nan, log =  76.030197
[I] [eplacer]   Less  38.13: reg+log =  79.972740, reg =       -nan, log =  79.972740
[I] [eplacer]   Less  38.23: reg+log =  83.370033, reg =       -nan, log =  83.370033
[I] [eplacer]   Less  38.33: reg+log =  86.400337, reg =       -nan, log =  86.400337
[I] [eplacer]   Less  38.43: reg+log =  89.147530, reg =       -nan, log =  89.147530
[I] [eplacer]   Less  38.53: reg+log =  91.747925, reg =       -nan, log =  91.747925
[I] [eplacer]   Less  38.63: reg+log =  94.023277, reg =       -nan, log =  94.023277
[I] [eplacer]   Less  38.73: reg+log =  95.784836, reg =       -nan, log =  95.784836
[I] [eplacer]   Less  38.83: reg+log =  97.336693, reg =       -nan, log =  97.336693
[I] [eplacer]   Less  38.93: reg+log =  98.322327, reg =       -nan, log =  98.322327
[I] [eplacer]   Less  39.03: reg+log =  98.951454, reg =       -nan, log =  98.951454
[I] [eplacer]   Less  39.13: reg+log =  99.234566, reg =       -nan, log =  99.234566
[I] [eplacer]   Less  39.23: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I] [eplacer]   Less  39.33: reg+log =  99.727379, reg =       -nan, log =  99.727379
[I] [eplacer]   Less  39.43: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I] [eplacer]   Less  39.53: reg+log =  99.884659, reg =       -nan, log =  99.884659
[I] [eplacer]   Less  39.63: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] [eplacer] ******************************
[I] [eplacer] Saving timing report to eplacer_detail_timing.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_all_violators.rpt
[I] [eplacer] Saving constraint report to eplacer_detail_all_violators_verbose.rpt
[I] [eplacer] Printing report of 1000 longest nets to eplacer_detail_longest_nets.rpt
[I] [eplacer] Saving sdc file ar.eplacer_detail.sdc
[I] [eplacer] Saving verilog file ar.local_congestion.v
[I] [eplacer] Saving snapshot ../snapshots/ar/detail_placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/detail_placement/dn_clone_guide.tcl
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 16:09:43 2019 1552655383
[I] [eplacer] Memory used: 0.98 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:16
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:16
[I] [eplacer] Elapsed time:   0:00:27
[I] [eplacer] eplacer finished at Fri Mar 15 16:09:43 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Detailed Placement (Local Congestion Optimization) finished
[I] Project saved
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Detected changes in option list. Raising events.
[I] [eplacer] elog engine is used
[I] [eplacer] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:09:43 2019
[I] [eplacer] 
[I] [eplacer] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_packing.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_packing.tcl
[I] [eplacer] User:    dmitriev
[I] [eplacer] Host:    mos018
[I] [eplacer] Process: 2586
[I] [eplacer] 
[I] [eplacer] Checking out EPLACER license ...
[I] [eplacer] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [eplacer] Setting device name = n3xst150f
[I] [eplacer] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [eplacer] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] [eplacer] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] [eplacer] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] [eplacer] Reading snapshot ../snapshots/ar/detail_placement/layout.rdb
[I] [eplacer] Reading technology libraries
[I] [eplacer]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [eplacer]   Analyzing port list from liberty models
[I] [eplacer]     Found 544 internal ports
[I] [eplacer] Reading design
[I] [eplacer]   Name = ar
[I] [eplacer]   Outline = (0, 0) - (3772260, 4413560)
[I] [eplacer]   Ports = 151
[I] [eplacer]   Instances = 3444
[I] [eplacer]   Nets = 4167
[I] [eplacer]   Intrinsic nets = 241, don't touch nets = 470
[I] [eplacer]   Properties/values = 54/5634
[I] [eplacer]   Floorplan regions = 1
[I] [eplacer]   Floorplan clusters = 1
[I] [eplacer] Initializing delay engine netlist interface
[I] [eplacer] Initializing timing engine netlist structures
[I] [eplacer] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer_detail.sdc
[I] [eplacer] Setting all clocks ideal
[I] [eplacer] Number of detected clocks 1
[I] [eplacer] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [eplacer] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [eplacer] Setting register legalization data = register_legalization.data
[I] [eplacer] Wall time: Fri Mar 15 16:10:06 2019 1552655406
[I] [eplacer] Memory used: 0.69 Gb
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Loading file general_rpt_types.txt (version 26457)
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Wall time: Fri Mar 15 16:10:07 2019 1552655407
[I] [eplacer] Memory used: 0.78 Gb
[I] [eplacer] No custom procedures registered at stage packing
[I] [eplacer] 
[I] [eplacer] ECELL packing
[I] [eplacer] Average wire length: 36.298000 (um)
[I] [eplacer] Temporary removed property don't touch of 470 nets
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Converted 88 hecell LUTs to efa LUTs
[I] [eplacer]   Checking logical packing.
[I] [eplacer]     Initializing eCELL estimator
[I] [eplacer]       Creating eCELL state diagram
[I] [eplacer]       Created 7 LUT cell type groups
[I] [eplacer]       Making LUT cell types classification
[I] [eplacer]   Packing is legal for 2557 instances
[I] [eplacer]   Changed 339 instances.
[I] [eplacer] apply eco on RDB Design...
[I] [eplacer] commiting eco changes to RDB Design...
[I] [eplacer]   Checking semilogical packing.
[I] [eplacer]   Packing is legal for 2557 instances
[I] [eplacer] Restored property don't touch of 470 nets
[I] [eplacer] Average wire length: 36.298000 (um)
[I] [eplacer] ECELL packing is done
[I] [eplacer] 
[I] [eplacer] FINAL_PACKING_RUNTIME 1 seconds
[I] [eplacer] Wall time: Fri Mar 15 16:10:10 2019 1552655410
[I] [eplacer] Memory used: 1.05 Gb
[I] [eplacer] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] [eplacer] Initializing RDB placement data
[I] [eplacer] Clocks extracted from the netlist
[I] [eplacer]   core outline (0,0) - (3772260,4413560)
[I] [eplacer] Saving sdc file ar.for_optimization.sdc
[I] [eplacer] Saving snapshot ../snapshots/ar/for_optimization/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/for_optimization/dn_clone_guide.tcl
[I] [eplacer] Initializing router
[I] [eplacer]  Used new hie steiner 
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] [eplacer] Initializing own timing graph: vertexes = 17033 (end points = 37), net adges = 7247, instance edges = 14582
[I] [eplacer] Initializing own timing graph: tags = 468 (used = 12), vertex events = 23648, vertex event edges = 82436 (unique = 82436, data_check = 0, invalid = 0)
[I] [eplacer] Initializing own timing graph: SIDs = 2212, SODs = 74 (+ invalid = 0)
[I] [eplacer] Creating the ecell congestion map
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer]   Creating the ecell lattice
[I] [eplacer]   Determining the ecell states
[I] [eplacer] Removing dummy nets and instances
[I] [eplacer]   Dummy nets and instances are not found
[I] [eplacer] Detecting equivalent cells
[I] [eplacer] Creating port inversion and port swapping structures
[I] [eplacer] Constant removal
[I] [eplacer]   Found 0 logical instances connected to constant nets
[I] [eplacer]     Nothing to remove
[I] [eplacer] Netlist timing optimization
[I] [eplacer]   Worst Slack   Total Slack     End Points  Progress
[I] [eplacer]   36.8435 ns    0.00 ns         0           (initial)
[I] [eplacer]   Total run time: 0.040 sec
[I] [eplacer] Testing the congestion map
[I] [eplacer] Clearing the congestion map
[I] [eplacer] FINAL_OPTIMIZATION_RUNTIME 1 seconds
[I] [eplacer]   Initializing eCELL estimator
[I] [eplacer]     Creating eCELL state diagram
[I] [eplacer]     Created 11 LUT cell type groups
[I] [eplacer]     Making LUT cell types classification
[I] [eplacer] Detected 0 sites with potential DRC, fixed 0, max/avg shift 0.00/0.00
[I] [eplacer] Initializing global router with 4 threads: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I] [eplacer]   congestion weight 1.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Average routed length: x = 12.77um, y = 18.56um
[I] [eplacer] Congestion distribution
[I] [eplacer] Overflow         H                      V                    Total
[I] [eplacer] --------------------------------------------------------------------------
[I] [eplacer]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I] [eplacer]   40       26   0.2% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I] [eplacer]   20    10413  99.7%  99.7%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] [eplacer] 
[I] [eplacer]  Removed dont_touch from 1 dft ring nets
[I] [eplacer] Pruning clock macros
[I] [eplacer]   0 clock macros removed
[I] [eplacer] Initializing global router: 
[I] [eplacer]   h/v edge capacity 22/75
[I] [eplacer]   step (3 4), top net step (4 32), big threshold=100000.0, iters=10, node grid (36 290).
[I] [eplacer]   congestion weight 10.0
[I] [eplacer]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] [eplacer] Number of nets 3173 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] [eplacer] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] [eplacer] Congestion stats, WL/1M 0.064849
[I] [eplacer] Vertical   edges length 1  WL 0.605 :: max congestion 0.30: [0.30]= 3  [0.25]=15  [0.20]=35  [0.15]=27  [0.10]=42  [0.05]=30  
[I] [eplacer] Horizontal edges length 1  WL 0.395 :: max congestion 0.35: [0.35]= 4  [0.30]= 3  [0.25]=10  [0.20]=25  [0.15]=25  [0.10]=20  [0.05]=34  
[I] [eplacer] 
[I] [eplacer] Stored global trees for 2040 nets, routed 3173 nets.
[I] [eplacer] Detecting clock nets
[I] [eplacer] Set criticality for 1 nets
[I] [eplacer] Set miller factor for 89 nets
[I] [eplacer] Worst Slack:   36.84 ns 
[I] [eplacer] Total Negative Slack:   0.00 ns 
[I] [eplacer] Violated Ending Points: 0
[I] [eplacer] ******************************
[I] [eplacer]                Reg+log =       9537, reg =          0, log =       9537
[I] [eplacer]   Less  36.94: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I] [eplacer]   Less  37.04: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I] [eplacer]   Less  37.14: reg+log =   7.570515, reg =       -nan, log =   7.570515
[I] [eplacer]   Less  37.24: reg+log =  11.565482, reg =       -nan, log =  11.565482
[I] [eplacer]   Less  37.34: reg+log =  18.139877, reg =       -nan, log =  18.139877
[I] [eplacer]   Less  37.44: reg+log =  26.905737, reg =       -nan, log =  26.905737
[I] [eplacer]   Less  37.54: reg+log =  36.363636, reg =       -nan, log =  36.363636
[I] [eplacer]   Less  37.64: reg+log =  46.796684, reg =       -nan, log =  46.796684
[I] [eplacer]   Less  37.74: reg+log =  55.531090, reg =       -nan, log =  55.531090
[I] [eplacer]   Less  37.84: reg+log =  63.552483, reg =       -nan, log =  63.552483
[I] [eplacer]   Less  37.94: reg+log =  70.787460, reg =       -nan, log =  70.787460
[I] [eplacer]   Less  38.04: reg+log =  76.124565, reg =       -nan, log =  76.124565
[I] [eplacer]   Less  38.14: reg+log =  80.025169, reg =       -nan, log =  80.025169
[I] [eplacer]   Less  38.24: reg+log =  83.485374, reg =       -nan, log =  83.485374
[I] [eplacer]   Less  38.34: reg+log =  86.484215, reg =       -nan, log =  86.484215
[I] [eplacer]   Less  38.44: reg+log =  89.315300, reg =       -nan, log =  89.315300
[I] [eplacer]   Less  38.54: reg+log =  91.978607, reg =       -nan, log =  91.978607
[I] [eplacer]   Less  38.64: reg+log =  94.212013, reg =       -nan, log =  94.212013
[I] [eplacer]   Less  38.74: reg+log =  95.910660, reg =       -nan, log =  95.910660
[I] [eplacer]   Less  38.84: reg+log =  97.378632, reg =       -nan, log =  97.378632
[I] [eplacer]   Less  38.94: reg+log =  98.374748, reg =       -nan, log =  98.374748
[I] [eplacer]   Less  39.04: reg+log =  98.972420, reg =       -nan, log =  98.972420
[I] [eplacer]   Less  39.14: reg+log =  99.255531, reg =       -nan, log =  99.255531
[I] [eplacer]   Less  39.24: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I] [eplacer]   Less  39.34: reg+log =  99.758835, reg =       -nan, log =  99.758835
[I] [eplacer]   Less  39.44: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I] [eplacer]   Less  39.54: reg+log =  99.895142, reg =       -nan, log =  99.895142
[I] [eplacer]   Less  39.64: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] [eplacer] ******************************
[I] [eplacer] Extracting timing violators by clock in eplacer_violators_by_clock.rpt
[I] [eplacer] Printing report of 1000 longest nets to eplacer_longest_nets.rpt
[I] [eplacer] Temporary removed property don't touch of 469 nets
[I] [eplacer] Removing dummy output nets
[I] [eplacer] Connecting unused ecell inputs to ground
[I] [eplacer] Restored property don't touch of 469 nets
[I] [eplacer] Printing area report to file eplacer_area.rpt
[I] [eplacer] Saving snapshot ../snapshots/ar/placement/layout.rdb
[I] [eplacer] Saving clone guide file ../snapshots/ar/placement/dn_clone_guide.tcl
[I] [eplacer] Writing floorplan to text file regions.txt
[I] [eplacer] Saving sdc file ar.eplacer.sdc
[I] [eplacer] Saving verilog file ar.vo
[I] [eplacer] Dumping defparams to ar.eplacer.defparams
[I] [eplacer] Closing design
[W] [eplacer] Disabled TCL interpreter deletion
[I] [eplacer] Wall time: Fri Mar 15 16:10:12 2019 1552655412
[I] [eplacer] Memory used: 1.11 Gb
[I] [eplacer] Checking in EPLACER license ...
[I] [eplacer]    User time:   0:00:19
[I] [eplacer]  System time:   0:00:00
[I] [eplacer]   Total time:   0:00:19
[I] [eplacer] Elapsed time:   0:00:29
[I] [eplacer] eplacer finished at Fri Mar 15 16:10:12 2019
[I] [eplacer] exit code: 0
[I] [eplacer] num errors detected: 0, suppressed: 0, ignored: 0
[I] Packing finished
[I] Project saved
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ss125
[O] [run_final_reports.sh] elog engine is used
[O] [run_final_reports.sh] elog engine is used
[O] [run_final_reports.sh] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:10:13 2019
[O] [run_final_reports.sh] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:10:13 2019
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_ssw_final.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/gen_ssw_reports.tcl
[O] [run_final_reports.sh] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_ss_final.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/gen_ss_reports.tcl
[O] [run_final_reports.sh] User:    dmitriev
[O] [run_final_reports.sh] User:    dmitriev
[O] [run_final_reports.sh] Host:    mos018
[O] [run_final_reports.sh] Host:    mos018
[O] [run_final_reports.sh] Process: 2710
[O] [run_final_reports.sh] Process: 2709
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] 
[O] [run_final_reports.sh] Checking out EPLACER license ...
[O] [run_final_reports.sh] Checking out EPLACER license ...
[I] Detected changes in file list. Raising events.
[O] [run_final_reports.sh] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[O] [run_final_reports.sh] Setting device name = n3xst150f
[O] [run_final_reports.sh] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[O] [run_final_reports.sh] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[O] [run_final_reports.sh] Setting device name = n3xst150f
[O] [run_final_reports.sh] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[O] [run_final_reports.sh] PSTA Copyright (c) 2018, Parallax Software, Inc.
[O] [run_final_reports.sh] All rights reserved.
[O] [run_final_reports.sh] This program comes with ABSOLUTELY NO WARRANTY.
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ss125c.lib (all)
[O] [run_final_reports.sh] PSTA Copyright (c) 2018, Parallax Software, Inc.
[O] [run_final_reports.sh] All rights reserved.
[O] [run_final_reports.sh] This program comes with ABSOLUTELY NO WARRANTY.
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ss125c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[O] [run_final_reports.sh] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ss125c.appdb for default corner
[O] [run_final_reports.sh] Reading snapshot ../snapshots/ar/placement/layout.rdb
[O] [run_final_reports.sh] Reading technology libraries
[O] [run_final_reports.sh]   Modules = 2236, sites = 2236, properties/values = 24/4866
[O] [run_final_reports.sh]   Analyzing port list from liberty models
[O] [run_final_reports.sh]     Found 544 internal ports
[O] [run_final_reports.sh] Reading design
[O] [run_final_reports.sh]   Name = ar
[O] [run_final_reports.sh]   Outline = (0, 0) - (3772260, 4413560)
[O] [run_final_reports.sh]   Ports = 151
[O] [run_final_reports.sh]   Instances = 3444
[O] [run_final_reports.sh]   Nets = 4167
[O] [run_final_reports.sh]   Intrinsic nets = 241, don't touch nets = 469
[O] [run_final_reports.sh]   Properties/values = 58/7764
[O] [run_final_reports.sh]   Floorplan regions = 1
[O] [run_final_reports.sh]   Floorplan clusters = 1
[O] [run_final_reports.sh] Initializing delay engine netlist interface
[O] [run_final_reports.sh] Initializing timing engine netlist structures
[O] [run_final_reports.sh] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer.sdc
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Number of detected clocks 1
[O] [run_final_reports.sh] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[O] [run_final_reports.sh] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_semi.ecell
[O] [run_final_reports.sh] Setting register legalization data = register_legalization.data
[O] [run_final_reports.sh] Wall time: Fri Mar 15 16:10:36 2019 1552655436
[O] [run_final_reports.sh] Memory used: 0.69 Gb
[O] [run_final_reports.sh] Initializing RDB placement data
[O] [run_final_reports.sh] Clocks extracted from the netlist
[O] [run_final_reports.sh]   core outline (0,0) - (3772260,4413560)
[O] [run_final_reports.sh] Loading file general_rpt_types.txt (version 26457)
[O] [run_final_reports.sh] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[O] [run_final_reports.sh] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[O] [run_final_reports.sh] Reading snapshot ../snapshots/ar/placement/layout.rdb
[O] [run_final_reports.sh] Reading technology libraries
[O] [run_final_reports.sh]   Modules = 2236, sites = 2236, properties/values = 24/4866
[O] [run_final_reports.sh]   Analyzing port list from liberty models
[O] [run_final_reports.sh]     Found 544 internal ports
[O] [run_final_reports.sh] Reading design
[O] [run_final_reports.sh]   Name = ar
[O] [run_final_reports.sh]   Outline = (0, 0) - (3772260, 4413560)
[O] [run_final_reports.sh]   Ports = 151
[O] [run_final_reports.sh]   Instances = 3444
[O] [run_final_reports.sh]   Nets = 4167
[O] [run_final_reports.sh]   Intrinsic nets = 241, don't touch nets = 469
[O] [run_final_reports.sh]   Properties/values = 58/7764
[O] [run_final_reports.sh]   Floorplan regions = 1
[O] [run_final_reports.sh]   Floorplan clusters = 1
[O] [run_final_reports.sh] Initializing delay engine netlist interface
[O] [run_final_reports.sh] Initializing timing engine netlist structures
[O] [run_final_reports.sh] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer.sdc
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Number of detected clocks 1
[O] [run_final_reports.sh] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[O] [run_final_reports.sh] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[O] [run_final_reports.sh] Setting register legalization data = register_legalization.data
[O] [run_final_reports.sh] Wall time: Fri Mar 15 16:10:37 2019 1552655437
[O] [run_final_reports.sh] Memory used: 0.69 Gb
[O] [run_final_reports.sh] Initializing RDB placement data
[O] [run_final_reports.sh] Clocks extracted from the netlist
[O] [run_final_reports.sh]   core outline (0,0) - (3772260,4413560)
[O] [run_final_reports.sh] Loading file general_rpt_types.txt (version 26457)
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 16:10:37 2019 1552655437
[O] [run_final_reports.sh] Memory used: 0.78 Gb
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Saving timing report to eplacer_ssw_timing.rpt
[O] [run_final_reports.sh] Initializing router
[O] [run_final_reports.sh]  Used new hie steiner 
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ss125_ssw.txt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators.rpt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_verbose.rpt
[O] [run_final_reports.sh] Setting all clocks propagated, clock OCV = 0.050000
[O] [run_final_reports.sh] Saving timing report to eplacer_ssw_timing_propagated.rpt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 16:10:38 2019 1552655438
[O] [run_final_reports.sh] Memory used: 0.78 Gb
[O] [run_final_reports.sh] Setting all clocks ideal
[O] [run_final_reports.sh] Saving timing report to eplacer_timing.rpt
[O] [run_final_reports.sh] Initializing router
[O] [run_final_reports.sh]  Used new hie steiner 
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_ssw_all_violators_verbose_propagated.rpt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 16:10:38 2019 1552655438
[O] [run_final_reports.sh] Memory used: 0.82 Gb
[O] [run_final_reports.sh] Checking in EPLACER license ...
[O] [run_final_reports.sh]    User time:   0:00:15
[O] [run_final_reports.sh]  System time:   0:00:00
[O] [run_final_reports.sh]   Total time:   0:00:15
[O] [run_final_reports.sh] Elapsed time:   0:00:25
[O] [run_final_reports.sh] eplacer finished at Fri Mar 15 16:10:38 2019
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_verbose.rpt
[O] [run_final_reports.sh] Setting all clocks propagated, clock OCV = 0.050000
[O] [run_final_reports.sh] Saving timing report to eplacer_timing_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_propagated.rpt
[O] [run_final_reports.sh] Saving constraint report to eplacer_all_violators_verbose_propagated.rpt
[O] [run_final_reports.sh] Wall time: Fri Mar 15 16:10:38 2019 1552655438
[O] [run_final_reports.sh] Memory used: 0.82 Gb
[O] [run_final_reports.sh] Checking in EPLACER license ...
[O] [run_final_reports.sh]    User time:   0:00:15
[O] [run_final_reports.sh]  System time:   0:00:00
[O] [run_final_reports.sh]   Total time:   0:00:15
[O] [run_final_reports.sh] Elapsed time:   0:00:25
[O] [run_final_reports.sh] eplacer finished at Fri Mar 15 16:10:38 2019
[I] [run_final_reports.sh] exit code: 0
[I] [run_final_reports.sh] num errors detected: 0, suppressed: 0, ignored: 0
[I] Generate final reports finished
[I] Start DFT Ring Insertion
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 16:10:39 2019
[I] [ephysresynthesis] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/dftring.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/dftring.tcl
[I] [ephysresynthesis] User: dmitriev
[I] [ephysresynthesis] Host: mos018
[I] [ephysresynthesis] 
[I] [ephysresynthesis] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] [ephysresynthesis] Setting device name = n3xst150f
[I] [ephysresynthesis] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] [ephysresynthesis] Reading snapshot ../snapshots/ar/placement/layout.rdb
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ar
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 151
[I] [ephysresynthesis]   Instances = 3444
[I] [ephysresynthesis]   Nets = 4167
[I] [ephysresynthesis]   Intrinsic nets = 241, don't touch nets = 469
[I] [ephysresynthesis]   Properties/values = 58/7764
[I] [ephysresynthesis]   Floorplan regions = 1
[I] [ephysresynthesis]   Floorplan clusters = 1
[I] [ephysresynthesis] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] [ephysresynthesis] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] [ephysresynthesis] Setting register legalization data = register_legalization.data
[I] [ephysresynthesis] Loading hier device from snapshot
[I] [ephysresynthesis] Reading technology libraries
[I] [ephysresynthesis]   Modules = 189, sites = 189, properties/values = 3/76
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = n3xst150f
[I] [ephysresynthesis]   Outline = (0, 0) - (3772260, 4413560)
[I] [ephysresynthesis]   Ports = 278
[I] [ephysresynthesis]   Instances = 53947
[I] [ephysresynthesis]   Nets = 118001
[I] [ephysresynthesis]   Intrinsic nets = 114427, don't touch nets = 0
[I] [ephysresynthesis]   Properties/values = 5/78
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkcore_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (118000, 69800)
[I] [ephysresynthesis]   Ports = 435
[I] [ephysresynthesis]   Instances = 345
[I] [ephysresynthesis]   Nets = 450
[I] [ephysresynthesis]   Intrinsic nets = 448, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (13500, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_b
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkdft_wrap_t
[I] [ephysresynthesis]   Outline = (0, 0) - (19890, 22010)
[I] [ephysresynthesis]   Instances = 55
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkhs_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 18820)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 1199
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkio_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eclkior_wrap
[I] [ephysresynthesis]   Outline = (0, 0) - (91220, 69800)
[I] [ephysresynthesis]   Ports = 14
[I] [ephysresynthesis]   Instances = 266
[I] [ephysresynthesis]   Nets = 23
[I] [ephysresynthesis]   Intrinsic nets = 21, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsgenblock_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (25220, 23540)
[I] [ephysresynthesis]   Ports = 2
[I] [ephysresynthesis]   Instances = 75
[I] [ephysresynthesis]   Nets = 4
[I] [ephysresynthesis]   Intrinsic nets = 2, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = ehsvtile_rt
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 61430)
[I] [ephysresynthesis]   Instances = 148
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eioclkmotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = eiomotifc10_cntrl
[I] [ephysresynthesis]   Outline = (0, 0) - (40709, 321000)
[I] [ephysresynthesis]   Ports = 646
[I] [ephysresynthesis]   Instances = 1919
[I] [ephysresynthesis]   Nets = 648
[I] [ephysresynthesis]   Intrinsic nets = 646, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = mhsbarc9
[I] [ephysresynthesis]   Outline = (0, 0) - (144300, 7260)
[I] [ephysresynthesis]   Ports = 296
[I] [ephysresynthesis]   Instances = 34
[I] [ephysresynthesis]   Nets = 298
[I] [ephysresynthesis]   Intrinsic nets = 296, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = smotifc10
[I] [ephysresynthesis]   Outline = (0, 0) - (91532, 321000)
[I] [ephysresynthesis]   Ports = 12
[I] [ephysresynthesis]   Instances = 4237
[I] [ephysresynthesis]   Nets = 14
[I] [ephysresynthesis]   Intrinsic nets = 12, don't touch nets = 0
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invh_blk_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (5000, 33600)
[I] [ephysresynthesis]   Instances = 48
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading design
[I] [ephysresynthesis]   Name = dft_invv_blk2_row_240
[I] [ephysresynthesis]   Outline = (0, 0) - (30888, 3792)
[I] [ephysresynthesis]   Instances = 24
[I] [ephysresynthesis]   Nets = 2
[I] [ephysresynthesis] Reading DFT ring config file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_dft_ring.txt
[I] [ephysresynthesis]   Instances = 293, pins = 36387, inv blocks = 1203, planarboxes = 1349, segments = 1353
[I] [ephysresynthesis] Detected 7 NW_top, 7 NW_bottom and 4 IO motif edt modules
[I] [ephysresynthesis] Reading dft ring external connections from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_dft_conn.txt
[I] [ephysresynthesis]   Read 2327 connections of 8 external instances
[I] [ephysresynthesis]   Detected 1 mgio instances, 1 CBGD instances
[I] [ephysresynthesis] Detecting unpowered ckgens:
[I] [ephysresynthesis] Detected 0 unpowered ckgens
[I] [ephysresynthesis] Detected 20 left/right clock macro modules
[I] [ephysresynthesis] Default PLL source for clock CLK_AHB_I is IW0/CK0_W_T_ACCLK0_O
[I] [ephysresynthesis] Default PLL source for clock CLK_NW_I is IW0/CK0_W_T_ACCLK1_O
[I] [ephysresynthesis] Reading pin mapping file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/.PM/test_pin_map.pinmap.
[I] [ephysresynthesis]   Reading module n3xstcornertl_1_wrap port name mapping from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/../commondata/config_macros/n3xstcornertl_1_wrap.txt
[I] [ephysresynthesis]     Read 305 pairs
[I] [ephysresynthesis]   Reading module n3xstcornergd_1_wrap port name mapping from file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/device_libs/oa/physical/lib/n3xst150f/../commondata/config_macros/n3xstcornergd_1_wrap.txt
[I] [ephysresynthesis]     Read 117 pairs
[I] [ephysresynthesis]   Read 96 test IOs
[I] [ephysresynthesis] Assigning 1 mgio instances to 2 mgio_edt instances
[I] [ephysresynthesis]   Max displacement = 86880
[I] [ephysresynthesis]   Total displacement = 86880
[I] [ephysresynthesis]   Instance Q0N (M16GP_GF28HPP_04_GF) is assigned to tedmg4 (n3xs_mgio_1to35_edt), displacement = 86880
[I] [ephysresynthesis] Assigning 1 mgio instances to 2 mgio_dft instances
[I] [ephysresynthesis]   Max displacement = 116300
[I] [ephysresynthesis]   Total displacement = 116300
[I] [ephysresynthesis]   Instance Q0N (M16GP_GF28HPP_04_GF) is assigned to tmgdf3 (mgio_dft), displacement = 116300
[I] [ephysresynthesis] Using one core edt per each NW_top and NW_bottom
[I] [ephysresynthesis]   Number of used core edt is 16
[I] [ephysresynthesis] Assigning 23 scan channels to 23 scan channel test IOs
[I] [ephysresynthesis]   Total length = 91472808
[I] [ephysresynthesis]   Channel tednw (n3xs_nw_1to66_edt) is assigned to 1-th test IOs (IW0/NG03W_T_YP[1] / IW0/NG02W_T_AP[0]), length = 4392115
[I] [ephysresynthesis]   Channel tedio0 (n3xs_eiomotif_1to60_edt) is assigned to 0-th test IOs (IW0/NG03W_T_YP[2] / IW0/NG03W_T_AP[5]), length = 5949107
[I] [ephysresynthesis]   Channel bedio0 (n3xs_eiomotif_1to60_edt) is assigned to 3-th test IOs (IW0/NG04W_T_YP[1] / IW0/NG04W_T_AP[2]), length = 1894712
[I] [ephysresynthesis]   Channel tedc0 (n3xs_core_1to28_edt) is assigned to 7-th test IOs (IW0/NG03W_T_YP[0] / IW0/NG04W_T_AP[8]), length = 6718222
[I] [ephysresynthesis]   Channel bedc0 (n3xs_core_1to28_edt) is assigned to 20-th test IOs (IW0/NG04W_T_YP[5] / IW0/NG04W_T_AP[0]), length = 2439310
[I] [ephysresynthesis]   Channel tedc1 (n3xs_core_1to56_edt) is assigned to 4-th test IOs (IW1/HV00E_T_YP[5] / IW1/AL00E_T_AP[0]), length = 5191633
[I] [ephysresynthesis]   Channel bedc1 (n3xs_core_1to56_edt) is assigned to 21-th test IOs (IW0/NG04W_T_YP[6] / IW0/NG04W_T_AP[3]), length = 2999467
[I] [ephysresynthesis]   Channel tedc2 (n3xs_core_1to56_edt) is assigned to 9-th test IOs (IW1/HV00E_T_YP[1] / IW1/HV01E_T_AP[4]), length = 5183482
[I] [ephysresynthesis]   Channel bedc2 (n3xs_core_1to56_edt) is assigned to 22-th test IOs (IW0/NG04W_T_YP[7] / IW0/NG04W_T_AP[4]), length = 3605490
[I] [ephysresynthesis]   Channel tedc3 (n3xs_core_1to56_edt) is assigned to 10-th test IOs (IW1/HV00E_T_YP[3] / IW1/HV01E_T_AP[6]), length = 4765198
[I] [ephysresynthesis]   Channel bedc3 (n3xs_core_1to56_edt) is assigned to 19-th test IOs (IW1/NG03E_T_YP[7] / IW1/NG02E_T_AP[5]), length = 5013175
[I] [ephysresynthesis]   Channel tedmg4 (n3xs_mgio_1to35_edt) is assigned to 6-th test IOs (IW1/HV00E_T_YP[4] / IW1/HV01E_T_AP[8]), length = 4455361
[I] [ephysresynthesis]   Channel tedc4 (n3xs_core_1to56_edt) is assigned to 12-th test IOs (IW1/HV00E_T_YP[2] / IW1/HV01E_T_AP[5]), length = 4376244
[I] [ephysresynthesis]   Channel bedc4 (n3xs_core_1to56_edt) is assigned to 15-th test IOs (IW1/NG03E_T_YP[2] / IW1/NG03E_T_AP[6]), length = 3898172
[I] [ephysresynthesis]   Channel tedc5 (n3xs_core_1to56_edt) is assigned to 13-th test IOs (IW1/HV00E_T_YP[6] / IW1/HV01E_T_AP[7]), length = 4045116
[I] [ephysresynthesis]   Channel bedc5 (n3xs_core_1to56_edt) is assigned to 18-th test IOs (IW1/NG03E_T_YP[1] / IW1/NG03E_T_AP[8]), length = 3521102
[I] [ephysresynthesis]   Channel tedc6 (n3xs_core_1to56_edt) is assigned to 14-th test IOs (IW1/HV00E_T_YP[7] / IW1/HV01E_T_AP[2]), length = 3966113
[I] [ephysresynthesis]   Channel bedc6 (n3xs_core_1to56_edt) is assigned to 16-th test IOs (IW1/NG03E_T_YP[4] / IW1/NG03E_T_AP[5]), length = 3149401
[I] [ephysresynthesis]   Channel tedc7 (n3xs_core_1to28_edt) is assigned to 8-th test IOs (IW1/HV00E_T_YP[8] / IW1/HV01E_T_AP[3]), length = 3541927
[I] [ephysresynthesis]   Channel bedc7 (n3xs_core_1to28_edt) is assigned to 17-th test IOs (IW1/NG03E_T_YP[0] / IW1/NG02E_T_AP[4]), length = 3021114
[I] [ephysresynthesis]   Channel tedio1 (n3xs_eiomotif_1to60_edt) is assigned to 11-th test IOs (IW1/HV00E_T_YP[0] / IW1/AL00E_T_AP[1]), length = 2014995
[I] [ephysresynthesis]   Channel bedio1 (n3xs_eiomotif_1to60_edt) is assigned to 5-th test IOs (IW1/NG03E_T_YP[3] / IW1/NG02E_T_AP[6]), length = 2544218
[I] [ephysresynthesis]   Channel CBTL (n3xstcornertl) is assigned to 2-th test IOs (IW0/NG03W_T_YP[3] / IW0/NG03W_T_AP[6]), length = 4787134
[I] [ephysresynthesis] Assigning 4 pll mons (left = 2, right = 2) to 4 pll mon test IOs (left = 2, right = 2)
[I] [ephysresynthesis]   Total length = 562622
[I] [ephysresynthesis]   Pll mon (IW1/CK0_E_T_PLLMON0 / IW1/CK0_E_T_PLLMON1) is assigned to 3-th test IOs (IW1/NG00E_T_AP[8] / IW1/NG00E_T_AP[7]), length = 124810
[I] [ephysresynthesis]   Pll mon (IW1/CK1_E_T_PLLMON0 / IW1/CK1_E_T_PLLMON1) is assigned to 2-th test IOs (IW1/NG02E_T_AP[8] / IW1/NG02E_T_AP[7]), length = 124810
[I] [ephysresynthesis]   Pll mon (IW0/CK1_W_T_PLLMON0 / IW0/CK1_W_T_PLLMON1) is assigned to 0-th test IOs (IW0/NG03W_T_AP[8] / IW0/NG03W_T_AP[7]), length = 122213
[I] [ephysresynthesis]   Pll mon (IW0/CK0_W_T_PLLMON0 / IW0/CK0_W_T_PLLMON1) is assigned to 1-th test IOs (IW0/NG01W_T_AP[8] / IW0/NG02W_T_AP[8]), length = 190789
[I] [ephysresynthesis] Assigning 1 CBGD instances to 3 NW_general instances
[I] [ephysresynthesis]   Total length = 373433
[I] [ephysresynthesis]   CBGD instance CBTR is assigned to 2-th NW_general instance tnw14, length = 373433
[I] [ephysresynthesis] Assigning cb_buf instances
[I] [ephysresynthesis]   tcbb7 (cb_buf) -> Q0N (M16GP_GF28HPP_04_GF)  CBTR (n3xstcornergd)  
[I] [ephysresynthesis]   bcbb7 (cb_buf) -> 
[I] [ephysresynthesis] Assigning subbank scan chains
[I] [ephysresynthesis]   Sub scan chain 0 (IW1/AL00E_T_NWI IW1/AL00E_T_BSCSO 69) at 196400 is assigned to instance rnw16 (NW_rep) at 303305, distance = 106905
[I] [ephysresynthesis]   Sub scan chain 1 (IW1/HV00E_T_NWI IW1/HV00E_T_BSCSO 273) at 219080 is assigned to instance rnw16 (NW_rep) at 303305, distance = 84225
[I] [ephysresynthesis]   Sub scan chain 2 (IW1/HV01E_T_NWI IW1/HV01E_T_BSCSO 273) at 1017733 is assigned to instance rnw12 (NW_rep) at 945305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 3 (IW1/NG00E_T_NWI IW1/NG00E_T_BSCSO 294) at 1049623 is assigned to instance rnw12 (NW_rep) at 945305, distance = 104318
[I] [ephysresynthesis]   Sub scan chain 4 (IW1/CK0_E_T_OCCSI IW1/CK0_E_T_OCCSO 171) at 1514380 is assigned to instance rnw8 (NW_rep) at 1587305, distance = 72925
[I] [ephysresynthesis]   Sub scan chain 5 (IW1/NG01E_T_NWI IW1/NG01E_T_BSCSO 294) at 1980733 is assigned to instance rnw6 (NW_rep) at 1908305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 6 (IW1/NG02E_T_NWI IW1/NG02E_T_BSCSO 294) at 2012623 is assigned to instance rnw6 (NW_rep) at 1908305, distance = 104318
[I] [ephysresynthesis]   Sub scan chain 7 (IW1/CK1_E_T_OCCSI IW1/CK1_E_T_OCCSO 171) at 2477380 is assigned to instance rnw2 (NW_rep) at 2550305, distance = 72925
[I] [ephysresynthesis]   Sub scan chain 8 (IW1/NG03E_T_NWI IW1/NG03E_T_BSCSO 294) at 2943733 is assigned to instance rnw0 (NW_rep) at 2871305, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 9 (IW0/NG04W_T_NWI IW0/NG04W_T_BSCSO 294) at 6657226 is assigned to instance lnw1 (NW_rep) at 6873909, distance = 216683
[I] [ephysresynthesis]   Sub scan chain 10 (IW0/CK1_W_T_OCCSI IW0/CK1_W_T_OCCSO 171) at 7121784 is assigned to instance lnw3 (NW_rep) at 7194909, distance = 73125
[I] [ephysresynthesis]   Sub scan chain 11 (IW0/NG03W_T_NWI IW0/NG03W_T_BSCSO 294) at 7588337 is assigned to instance lnw5 (NW_rep) at 7515909, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 12 (IW0/NG02W_T_NWI IW0/NG02W_T_BSCSO 294) at 7620226 is assigned to instance lnw5 (NW_rep) at 7515909, distance = 104317
[I] [ephysresynthesis]   Sub scan chain 13 (IW0/CK0_W_T_OCCSI IW0/CK0_W_T_OCCSO 171) at 8084784 is assigned to instance lnw9 (NW_rep) at 8157909, distance = 73125
[I] [ephysresynthesis]   Sub scan chain 14 (IW0/NG01W_T_NWI IW0/NG01W_T_BSCSO 294) at 8551337 is assigned to instance lnw11 (NW_rep) at 8478909, distance = 72428
[I] [ephysresynthesis]   Sub scan chain 15 (IW0/NG00W_T_NWI IW0/NG00W_T_BSCSO 294) at 8583226 is assigned to instance lnw11 (NW_rep) at 8478909, distance = 104317
[I] [ephysresynthesis]   Sub scan chain 16 (IW0/HV00W_T_NWI IW0/HV00W_T_BSCSO 273) at 9382295 is assigned to instance lnw17 (NW_rep_nw) at 9441226, distance = 58931
[I] [ephysresynthesis]   Sub scan chain 17 (IW0/AL00W_T_NWI IW0/AL00W_T_BSCSO 69) at 9403437 is assigned to instance lnw17 (NW_rep_nw) at 9441226, distance = 37789
[I] [ephysresynthesis]   Sub scan chain 3 (IW1/NG00E_T_NWI IW1/NG00E_T_BSCSO 294) at is assigned to line 51 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 5 (IW1/NG01E_T_NWI IW1/NG01E_T_BSCSO 294) at is assigned to line 52 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 6 (IW1/NG02E_T_NWI IW1/NG02E_T_BSCSO 294) at is assigned to line 53 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 8 (IW1/NG03E_T_NWI IW1/NG03E_T_BSCSO 294) at is assigned to line 54 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 9 (IW0/NG04W_T_NWI IW0/NG04W_T_BSCSO 294) at is assigned to line 55 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 11 (IW0/NG03W_T_NWI IW0/NG03W_T_BSCSO 294) at is assigned to line 56 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 12 (IW0/NG02W_T_NWI IW0/NG02W_T_BSCSO 294) at is assigned to line 57 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 14 (IW0/NG01W_T_NWI IW0/NG01W_T_BSCSO 294) at is assigned to line 58 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 15 (IW0/NG00W_T_NWI IW0/NG00W_T_BSCSO 294) at is assigned to line 59 (length = 294)
[I] [ephysresynthesis]   Sub scan chain 1 (IW1/HV00E_T_NWI IW1/HV00E_T_BSCSO 273) at is assigned to line 60 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 2 (IW1/HV01E_T_NWI IW1/HV01E_T_BSCSO 273) at is assigned to line 61 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 16 (IW0/HV00W_T_NWI IW0/HV00W_T_BSCSO 273) at is assigned to line 62 (length = 273)
[I] [ephysresynthesis]   Sub scan chain 4 (IW1/CK0_E_T_OCCSI IW1/CK0_E_T_OCCSO 171) at is assigned to line 63 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 7 (IW1/CK1_E_T_OCCSI IW1/CK1_E_T_OCCSO 171) at is assigned to line 64 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 10 (IW0/CK1_W_T_OCCSI IW0/CK1_W_T_OCCSO 171) at is assigned to line 65 (length = 171)
[I] [ephysresynthesis]   Sub scan chain 13 (IW0/CK0_W_T_OCCSI IW0/CK0_W_T_OCCSO 171) at is assigned to line 0 (length = 172)
[I] [ephysresynthesis]   Sub scan chain 0 (IW1/AL00E_T_NWI IW1/AL00E_T_BSCSO 69) at is assigned to line 1 (length = 70)
[I] [ephysresynthesis]   Sub scan chain 17 (IW0/AL00W_T_NWI IW0/AL00W_T_BSCSO 69) at is assigned to line 2 (length = 70)
[I] [ephysresynthesis] Assigning 112 left IO OCC pins to 180 locations
[I] [ephysresynthesis]   Max displacement = 147386
[I] [ephysresynthesis]   Average displacement = 62945
[I] [ephysresynthesis] Assigning 2 left PLL OCC pins to 20 locations
[I] [ephysresynthesis]   Max displacement = 108327
[I] [ephysresynthesis]   Average displacement = 104443
[I] [ephysresynthesis] Assigning 112 right IO OCC pins to 180 locations
[I] [ephysresynthesis]   Max displacement = 148217
[I] [ephysresynthesis]   Average displacement = 62885
[I] [ephysresynthesis] Assigning 4 right PLL OCC pins to 20 locations
[I] [ephysresynthesis]   Max displacement = 107047
[I] [ephysresynthesis]   Average displacement = 105347
[I] [ephysresynthesis] Creating DFT ring instances
[I] [ephysresynthesis]   Created instance DFTR/lnw0_3 (NW_rep_buf) at the location (94100, 196990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw1_4 (NW_rep_buf) at the location (3678152, 380490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw1_5 (NW_rep) at the location (94100, 318990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw0_6 (NW_rep) at the location (3678152, 258490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw2_7 (NW_rep_buf) at the location (94100, 517990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw3_8 (NW_rep_buf) at the location (3678152, 701490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw3_9 (NW_rep) at the location (94100, 639990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw2_10 (NW_rep) at the location (3678152, 579490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw4_11 (NW_rep_buf) at the location (94100, 838990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw5_12 (NW_rep_buf) at the location (3678152, 1022490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw5_13 (NW_rep) at the location (94100, 960990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw4_14 (NW_rep) at the location (3678152, 900490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw6_15 (NW_rep_buf) at the location (94100, 1159990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw7_16 (NW_rep_buf) at the location (3678152, 1343490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw7_17 (NW_rep) at the location (94100, 1281990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw6_18 (NW_rep) at the location (3678152, 1221490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw8_19 (NW_rep_buf) at the location (94100, 1480990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw9_20 (NW_rep_buf) at the location (3678152, 1664490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw9_21 (NW_rep) at the location (94100, 1602990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw8_22 (NW_rep) at the location (3678152, 1542490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw10_23 (NW_rep_buf) at the location (94100, 1801990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw11_24 (NW_rep_buf) at the location (3678152, 1985490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw11_25 (NW_rep) at the location (94100, 1923990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw10_26 (NW_rep) at the location (3678152, 1863490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw12_27 (NW_rep_buf) at the location (94100, 2122990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw13_28 (NW_rep_buf) at the location (3678152, 2306490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw13_29 (NW_rep) at the location (94100, 2244990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw12_30 (NW_rep) at the location (3678152, 2184490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw14_31 (NW_rep_buf) at the location (94100, 2443990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw15_32 (NW_rep_buf) at the location (3678152, 2627490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw15_33 (NW_rep) at the location (94100, 2565990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw14_34 (NW_rep) at the location (3678152, 2505490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw16_35 (NW_rep_buf) at the location (94100, 2764990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw17_36 (NW_rep_buf) at the location (3678152, 2948490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/lnw17_37 (NW_rep_nw) at the location (94100, 2886990) R180_F
[I] [ephysresynthesis]   Created instance DFTR/rnw16_38 (NW_rep) at the location (3678152, 2826490) R0_F
[I] [ephysresynthesis]   Created instance DFTR/tnw0_39 (NW_scan) at the location (178813, 3034560) R0
[I] [ephysresynthesis]   Created instance DFTR/tednw_40 (n3xs_nw_1to66_edt) at the location (249813, 3034560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw0_41 (NW_general) at the location (294313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw1_42 (NW_addr) at the location (465313, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw1_43 (NW_rep_hor) at the location (520313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw2_44 (NW_rep_hor) at the location (711313, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw2_45 (NW_rep_hor) at the location (761313, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tedio0_46 (n3xs_eiomotif_1to60_edt) at the location (865803, 3042560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedio0_47 (n3xs_eiomotif_1to60_edt) at the location (865803, 102920) R0_F
[I] [ephysresynthesis]   Created instance DFTR/tnw3_48 (NW_rep_hor) at the location (1054998, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw3_49 (NW_rep_sw1) at the location (1104998, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tcbb0_50 (cb_buf) at the location (1119780, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc0_51 (n3xs_core_1to28_edt) at the location (1154248, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc0_52 (n3xs_core_1to28_edt) at the location (1151280, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw4_53 (NW_top) at the location (1198530, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw4_54 (NW_bottom1) at the location (1316530, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tcbb1_55 (cb_buf) at the location (1329312, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc1_56 (n3xs_core_1to56_edt) at the location (1363780, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc1_57 (n3xs_core_1to56_edt) at the location (1360812, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw5_58 (NW_top) at the location (1408062, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw5_59 (NW_bottom1) at the location (1526062, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne2_60 (mgio_ne) at the location (1538844, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc2_61 (n3xs_core_1to56_edt) at the location (1573312, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc2_62 (n3xs_core_1to56_edt) at the location (1570344, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne2_63 (mgio_ne) at the location (1604812, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw6_64 (NW_top) at the location (1617594, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw6_65 (NW_bottom1) at the location (1735594, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgdf3_66 (mgio_dft) at the location (1748376, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc3_67 (n3xs_core_1to56_edt) at the location (1782844, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc3_68 (n3xs_core_1to56_edt) at the location (1779876, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgdf3_69 (mgio_dft) at the location (1814344, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw7_70 (NW_top) at the location (1827126, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw7_71 (NW_bottom1) at the location (1945126, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tedmg4_72 (n3xs_mgio_1to35_edt) at the location (1957908, 3022560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc4_73 (n3xs_core_1to56_edt) at the location (1992376, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc4_74 (n3xs_core_1to56_edt) at the location (1989408, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw8_75 (NW_top) at the location (2036658, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw8_76 (NW_bottom1) at the location (2154658, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne5_77 (mgio_ne) at the location (2167440, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc5_78 (n3xs_core_1to56_edt) at the location (2201908, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc5_79 (n3xs_core_1to56_edt) at the location (2198940, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne5_80 (mgio_ne) at the location (2233408, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw9_81 (NW_top) at the location (2246190, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw9_82 (NW_bottom1) at the location (2364190, 113120) R180
[I] [ephysresynthesis]   Created instance DFTR/tmgne6_83 (mgio_ne) at the location (2376972, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/tedc6_84 (n3xs_core_1to56_edt) at the location (2411440, 3019560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc6_85 (n3xs_core_1to56_edt) at the location (2408472, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bmgne6_86 (mgio_ne) at the location (2442940, 125920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw10_87 (NW_top) at the location (2455722, 3032360) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw10_88 (NW_bottom1) at the location (2573722, 113120) R180
[I] [ephysresynthesis]   Netlist contains instance Q0N_unused_cb_buf (cb_buf) at the location of instance DFTR/tcbb7
[I] [ephysresynthesis]   Created instance DFTR/tedc7_89 (n3xs_core_1to28_edt) at the location (2620972, 3024560) R0
[I] [ephysresynthesis]   Created instance DFTR/bedc7_90 (n3xs_core_1to28_edt) at the location (2618004, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/bcbb7_91 (cb_buf) at the location (2652472, 120920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw11_92 (NW_rep_hor) at the location (2667254, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw11_93 (NW_rep_sm1) at the location (2717254, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tedio1_94 (n3xs_eiomotif_1to60_edt) at the location (2906449, 3042560) R180_F
[I] [ephysresynthesis]   Created instance DFTR/bedio1_95 (n3xs_eiomotif_1to60_edt) at the location (2906449, 102920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw12_96 (NW_rep_hor) at the location (3010939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw12_97 (NW_rep_hor) at the location (3045939, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw13_98 (NW_rep_hor) at the location (3251939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw13_99 (NW_general) at the location (3325589, 100920) R180
[I] [ephysresynthesis]   Created instance DFTR/tnw14_100 (NW_general) at the location (3477939, 3044560) R0
[I] [ephysresynthesis]   Created instance DFTR/bnw14_101 (NW_rep_se) at the location (3542939, 100920) R180
[I] [ephysresynthesis]   User netlist contains 0 clock IOs and 0 PLLs for OCC configuration
[I] [ephysresynthesis]   User netlist clock pads: 
[I] [ephysresynthesis] Writing not buffered nets to file DftRingConn.txt
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[0] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[1] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[2] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[3] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[4] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[5] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[6] (cb_buf) to DFTR_VDD_1 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[7] (cb_buf) to DFTR_VSS_2 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[8] (cb_buf) to DFTR_VDD_1 by default
[W] [ephysresynthesis] Connecting pin DFTR/tcbb1_55/I_A[9] (cb_buf) to DFTR_VDD_1 by default
[I] [ephysresynthesis]   Core edt: <-> tedc0 (n3xs_core_1to28_edt) <-> tnw4 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw4 (NW_top) <-> tedc1 (n3xs_core_1to56_edt) <-> tnw5 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw5 (NW_top) <-> tedc2 (n3xs_core_1to56_edt) <-> tnw6 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw6 (NW_top) <-> tedc3 (n3xs_core_1to56_edt) <-> tnw7 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw7 (NW_top) <-> tedc4 (n3xs_core_1to56_edt) <-> tnw8 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw8 (NW_top) <-> tedc5 (n3xs_core_1to56_edt) <-> tnw9 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw9 (NW_top) <-> tedc6 (n3xs_core_1to56_edt) <-> tnw10 (NW_top)
[I] [ephysresynthesis]   Core edt: tnw10 (NW_top) <-> tedc7 (n3xs_core_1to28_edt) <->
[I] [ephysresynthesis]   Core edt: <-> bedc7 (n3xs_core_1to28_edt) <-> bnw10 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw10 (NW_bottom1) <-> bedc6 (n3xs_core_1to56_edt) <-> bnw9 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw9 (NW_bottom1) <-> bedc5 (n3xs_core_1to56_edt) <-> bnw8 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw8 (NW_bottom1) <-> bedc4 (n3xs_core_1to56_edt) <-> bnw7 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw7 (NW_bottom1) <-> bedc3 (n3xs_core_1to56_edt) <-> bnw6 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw6 (NW_bottom1) <-> bedc2 (n3xs_core_1to56_edt) <-> bnw5 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw5 (NW_bottom1) <-> bedc1 (n3xs_core_1to56_edt) <-> bnw4 (NW_bottom1)
[I] [ephysresynthesis]   Core edt: bnw4 (NW_bottom1) <-> bedc0 (n3xs_core_1to28_edt) <->
[I] [ephysresynthesis] Assigning test and edt clocks
[I] [ephysresynthesis]   Clock macro for test/edt clock root = lckm9 (eclkdft_wrap)
[I] [ephysresynthesis]   Assigning test clock
[I] [ephysresynthesis]     Drivers = 46, receivers = 56
[I] [ephysresynthesis]     Max fanout = 5, max distance to receiver = 160508
[I] [ephysresynthesis]   Assigning edt clock
[I] [ephysresynthesis]     Drivers = 46, receivers = 169
[I] [ephysresynthesis]     Max fanout = 7, max distance to receiver = 170110
[I] [ephysresynthesis] Reading not buffered nets from file DftRingConn.txt
[I] [ephysresynthesis]   Read 3681 not buffered nets (3681 signal ones), total pin number = 8427
[I] [ephysresynthesis] Routing not buffered nets: 3728 paths, 210 routing tracks
[I] [ephysresynthesis] Buffering nets: 25 dffs, 4012 inverters
[I] [ephysresynthesis] Making tie offs
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG04W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK1_W_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG03W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG02W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/CK0_W_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG01W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/NG00W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/HV00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW0/AL00W_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG03E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK1_E_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG02E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG01E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLUPD (dftckbuf/T_PLLUPD)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLMON1_I (dftckbuf/T_PLLMON1_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/CK0_E_T_PLLMON0_I (dftckbuf/T_PLLMON0_I)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/NG00E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV01E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[8] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[8] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[7] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[7] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[6] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[6] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[5] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[5] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[4] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[4] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[3] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[3] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[2] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[2] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_OEP[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/HV00E_T_AP[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_OEN[0] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_AN[0] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_OEN[1] (dftpadbuf/T_OE)
[I] [ephysresynthesis]   Tie off ext conn IW1/AL00E_T_AN[1] (dftpadbuf/T_A)
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN2[8] (M16GP_GF28HPP_04_GF/SCANDILN2[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN0[8] (M16GP_GF28HPP_04_GF/SCANDILN0[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN1[8] (M16GP_GF28HPP_04_GF/SCANDILN1[8])
[I] [ephysresynthesis]   Tie off ext conn Q0N/SCANDILN3[8] (M16GP_GF28HPP_04_GF/SCANDILN3[8])
[I] [ephysresynthesis]   Tie off pin DFTR/bnw0_41/FROM_GEN_INTERRUPT (NW_general)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb0_50/I_A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw4_53/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw4_54/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tcbb1_55/A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw5_58/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw5_59/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw6_64/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw6_65/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_MGIO_TAP_OVERRIDE (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPINSTSEL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPRESETL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPSHIFTDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPCAPTUREDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPUPDATEDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TCK (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TAPTDI (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_TCKCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_SCANREFCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_PLLLOCKED (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[4] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[5] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tmgdf3_66/I_NE_OBSERVE[6] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/TAPTDO (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_MGIO_TAP_OVERRIDE (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPINSTSEL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPRESETL (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPSHIFTDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPCAPTUREDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPUPDATEDR (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TCK (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TAPTDI (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_TCKCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_SCANREFCLK_EN (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_PLLLOCKED (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[4] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[5] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/I_NE_OBSERVE[6] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXP[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[0] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[1] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[2] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/bmgdf3_69/BSOUT_RXN[3] (mgio_dft)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw7_70/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw7_71/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw8_75/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw8_76/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw9_81/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw9_82/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_INTERRUPT (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[0] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[1] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[2] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[3] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[4] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[5] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[6] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/tnw10_87/FROM_GEN_OUTPUT[7] (NW_top)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_INTERRUPT (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[0] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[1] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[2] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[3] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[4] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[5] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[6] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw10_88/FROM_GEN_OUTPUT[7] (NW_bottom1)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[0] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[1] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[2] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[3] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[4] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[5] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[6] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[7] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[8] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bcbb7_91/I_A[9] (cb_buf)
[I] [ephysresynthesis]   Tie off pin DFTR/bnw13_99/FROM_GEN_INTERRUPT (NW_general)
[I] [ephysresynthesis] Configuring OCC
[I] [ephysresynthesis]   Configuring left side
[I] [ephysresynthesis]     Attempt with involving unused only ckgens, unused only OCC outputs, just one IO per one ckgen
[I] [ephysresynthesis]       Clock IOs = 0, available ck gen pins = 2
[I] [ephysresynthesis]   Configuring right side
[I] [ephysresynthesis]     Attempt with involving unused only ckgens, unused only OCC outputs, just one IO per one ckgen
[I] [ephysresynthesis]       Clock IOs = 0, available ck gen pins = 4
[I] [ephysresynthesis] Dumping reports
[I] [ephysresynthesis]   Dumping network STA settings to file network_sta_settings.tcl
[I] [ephysresynthesis]   Dumping test pin assignment to file test_pin_assignment.csv
[I] [ephysresynthesis]   Dumping scan edt assignment to file scan_edt_assignment.csv
[I] [ephysresynthesis]   Dumping mgio dft assignment to file mgio_dft_assignment.csv
[I] [ephysresynthesis]   Dumping pll monitor assignment to file pll_monitor_assignment.csv
[I] [ephysresynthesis]   Dumping pll occ assignment to file pll_occ_assignment.csv
[I] [ephysresynthesis]   Dumping ne chain to file ne_chain.csv
[I] [ephysresynthesis]   Dumping jtag/bsc chain to file jtag_chain.csv
[I] [ephysresynthesis] Saving verilog file ar.dftring.v
[I] [ephysresynthesis] Saving def file ar.dftring.def
[I] [ephysresynthesis] Saving snapshot ../snapshots/ar/dftring/layout.rdb
[I] [ephysresynthesis] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 16:10:41 2019
	
[I] [ephysresynthesis] exit code: 0
[I] [ephysresynthesis] num errors detected: 0, suppressed: 0, ignored: 0
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ss125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Read tech parameters for corner 0v807ssn40
[I] Read tech parameters for corner 0v935ff125
[I] Start Clock Tree Insertion
[I] [econfig] *********************************************************************
[I] [econfig] eConfig - Design Configurator tool for Nextreme-III 
		 Copyright: eASIC Inc. All rights reserved
[I] [econfig] Econfig command options            :  --logFile device_mapping.log --createOaDb --placedDesign /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def --placedVerilog /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v --userLibName UserDesign --userDesignName ar --userViewName placement --userLibDefsFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs --workDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work --outputDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work --logDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log --reportDir /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports --device n3xst150f --userDevice N3XST150 --deviceType full --cornerType n3xstcornertl_1_wrap --cornergdType n3xstcornergd_1_wrap --package FC150 --pinTable /home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv --task embed_clk_and_rtbuf_mnbuf_packing --skipSpefConfig --pinoutFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.pinout --bsdl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl --ibis_map /home/dmitriev/lastperf/nextreme-2/data_n3xs/ibis/config/ibis_map.csv --jtag off --jtag_power 3.3 --jtag_tdo_strength 08 --por off --ntsd off --ntsd_east off --padLess --popt --pnc 10000 --userCode 10000 --proceedOnErrors --maxMessagePerId 50 --technology gp --jtagSelect JTAG_MODE_0111
[I] [econfig] Create user design oa              : 1
[I] [econfig] Placed design                      : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def
[I] [econfig] Placed verilog                     : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v
[I] [econfig] User design name                   : ar
[I] [econfig] Work dir                           : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work
[I] [econfig] Output dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work
[I] [econfig] Log dir                            : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log
[I] [econfig] Report dir                         : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports
[I] [econfig] Device name                        : n3xst150f
[I] [econfig] Device type                        : full
[I] [econfig] User device name                   : N3XST150
[I] [econfig] Package name                       : FC150
[I] [econfig] Task needs to be done              : embed_clk_and_rtbuf_mnbuf_packing
[I] [econfig] Pad less design                    : true
[I] [econfig] Ntsd(west) option                  : off
[I] [econfig] Ntsd(east) option                  : off
[I] [econfig] Bsdl file                          : /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/reports/ar.bsdl
[I] [econfig] Power optimized config             : Yes
[I] [econfig] *********************************************************************
[I] [econfig] Found multi chip pintable
[I] [econfig] Tag used in pin table file </home/dmitriev/lastperf/nextreme-2/data_n3xs/device_libs/oa/physical/lib/n3xst150f/n3xst150f_pintable.csv> is <# Revision:,0.01,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,>.
[I] [econfig] Unclassified P/G class for pin VCC_TR, created new class
[I] [econfig] Unclassified P/G class for pin VDDIO_16G_N, created new class
[I] [econfig] Unclassified P/G class for pin VDDP_16G_Q0N, created new class
[I] [econfig] Unclassified P/G class for pin VDDR_16G_N, created new class
[I] [econfig] Unclassified P/G class for pin VPP_TR, created new class
[I] [econfig] *******************************************************************************
[I] [econfig] *   DESIGN IS PAD LESS. TOOL WILL NOT PRINT PININFO, BSDL AND IBIS REPORTS!   *
[I] [econfig] *   SOME DATA IN SIGNOFF TARBALL WILL BE ABSENT ALSO.                         *
[I] [econfig] *******************************************************************************
[I] [econfig] Reading def netlist file </home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def>.
[O] [econfig] *****************************************************************************
[O] [econfig] Tool:		verilog2oa          22.50.047
[O] [econfig] *****************************************************************************
[O] [econfig] Running: verilog2oa -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -DMSystem oaDMFileSys -libPath /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/UserDesign -overwrite -refLibs "techlib" -verilog "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v" -top ar -view placement -viewType maskLayout -defparams
[O] [econfig] Started: Fri Mar 15 16:10:42 2019 (Hostname: mos018.ru.easic.com)
[I] Detected changes in option list. Raising events.
[W] [econfig] (OAVLG-40065): /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.v(31620) : The width of the terminal "OUT_T_STATDATA[20:0]" does not match the width of the net "DFTR_NET_9358". Some bits were left unconnected. Correct the width of the net or terminal.
[O] [econfig] Finished:	verilog2oa
[O] [econfig] Time elapsed:	1.30 seconds
[O] [econfig] CPU Time:	0.565611 seconds
[O] [econfig] System Time:	0.04212 seconds
[O] [econfig] Peak VM:	8404992 bytes
[O] [econfig] Messages:	0 errors, 1 warning
[O] [econfig] *****************************************************************************
[O] [econfig] Tool:		def2oa              22.50.047
[O] [econfig] *****************************************************************************
[O] [econfig] Running: def2oa -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -DMSystem oaDMFileSys -refLibs "techlib" -dataModel 4 -def "/home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.dftring.def" -cell ar -view placement
[O] [econfig] Started: Fri Mar 15 16:10:43 2019 (Hostname: mos018.ru.easic.com)
[O] [econfig] Finished:	def2oa
[O] [econfig] Time elapsed:	0.59 seconds
[O] [econfig] CPU Time:	0.392996 seconds
[O] [econfig] System Time:	0.042673 seconds
[O] [econfig] Peak VM:	12124160 bytes
[O] [econfig] Messages:	0 errors, 0 warnings
[I] [econfig] Done
[I] [econfig] Loading oa design.
[I] [econfig] Done
[I] [econfig] Check dcdl types
[I] [econfig] Check clock inverters types
[I] [econfig] Do IO pads flattening
[I] [econfig] Create flat site map
[I] [econfig] Done for 0 io pads
[I] [econfig] Remapping dcdl types
[I] [econfig] Done remapping 0 dcdl types
[I] [econfig] Doing macro eco operation on user design
[I] [econfig]   device revision name is 'd'
[I] [econfig] Done
[I] [econfig] Creating physical device DB
[I] [econfig] Create hierarchy site map
[I] [econfig] Doing placement check.
[I] [econfig] Done
[I] [econfig] Populating chip hier structure
[I] [econfig] Done
[I] [econfig] Doing io configuration
[I] [econfig] Done
[I] [econfig] Do DFT ring connections
[I] [econfig]   Create instance CBTL with type n3xstcornertl_1_wrap
[I] [econfig]   Connect instance CBTL type n3xstcornertl_1_wrap pin IOB2_T18_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_6
[I] [econfig]   Create instance \IW0/HV00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/AL00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm9CMT\/CBB\/CBN0_0_84 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T3
[I] [econfig]   Create instance \IW1/HV01E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm6CMT\/CBB\/CBN0_0_1178 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW1/NG01E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm3CMT\/CBB\/CBN0_0_1199 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG02E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG03W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG02W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm3CMT\/CBB\/CBN0_0_43 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG01W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW0/NG00W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm6CMT\/CBB\/CBN0_0_22 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/CK1_W/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/CK0_W/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW1/CK0_E/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/CK1_E/ITCKBUF  with type dftckbuf_act
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_REFCK
[I] [econfig]   Connect instance DFTR\/rckm9CMT\/CBB\/CBN0_0_1157 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/AL00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Create instance \IW1/HV00E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/rckm4CMT\/CBB\/CBN0_0_1192 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/rckm1CMT\/CBB\/CBN0_0_1213 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW1/NG03E/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/rckm0CMT\/CBB\/CBN0_0_1220 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm1CMT\/CBB\/CBN0_0_1234 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm1CMT\/CBB\/CBN0_0_71 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1CMT\/CBB\/CBN0_0_57 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/lckm4CMT\/CBB\/CBN0_0_36 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_CLKI
[I] [econfig]   Connect instance DFTR\/tlckm1CMT\/CBB\/CBN0_0_91 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm1CMT\/CBB\/CBN0_0_1150 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T2
[I] [econfig]   Create instance CBTR with type n3xstcornergd_1_wrap
[I] [econfig]   Connect instance CBTR type n3xstcornergd_1_wrap pin IOB0_T18_7
[I] [econfig]   Connect instance DFTR\/lckm9CMB\/CBB\/CBN0_0_1 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T1
[I] [econfig]   Connect instance DFTR\/rckm8CMT\/CBB\/CBN0_0_1164 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7CMT\/CBB\/CBN0_0_1171 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5CMT\/CBB\/CBN0_0_1185 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2CMT\/CBB\/CBN0_0_1206 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm2CMT\/CBB\/CBN0_0_1227 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance HS1\/CI0IOCMB\/SCBR\/SCB_1137 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance C\/B2\/CM0BCMB\/SCBR\/SCB_557 type scconbr pin TO_CLKT
[I] [econfig]   Connect instance HS0\/CI0IOCMB\/SCBR\/SCB_191 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance DFTR\/blckm2CMT\/CBB\/CBN0_0_78 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG04W/ITBSCBUF  with type dftpadbuf3
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_CLK
[I] [econfig]   Connect instance DFTR\/lckm0CMT\/CBB\/CBN0_0_64 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2CMT\/CBB\/CBN0_0_50 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5CMT\/CBB\/CBN0_0_29 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7CMT\/CBB\/CBN0_0_15 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8CMT\/CBB\/CBN0_0_8 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/tlckm2CMT\/CBB\/CBN0_0_98 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance HS0\/CI9IOCMT\/SCBR\/SCB_107 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance C\/B2\/CM9BCMT\/SCBR\/SCB_447 type scconbr pin TO_CLKT
[I] [econfig]   Connect instance HS1\/CI9IOCMT\/SCBR\/SCB_1053 type scconbrio pin TO_CLKT
[I] [econfig]   Connect instance DFTR\/trckm2CMT\/CBB\/CBN0_0_1143 type ebbuf2 pin O_CLK
[I] [econfig]   Create instance \IW0/NG04W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG03W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG02W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG01W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/NG00W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/HV00W/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW0/AL00W/ITBUSBUF0  with type dftpadbuf4
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[7]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSENTX
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSENRX
[I] [econfig]   Create instance \IW1/AL00E/ITBUSBUF0  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/HV00E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/HV01E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG00E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG01E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG02E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Create instance \IW1/NG03E/ITBUSBUF  with type dftpadbuf4
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[7]
[I] [econfig]   Connect instance DFTR\/tlckm2CMT\/CBB\/CBN0_1_1253 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm1CMT\/CBB\/CBN0_1_1540 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/brckm2CMT\/CBB\/CBN0_1_1533 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm2CMT\/CBB\/CBN0_1_1466 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/blckm1CMT\/CBB\/CBN0_1_1459 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm2CMT\/CBB\/CBN0_1_1317 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm9CMT\/CBB\/CBN0_1_1331 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance edt_clk_leaf_C\/B1\/CM0BCMT\/CIB\/CTI0_0\/CKI_1486 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B0\/CM0BCMT\/CIB\/CTI0_0\/CKI_1478 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_clock
[I] [econfig]   Connect instance DFTR\/tlckm1CMT\/CBB\/CBN0_1_1246 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/trckm1CMT\/CBB\/CBN0_1_1324 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm8CMT\/CBB\/CBN0_1_1338 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7CMT\/CBB\/CBN0_1_1345 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm6CMT\/CBB\/CBN0_1_1352 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5CMT\/CBB\/CBN0_1_1359 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm4CMT\/CBB\/CBN0_1_1366 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm3CMT\/CBB\/CBN0_1_1373 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2CMT\/CBB\/CBN0_1_1380 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm1CMT\/CBB\/CBN0_1_1387 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm0CMT\/CBB\/CBN0_1_1452 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1CMT\/CBB\/CBN0_1_1445 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2CMT\/CBB\/CBN0_1_1438 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm3CMT\/CBB\/CBN0_1_1431 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm4CMT\/CBB\/CBN0_1_1424 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5CMT\/CBB\/CBN0_1_1417 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm6CMT\/CBB\/CBN0_1_1410 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7CMT\/CBB\/CBN0_1_1403 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8CMT\/CBB\/CBN0_1_1396 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance edt_clk_leaf_HS1\/CI0IOCMT\/CIB\/CTI0_0\/CKI_1525 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B6\/CM0BCMT\/CIB\/CTI0_0\/CKI_1517 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B5\/CM0BCMT\/CIB\/CTI0_0\/CKI_1512 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B2\/CM0BCMT\/CIB\/CTI0_0\/CKI_1491 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS0\/CI9IOCMT\/CIB\/CTI0_0\/CKI_1257 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B0\/CM9BCMT\/CIB\/CTI0_0\/CKI_1265 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B1\/CM9BCMT\/CIB\/CTI0_0\/CKI_1270 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B4\/CM9BCMT\/CIB\/CTI0_0\/CKI_1291 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B5\/CM9BCMT\/CIB\/CTI0_0\/CKI_1296 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B6\/CM9BCMT\/CIB\/CTI0_0\/CKI_1304 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS0\/CI0IOCMT\/CIB\/CTI0_0\/CKI_1473 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B3\/CM9BCMT\/CIB\/CTI0_0\/CKI_1283 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_HS1\/CI9IOCMT\/CIB\/CTI0_0\/CKI_1309 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T0
[I] [econfig]   Create instance \IW0/AL00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance DFTR\/lckm9CMB\/CBB\/CBN0_1_1238 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance edt_clk_leaf_C\/B4\/CM0BCMT\/CIB\/CTI0_0\/CKI_1504 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B3\/CM0BCMT\/CIB\/CTI0_0\/CKI_1499 type eclkinv1_on pin O_Z
[I] [econfig]   Connect instance edt_clk_leaf_C\/B2\/CM9BCMT\/CIB\/CTI0_0\/CKI_1278 type eclkinv1_on pin O_Z
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN2
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[0]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN2[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[5]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[7]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX0
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN0[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN0
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP0
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANMODE
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TTYPE[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TTYPE[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANREFCLK
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOSB[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDISB[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TCK
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPRESETL
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPCAPTUREDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPSHIFTDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPUPDATEDR
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPINSTSEL
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPTDI
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin TAPTDO
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP1
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN1
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX1
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[0]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN1[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[5]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[7]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[6]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[7]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[6]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[5]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[2]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[1]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[4]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[3]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[2]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[1]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[0]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSIN_TX3
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[4]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDOLN3[3]
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXN3
[I] [econfig]   Connect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSOUT_RXP3
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXN3
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITDATA_RXP3
[I] [econfig]   Instance Q0N_unused type M16GP_GF28HPP_04_GF pin IDDQ already connected to net DFTR_NET_2348
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_6
[I] [econfig]   Create instance \HS0/SCB17/SE  with type scbufcri
[I] [econfig]   Connect instance HS0\/SCB17\/SE type scbufcri pin I_IN
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANEN
[I] [econfig]   Create instance \HS1/SCB17/SE  with type scbufcri
[I] [econfig]   Connect instance HS1\/SCB17\/SE type scbufcri pin I_IN
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCEN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_7
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin ACMODE
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_2
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin BSINITCLK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T0_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T1_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T2_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T3_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T4_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T5_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T10_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T0_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T1_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T2_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T3_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T4_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_6
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/AL00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW0/NG04W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/HV00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/AL00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW1/NG03E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_channels_in
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_channels_out
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T12_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCTCK
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH0  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH0 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH0  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH0 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH2  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH2 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH2  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH2 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH1  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH1 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH1  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH1 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/EW/GLOBBUFH3  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW1\/EW\/GLOBBUFH3 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/EW/GLOBBUFH3  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/EW\/GLOBBUFH3 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH1  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH1 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW1/AL00E/GLOBBUFH2  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW1\/AL00E\/GLOBBUFH2 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH0  with type por_globbufh_r2l
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH0 type por_globbufh_r2l pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_0
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH3  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH3 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_1
[I] [econfig]   Create instance \IW0/AL00W/GLOBBUFH4  with type por_globbufh_l2r
[I] [econfig]   Connect instance IW0\/AL00W\/GLOBBUFH4 type por_globbufh_l2r pin PORBUF_LEFT_IO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T14_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T16_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG04W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG03W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG02W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG01W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/NG00W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/HV00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW0/AL00W/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_0
[I] [econfig]   Create instance \IW1/AL00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/AL00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV00E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/HV01E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG00E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG01E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFP8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG02E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN8  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN7  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN6  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN5  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN4  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN3  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN2  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN1  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Create instance \IW1/NG03E/ITBUFN0  with type dftpadbuf_act0
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_ISEL
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_5
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NERSTN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[5]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCRSTN
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_TMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[1]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_JMODE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[0]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_4
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[8]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSHF
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_reset
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_update
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_low_power_shift_en
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin edt_bypass
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_DBGCTRL
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[15]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[4]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[10]
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_MGIOEN
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_1
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_1
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[2]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_2
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[3]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_7
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[9]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_5
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[12]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_3
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[13]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T18_6
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[11]
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUSBUF0 type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_0
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUSBUF0 type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUSBUF type dftpadbuf4 pin T_I[14]
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_3
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NEUPD
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_7
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESHF
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_4
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NETCK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLCTRL
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_2
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_6
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCAP
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[1]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[2]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[3]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[4]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[5]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[6]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[7]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[8]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[9]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T7_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[10]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[11]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[12]
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_4
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_BSCSO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_4
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_5
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_1
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_6
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_7
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_3
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T5
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T6
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_2
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_1
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_6
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_7
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_0
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_5
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_2
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T5_4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_6
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_1
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T7_0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_4
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_6
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_6
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_5
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_1
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_7
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_Y
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T9_4
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_2
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T10_3
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_1
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO0
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMONO1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T6_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T6_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T8_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T9_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IN_T_STATDATA[0]
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T13_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T17_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T12_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T11_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T10_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T18_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T19_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T17_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T16_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T15_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T14_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T0
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T6
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB2_T2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB1_T4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB3_T12_2
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOCB0_T2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_6
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T6_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_5
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_4
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_1
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_1
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T11_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T19_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T20_5
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESCI
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_NESCO
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T8_3
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_5
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_7
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T13_0
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T15_4
[I] [econfig]   Connect instance CBTL type n3xstcornertl pin IOB2_T12_7
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T9_3
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T8_6
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_BSCSI
[I] [econfig]   Connect instance IW1\/NG00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG01E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG02E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/NG03E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG04W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG03W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG02W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG01W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/NG00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/HV00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/HV01E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/HV00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCO
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_SCI
[I] [econfig]   Connect instance IW1\/AL00E\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance IW0\/AL00W\/ITBSCBUF type dftpadbuf3 pin T_NWI
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_3_14377 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_2_14378 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_1_14379 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN2_0_14380 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_3_14381 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_2_14382 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_1_14383 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm0\/CMT\/CBB\/CBN1_0_14384 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_3_14385 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_2_14386 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_1_14387 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN2_0_14388 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN1_3_14389 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMB\/CBB\/CBN1_2_14390 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_3_14391 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_2_14392 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_1_14393 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm1\/CMT\/CBB\/CBN2_0_14394 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_3_14395 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_2_14396 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_1_14397 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN2_0_14398 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_3_14399 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_2_14400 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_1_14401 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN2_0_14402 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN1_3_14403 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm2\/CMT\/CBB\/CBN1_2_14404 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_3_14405 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_2_14406 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_1_14407 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN2_0_14408 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_3_14409 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_2_14410 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_1_14411 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMB\/CBB\/CBN1_0_14412 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_3_14413 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_2_14414 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_1_14415 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN2_0_14416 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_3_14417 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_2_14418 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_1_14419 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm3\/CMT\/CBB\/CBN1_0_14420 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_3_14421 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_2_14422 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_1_14423 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN2_0_14424 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN1_3_14425 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMB\/CBB\/CBN1_2_14426 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_3_14427 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_2_14428 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_1_14429 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm4\/CMT\/CBB\/CBN2_0_14430 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_3_14431 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_2_14432 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_1_14433 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMB\/CBB\/CBN2_0_14434 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_3_14435 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_2_14436 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_1_14437 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN2_0_14438 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN1_3_14439 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm5\/CMT\/CBB\/CBN1_2_14440 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_3_14441 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_2_14442 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_1_14443 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN2_0_14444 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_3_14445 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_2_14446 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_1_14447 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMB\/CBB\/CBN1_0_14448 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_3_14449 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_2_14450 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_1_14451 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN2_0_14452 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_3_14453 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_2_14454 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_1_14455 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm6\/CMT\/CBB\/CBN1_0_14456 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_3_14457 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_2_14458 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_1_14459 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN2_0_14460 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN1_3_14461 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMB\/CBB\/CBN1_2_14462 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_3_14463 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_2_14464 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_1_14465 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN2_0_14466 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_3_14467 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_2_14468 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_1_14469 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm7\/CMT\/CBB\/CBN1_0_14470 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_3_14471 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_2_14472 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_1_14473 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN2_0_14474 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN1_3_14475 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMB\/CBB\/CBN1_2_14476 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_3_14477 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_2_14478 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_1_14479 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN2_0_14480 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_3_14481 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_2_14482 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm8\/CMT\/CBB\/CBN1_1_14483 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_3_14484 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_2_14485 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_1_14486 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN2_0_14487 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/lckm9\/CMB\/CBB\/CBN1_3_14488 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN0_3_14489 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance DFTR\/lckm2\/CMB\/CBB\/CBN0_2_14490 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_3_14491 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_2_14492 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_1_14493 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN2_0_14494 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_3_14495 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_2_14496 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_1_14497 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm0\/CMT\/CBB\/CBN1_0_14498 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_3_14499 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_2_14500 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_1_14501 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN2_0_14502 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN1_3_14503 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMB\/CBB\/CBN1_2_14504 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_3_14505 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_2_14506 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_1_14507 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm1\/CMT\/CBB\/CBN2_0_14508 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_3_14509 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_2_14510 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_1_14511 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN2_0_14512 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_3_14513 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_2_14514 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_1_14515 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN2_0_14516 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN1_3_14517 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMT\/CBB\/CBN1_2_14518 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_3_14519 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_2_14520 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_1_14521 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN2_0_14522 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_3_14523 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_2_14524 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_1_14525 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMB\/CBB\/CBN1_0_14526 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_3_14527 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_2_14528 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_1_14529 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN2_0_14530 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_3_14531 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_2_14532 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_1_14533 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm3\/CMT\/CBB\/CBN1_0_14534 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_3_14535 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_2_14536 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_1_14537 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN2_0_14538 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN1_3_14539 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMB\/CBB\/CBN1_2_14540 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_3_14541 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_2_14542 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_1_14543 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm4\/CMT\/CBB\/CBN2_0_14544 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_3_14545 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_2_14546 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_1_14547 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN2_0_14548 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_3_14549 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_2_14550 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_1_14551 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN2_0_14552 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN1_3_14553 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm5\/CMT\/CBB\/CBN1_2_14554 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_3_14555 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_2_14556 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_1_14557 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN2_0_14558 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_3_14559 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_2_14560 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_1_14561 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMB\/CBB\/CBN1_0_14562 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_3_14563 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_2_14564 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_1_14565 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN2_0_14566 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_3_14567 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_2_14568 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_1_14569 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm6\/CMT\/CBB\/CBN1_0_14570 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_3_14571 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_2_14572 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_1_14573 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN2_0_14574 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN1_3_14575 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMB\/CBB\/CBN1_2_14576 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_3_14577 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_2_14578 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_1_14579 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN2_0_14580 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_3_14581 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_2_14582 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_1_14583 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm7\/CMT\/CBB\/CBN1_0_14584 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_3_14585 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_2_14586 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_1_14587 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN2_0_14588 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN1_3_14589 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMB\/CBB\/CBN1_2_14590 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_3_14591 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_2_14592 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_1_14593 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN2_0_14594 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_3_14595 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_2_14596 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm8\/CMT\/CBB\/CBN1_1_14597 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_3_14598 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_2_14599 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_1_14600 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN2_0_14601 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm9\/CMB\/CBB\/CBN1_3_14602 type ebbuf2 pin O_CLK
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_IN
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN0_3_14603 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/rckm2\/CMB\/CBB\/CBN0_2_14604 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN0_3_14605 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCLK1_O
[I] [econfig]   Connect instance DFTR\/rckm5\/CMB\/CBB\/CBN0_2_14606 type ebbuf2 pin I_CLK
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_ACCLK0_O
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_2
[I] [econfig]   Connect instance CBTR type n3xstcornergd pin IOB0_T7_1
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG04W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW0\/CK1_W\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG03W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG02W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW0\/CK0_W\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG01W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/NG00W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/HV00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW0\/AL00W\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG03E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW1\/CK1_E\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG02E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG01E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLUPD
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMON1_I
[I] [econfig]   Connect instance IW1\/CK0_E\/ITCKBUF type dftckbuf_act pin T_PLLMON0_I
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/NG00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV01E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP8 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP7 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP6 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP5 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP4 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP3 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP2 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/HV00E\/ITBUFP0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN0 type dftpadbuf_act0 pin T_A
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_OE
[I] [econfig]   Connect instance IW1\/AL00E\/ITBUFN1 type dftpadbuf_act0 pin T_A
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN2[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN0[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN1[8]
[I] [econfig]   Reconnect instance Q0N_unused type M16GP_GF28HPP_04_GF pin SCANDILN3[8]
[I] [econfig] Done for 2226/2226
[I] [econfig] Net EASIC_TIE1 not found in design
[I] [econfig] Add dummy nets to unconnected bits of busses
[I] [econfig]   Create instance term SCANDOLN3[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN1[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN0[8] for instance Q0N_unused
[I] [econfig]   Create instance term SCANDOLN2[8] for instance Q0N_unused
[I] [econfig]   4 dummy nets inserted in design ar
[I] [econfig] Done
[I] [econfig] Doing simple design rule checks.
[I] [econfig]   Check hanging ports
[W] [econfig] (60) User design port<Z[36]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[35]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[34]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[33]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[32]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[31]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[30]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[29]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[28]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[27]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[26]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[25]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[24]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[23]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[22]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[21]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[20]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[19]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[18]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[17]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[16]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[15]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[14]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[13]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[12]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[11]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[10]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[9]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[8]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[7]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[6]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[5]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[4]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[3]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[2]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[1]> is not connected to any pad instance.
[W] [econfig] (60) User design port<Z[0]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[18]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[17]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[16]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[15]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[14]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[13]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[12]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[11]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[10]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[9]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[8]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[7]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[6]> is not connected to any pad instance.
[W] [econfig] (60) User design port<A1[5]> is not connected to any pad instance.
[W] [econfig] (18) Stopped printing messages for message id <60> due to exceed of limit.
[I] [econfig]   Check nets
[W] [econfig] (67) Design net has no routable sinks: Z[36].
[W] [econfig] (67) Design net has no routable sinks: Z[35].
[W] [econfig] (67) Design net has no routable sinks: Z[34].
[W] [econfig] (67) Design net has no routable sinks: Z[33].
[W] [econfig] (67) Design net has no routable sinks: Z[32].
[W] [econfig] (67) Design net has no routable sinks: Z[31].
[W] [econfig] (67) Design net has no routable sinks: Z[30].
[W] [econfig] (67) Design net has no routable sinks: Z[29].
[W] [econfig] (67) Design net has no routable sinks: Z[28].
[W] [econfig] (67) Design net has no routable sinks: Z[27].
[W] [econfig] (67) Design net has no routable sinks: Z[26].
[W] [econfig] (67) Design net has no routable sinks: Z[25].
[W] [econfig] (67) Design net has no routable sinks: Z[24].
[W] [econfig] (67) Design net has no routable sinks: Z[23].
[W] [econfig] (67) Design net has no routable sinks: Z[22].
[W] [econfig] (67) Design net has no routable sinks: Z[21].
[W] [econfig] (67) Design net has no routable sinks: Z[20].
[W] [econfig] (67) Design net has no routable sinks: Z[19].
[W] [econfig] (67) Design net has no routable sinks: Z[18].
[W] [econfig] (67) Design net has no routable sinks: Z[17].
[W] [econfig] (67) Design net has no routable sinks: Z[16].
[W] [econfig] (67) Design net has no routable sinks: Z[15].
[W] [econfig] (67) Design net has no routable sinks: Z[14].
[W] [econfig] (67) Design net has no routable sinks: Z[13].
[W] [econfig] (67) Design net has no routable sinks: Z[12].
[W] [econfig] (67) Design net has no routable sinks: Z[11].
[W] [econfig] (67) Design net has no routable sinks: Z[10].
[W] [econfig] (67) Design net has no routable sinks: Z[9].
[W] [econfig] (67) Design net has no routable sinks: Z[8].
[W] [econfig] (67) Design net has no routable sinks: Z[7].
[W] [econfig] (67) Design net has no routable sinks: Z[6].
[W] [econfig] (67) Design net has no routable sinks: Z[5].
[W] [econfig] (67) Design net has no routable sinks: Z[4].
[W] [econfig] (67) Design net has no routable sinks: Z[3].
[W] [econfig] (67) Design net has no routable sinks: Z[2].
[W] [econfig] (67) Design net has no routable sinks: Z[1].
[W] [econfig] (67) Design net has no routable sinks: Z[0].
[W] [econfig] (67) Design net has no routable sinks: DFTR_NET_102.
[W] [econfig] (67) Design net has no routable sinks: DFTR_NET_104.
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[19].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[18].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[17].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[16].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[15].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[14].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[13].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[12].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[11].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[10].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[9].
[W] [econfig] (67) Design net has no routable sinks: UNCONNECTED_oaVerilogIn0_[8].
[W] [econfig] (18) Stopped printing messages for message id <67> due to exceed of limit.
[I] [econfig]   Check top port name unique
[I] [econfig]   Check MGIO top nets
[I] [econfig]   Done
[I] [econfig]   Check MGIOs IDDQ pin connection
[I] [econfig]     Create defparam UNUSED_QUAD for Q0N_unused
[I] [econfig]   Done
[I] [econfig]   Check unconnected instances
[I] [econfig]   Done for 0 instances
[I] [econfig]   Check routable nets
[I] [econfig]   Check instances
[I] [econfig]   Check combined pins
[I] [econfig]   Done for 0 instances
[I] [econfig]   Check MGIOs AREFENABLE pin connection
[I] [econfig]   Done
[I] [econfig] Done
[I] [econfig] Check VDDA/VSSA pins are bound out
[I] [econfig] Done for 0 instances
[I] [econfig] Check BRAM/REGFILE for clock gate path
[I] [econfig]   checked 0 instances
[I] [econfig] Done
[I] [econfig] Doing user intrinsic net connectivity check.
[I] [econfig] Done
[I] [econfig] Check temperature diodes pins for bounding out
[I] [econfig] Done for 0 diodes
[I] [econfig] Starting supply configuration.
[I] [econfig] Done
[I] [econfig] Doing void logic configuration.
[I] [econfig] Done
[I] [econfig] Doing all io drcs.
[I] [econfig]   check VCCIO in banks
[I] [econfig]   check VREF in banks
[I] [econfig]     done for 0/0 IOs
[I] [econfig]   check vreftune in banks
[I] [econfig]     checked 0/0 vref tune groups
[I] [econfig]   check COMP_UPD/COMP_EN
[I] [econfig]     checked 0/0 IO pads
[I] [econfig]   check ODTEN and odt configuration
[I] [econfig]     checked 0 configurations of 0 odt instances
[I] [econfig]   check edlygenddr4s
[I] [econfig]     checked 0/0 edlygenddr4s
[I] [econfig]   check 'uided/tided' bsch cells
[I] [econfig]   done
[I] [econfig]   check test pins for bounding out
[I] [econfig]   done for 96 top pins
[I] [econfig]   check dedicated test pins
[I] [econfig]   done
[I] [econfig]   check IO prohibited configurations for test pin sites
[I] [econfig]   done
[I] [econfig]   check WKE connections
[I] [econfig]   check top ports
[I] [econfig]   check LVDS output pads
[I] [econfig]     checked 0 top ports/0 LVDS pads
[I] [econfig]   check inout direction for IO
[I] [econfig] Done
[I] [econfig] Starting change masters
[I] [econfig] Done for 347 of 347 instances
[I] [econfig] Doing scan chain connections
[I] [econfig] Number of super motifs 72, motif 9 x 8
[I] [econfig] Number of IO super motifs 18, motif 9 x 2
[I] [econfig] Scan chain connections done
[I] [econfig] Configuring IDCODE and USERCODE ports of jtag controller.
[I] [econfig] Done
[I] [econfig] Check and fix DLL tieoff
[I] [econfig] Done
[I] [econfig] Add dummy clock macros in order to adjust wireload and to enable trim optimization
[W] [econfig] (605) User net 'Z[36]' has not physical counter part
[W] [econfig] (605) User net 'Z[35]' has not physical counter part
[W] [econfig] (605) User net 'Z[34]' has not physical counter part
[W] [econfig] (605) User net 'Z[33]' has not physical counter part
[W] [econfig] (605) User net 'Z[32]' has not physical counter part
[W] [econfig] (605) User net 'Z[31]' has not physical counter part
[W] [econfig] (605) User net 'Z[30]' has not physical counter part
[W] [econfig] (605) User net 'Z[29]' has not physical counter part
[W] [econfig] (605) User net 'Z[28]' has not physical counter part
[W] [econfig] (605) User net 'Z[27]' has not physical counter part
[W] [econfig] (605) User net 'Z[26]' has not physical counter part
[W] [econfig] (605) User net 'Z[25]' has not physical counter part
[W] [econfig] (605) User net 'Z[24]' has not physical counter part
[W] [econfig] (605) User net 'Z[23]' has not physical counter part
[W] [econfig] (605) User net 'Z[22]' has not physical counter part
[W] [econfig] (605) User net 'Z[21]' has not physical counter part
[W] [econfig] (605) User net 'Z[20]' has not physical counter part
[W] [econfig] (605) User net 'Z[19]' has not physical counter part
[W] [econfig] (605) User net 'Z[18]' has not physical counter part
[W] [econfig] (605) User net 'Z[17]' has not physical counter part
[W] [econfig] (605) User net 'Z[16]' has not physical counter part
[W] [econfig] (605) User net 'Z[15]' has not physical counter part
[W] [econfig] (605) User net 'Z[14]' has not physical counter part
[W] [econfig] (605) User net 'Z[13]' has not physical counter part
[W] [econfig] (605) User net 'Z[12]' has not physical counter part
[W] [econfig] (605) User net 'Z[11]' has not physical counter part
[W] [econfig] (605) User net 'Z[10]' has not physical counter part
[W] [econfig] (605) User net 'Z[9]' has not physical counter part
[W] [econfig] (605) User net 'Z[8]' has not physical counter part
[W] [econfig] (605) User net 'Z[7]' has not physical counter part
[W] [econfig] (605) User net 'Z[6]' has not physical counter part
[W] [econfig] (605) User net 'Z[5]' has not physical counter part
[W] [econfig] (605) User net 'Z[4]' has not physical counter part
[W] [econfig] (605) User net 'Z[3]' has not physical counter part
[W] [econfig] (605) User net 'Z[2]' has not physical counter part
[W] [econfig] (605) User net 'Z[1]' has not physical counter part
[W] [econfig] (605) User net 'Z[0]' has not physical counter part
[W] [econfig] (605) User net 'A1[18]' has not physical counter part
[W] [econfig] (605) User net 'A1[17]' has not physical counter part
[W] [econfig] (605) User net 'A1[16]' has not physical counter part
[W] [econfig] (605) User net 'A1[15]' has not physical counter part
[W] [econfig] (605) User net 'A1[14]' has not physical counter part
[W] [econfig] (605) User net 'A1[13]' has not physical counter part
[W] [econfig] (605) User net 'A1[12]' has not physical counter part
[W] [econfig] (605) User net 'A1[11]' has not physical counter part
[W] [econfig] (605) User net 'A1[10]' has not physical counter part
[W] [econfig] (605) User net 'A1[9]' has not physical counter part
[W] [econfig] (605) User net 'A1[8]' has not physical counter part
[W] [econfig] (605) User net 'A1[7]' has not physical counter part
[W] [econfig] (605) User net 'A1[6]' has not physical counter part
[W] [econfig] (605) User net 'A1[5]' has not physical counter part
[W] [econfig] (18) Stopped printing messages for message id <605> due to exceed of limit.
[I] [econfig]   add unused instances
[I] [econfig]     added 540 instances
[I] [econfig]   do not add unused BRAMs and BRIDGEs
[I] [econfig]   configure VDDL connections for used instances
[I] [econfig]   add unused instances by predefined list
[I] [econfig]   configure VDDL connections for unused instances
[I] [econfig]   add intrinsic tie-off connections
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP2: '::add_pin_constraints 0 Q0N_RXP2 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN2: '::add_pin_constraints 0 Q0N_RXN2 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP3: '::add_pin_constraints 0 Q0N_RXP3 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN3: '::add_pin_constraints 0 Q0N_RXN3 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN1: '::add_pin_constraints 0 Q0N_RXN1 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP1: '::add_pin_constraints 0 Q0N_RXP1 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/REFCLKN: '::add_pin_constraints 0 Q0N_REFCLKN -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/REFCLKP: '::add_pin_constraints 0 Q0N_REFCLKP -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXP0: '::add_pin_constraints 0 Q0N_RXP0 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RXN0: '::add_pin_constraints 0 Q0N_RXN0 -module n3xst150f -revised'
[I] [econfig] Add lec cmd for pin Q0N_unused/RREF: '::add_pin_constraints 1 Q0N_RREF -module n3xst150f -revised'
[I] [econfig]   check tie-off
[W] [econfig] M16GP_GF28HPP_04_GF.ALTVREF0P850V (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.ALTVREF0P425V (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKRP (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKRN (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKLN (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] M16GP_GF28HPP_04_GF.CMLCLKLP (Q0N_unused) is not tied off neither in the user design nor on the device
[W] [econfig] por_globbufh_r2l.PORBUF_RIGHT_IO (IW0\/EW\/GLOBBUFH0) is not tied off neither in the user design nor on the device
[W] [econfig] 7 different types of undriven inputs found
[I] [econfig] Done
[I] [econfig] Doing net name configuration.
[I] [econfig] 12400 user nets will be renamed
[I] [econfig] Done
[I] [econfig] Doing void logic configuration.
[I] [econfig] Done
[I] [econfig]   check PLL defparams
[I] [econfig]   done
[I] [econfig] Generate BRAM usage reports
[I] [econfig] Generate scan nets file
[I] [econfig] Check design nets and instances name conflicts
[I] [econfig] done
[I] [econfig] Check device nets and instances name conflicts
[I] [econfig] done
[I] [econfig] Printing status of all drc checks
[I] [econfig] -----------------------------------------
[I] [econfig] | ID  | Check Type            | Status  |
[I] [econfig] -----------------------------------------
[I] [econfig] |  0  | Placement check       | PASS    |
[I] [econfig] |  1  | Simple drc check      | PASS    |
[I] [econfig] |  2  | Clock conn check      | NOT RUN |
[I] [econfig] |  3  | IO check              | PASS    |
[I] [econfig] |  4  | Memory check          | PASS    |
[I] [econfig] |  5  | Intrinsic conn check  | PASS    |
[I] [econfig] |  6  | Jtag IO config check  | NOT RUN |
[I] [econfig] |  7  | PNC number check      | NOT RUN |
[I] [econfig] |  8  | Corner block check    | NOT RUN |
[I] [econfig] |  9  | Edff name check       | NOT RUN |
[I] [econfig] -----------------------------------------
[I] [econfig] | 10  | All checks            | PASS    |
[I] [econfig] -----------------------------------------
[I] [econfig] Memory used : 0.7 Gb
[I] [econfig] Time Elapsed             : 20s
[I] [econfig] *
[I] [econfig] * Thank you for using eASIC design tools.
[I] [econfig] *
[I] [econfig] exit code: 0
[I] [econfig] num errors detected: 0, suppressed: 0, ignored: 0
[I] Device Mapping Insertion finished
[I] Detected changes in option list. Raising events.
[O] [oa2verilog] *****************************************************************************
[O] [oa2verilog] Tool:		oa2verilog          22.50.047
[O] [oa2verilog] *****************************************************************************
[O] [oa2verilog] Running: oa2verilog -logFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/oa2verilog.device_mapping.log -lib UserDesign -libDefFile /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/econfig-1-lib.defs -cell ar -view physical -verilog /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/erouter/work/ar.clock_inserted.v -defparams
[O] [oa2verilog] Started: Fri Mar 15 16:11:02 2019 (Hostname: mos018.ru.easic.com)
[O] [oa2verilog] Finished:	oa2verilog
[O] [oa2verilog] Time elapsed:	1.16 seconds
[O] [oa2verilog] CPU Time:	1.14873 seconds
[O] [oa2verilog] System Time:	0.046029 seconds
[O] [oa2verilog] Peak VM:	10588160 bytes
[O] [oa2verilog] Messages:	0 errors, 0 warnings
[I] [oa2verilog] exit code: 0
[I] [oa2verilog] num errors detected: 0, suppressed: 0, ignored: 0
[I] Skip base spef generation for Ruby
[C] irt_exit
[C] save_project
[I] Project saved
[C] close_active_component yes
[C] close_project
[I] Closing PM service
[I] PM service has been shutdown
