Timing Report Max Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Wed Mar 14 00:05:36 2018


Design: Top
Family: IGLOO
Die: AGLN250V2
Package: 100 VQFP
Temperature Range: 0 - 70 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               master_clock
Period (ns):                5.000
Frequency (MHz):            200.000
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      6.461
Max Clock-To-Out (ns):      15.846

Clock Domain:               main_clock
Period (ns):                48.994
Frequency (MHz):            20.411
Required Period (ns):       1000.000
Required Frequency (MHz):   1.000
External Setup (ns):        1.448
External Hold (ns):         0.614
Min Clock-To-Out (ns):      5.209
Max Clock-To-Out (ns):      16.453

Clock Domain:               downlink_clock_divider_0/clock_out:Q
Period (ns):                17.636
Frequency (MHz):            56.702
Required Period (ns):       10000.000
Required Frequency (MHz):   0.100
External Setup (ns):        11.354
External Hold (ns):         -1.574
Min Clock-To-Out (ns):      3.222
Max Clock-To-Out (ns):      11.002

Clock Domain:               camera_pclk
Period (ns):                31.626
Frequency (MHz):            31.620
Required Period (ns):       1000.000
Required Frequency (MHz):   1.000
External Setup (ns):        12.542
External Hold (ns):         0.265
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               pll_out
Period (ns):                11.668
Frequency (MHz):            85.704
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        15.218
External Hold (ns):         -2.722
Min Clock-To-Out (ns):      3.291
Max Clock-To-Out (ns):      16.905

                            Input to Output
Min Delay (ns):             N/A
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain master_clock

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin clock_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        pll_core_0/Core:CLKA
  To:                          signal_into_switch
  Delay (ns):                  13.707
  Slack (ns):
  Arrival (ns):                15.846
  Required (ns):
  Clock to Out (ns):           15.846


Expanded Path 1
  From: pll_core_0/Core:CLKA
  To: signal_into_switch
  data required time                             N/C
  data arrival time                          -   15.846
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        master_clock
               +     0.000          Clock source
  0.000                        clock (r)
               +     0.000          net: clock
  0.000                        clock_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        clock_pad/U0/U0:Y (r)
               +     0.000          net: clock_pad/U0/NET1
  1.560                        clock_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  1.811                        clock_pad/U0/U1:Y (r)
               +     0.328          net: clock_c
  2.139                        pll_core_0/Core:CLKA (r)
               +     3.869          cell: ADLIB:PLL
  6.008                        pll_core_0/Core:GLA (r)
               +     1.133          net: GLA
  7.141                        HIEFFPLA_INST_0_8376:C (r)
               +     0.829          cell: ADLIB:AX1
  7.970                        HIEFFPLA_INST_0_8376:Y (f)
               +     2.974          net: signal_into_switch_c
  10.944                       signal_into_switch_pad/U0/U1:D (f)
               +     1.402          cell: ADLIB:IOTRI_OB_EB
  12.346                       signal_into_switch_pad/U0/U1:DOUT (f)
               +     0.000          net: signal_into_switch_pad/U0/NET1
  12.346                       signal_into_switch_pad/U0/U0:D (f)
               +     3.500          cell: ADLIB:IOPAD_TRI
  15.846                       signal_into_switch_pad/U0/U0:PAD (f)
               +     0.000          net: signal_into_switch
  15.846                       signal_into_switch (f)
                                    
  15.846                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          master_clock
               +     0.000          Clock source
  N/C                          clock (r)
                                    
  N/C                          signal_into_switch (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain main_clock

SET Register to Register

Path 1
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/DFN1P0_EMPTY:D
  Delay (ns):                  26.212
  Slack (ns):                  475.503
  Arrival (ns):                30.972
  Required (ns):               506.475
  Setup (ns):                  1.169
  Minimum Period (ns):         48.994

Path 2
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[11]:D
  Delay (ns):                  18.969
  Slack (ns):                  482.712
  Arrival (ns):                23.729
  Required (ns):               506.441
  Setup (ns):                  1.169
  Minimum Period (ns):         34.576

Path 3
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/RAM4K9_QXI[5]:BLKB
  Delay (ns):                  17.195
  Slack (ns):                  483.387
  Arrival (ns):                21.955
  Required (ns):               505.342
  Setup (ns):                  2.418
  Minimum Period (ns):         33.226

Path 4
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[12]:D
  Delay (ns):                  18.137
  Slack (ns):                  483.562
  Arrival (ns):                22.897
  Required (ns):               506.459
  Setup (ns):                  1.169
  Minimum Period (ns):         32.876

Path 5
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/RAM4K9_QXI[2]:BLKB
  Delay (ns):                  16.158
  Slack (ns):                  484.390
  Arrival (ns):                20.918
  Required (ns):               505.308
  Setup (ns):                  2.418
  Minimum Period (ns):         31.220


Expanded Path 1
  From: packet_encoder_0/fifo_re:CLK
  To: input_buffer_0/DFN1P0_EMPTY:D
  data required time                             506.475
  data arrival time                          -   30.972
  slack                                          475.503
  ________________________________________________________
  Data arrival time calculation
  0.000                        main_clock
               +     0.000          Clock source
  0.000                        clock_control_0/clock_out:Q (r)
               +     1.711          net: clock_control_0/clock_out_i
  1.711                        clock_control_0/clock_out_RNICHN5:A (r)
               +     1.869          cell: ADLIB:CLKINT
  3.580                        clock_control_0/clock_out_RNICHN5:Y (r)
               +     1.180          net: clock_control_0_clock_out
  4.760                        packet_encoder_0/fifo_re:CLK (r)
               +     1.049          cell: ADLIB:DFN1C0
  5.809                        packet_encoder_0/fifo_re:Q (r)
               +     2.240          net: cam_write_en_c
  8.049                        HIEFFPLA_INST_0_7273:C (r)
               +     1.788          cell: ADLIB:AND3A
  9.837                        HIEFFPLA_INST_0_7273:Y (r)
               +     2.478          net: HIEFFPLA_NET_0_9158
  12.315                       HIEFFPLA_INST_0_7366:B (r)
               +     1.531          cell: ADLIB:AND3
  13.846                       HIEFFPLA_INST_0_7366:Y (r)
               +     0.782          net: HIEFFPLA_NET_0_9136
  14.628                       HIEFFPLA_INST_0_7342:A (r)
               +     1.235          cell: ADLIB:NAND3
  15.863                       HIEFFPLA_INST_0_7342:Y (f)
               +     0.390          net: HIEFFPLA_NET_0_9142
  16.253                       HIEFFPLA_INST_0_7338:A (f)
               +     1.152          cell: ADLIB:AND3A
  17.405                       HIEFFPLA_INST_0_7338:Y (r)
               +     2.329          net: HIEFFPLA_NET_0_9143
  19.734                       HIEFFPLA_INST_0_7558:C (r)
               +     1.737          cell: ADLIB:AND3
  21.471                       HIEFFPLA_INST_0_7558:Y (r)
               +     0.377          net: HIEFFPLA_NET_0_9093
  21.848                       HIEFFPLA_INST_0_7561:B (r)
               +     1.580          cell: ADLIB:AX1C
  23.428                       HIEFFPLA_INST_0_7561:Y (f)
               +     1.338          net: HIEFFPLA_NET_0_9092
  24.766                       HIEFFPLA_INST_0_7262:B (f)
               +     2.371          cell: ADLIB:XA1A
  27.137                       HIEFFPLA_INST_0_7262:Y (r)
               +     0.298          net: HIEFFPLA_NET_0_9163
  27.435                       HIEFFPLA_INST_0_7283:C (r)
               +     1.707          cell: ADLIB:AND3
  29.142                       HIEFFPLA_INST_0_7283:Y (r)
               +     0.377          net: HIEFFPLA_NET_0_9155
  29.519                       HIEFFPLA_INST_0_7278:C (r)
               +     1.152          cell: ADLIB:XA1A
  30.671                       HIEFFPLA_INST_0_7278:Y (r)
               +     0.301          net: HIEFFPLA_NET_0_9157
  30.972                       input_buffer_0/DFN1P0_EMPTY:D (r)
                                    
  30.972                       data arrival time
  ________________________________________________________
  Data required time calculation
  500.000                      main_clock
               +     0.000          Clock source
  500.000                      clock_control_0/clock_out:Q (f)
               +     1.508          net: clock_control_0/clock_out_i
  501.508                      clock_control_0/clock_out_RNICHN5:A (f)
               +     1.869          cell: ADLIB:CLKINT
  503.377                      clock_control_0/clock_out_RNICHN5:Y (f)
               +     1.102          net: clock_control_0_clock_out
  504.479                      input_buffer_0/RCLKBUBBLE_RNIURM3:A (f)
               +     1.982          cell: ADLIB:CLKINT
  506.461                      input_buffer_0/RCLKBUBBLE_RNIURM3:Y (r)
               +     1.183          net: input_buffer_0/RCLOCKP
  507.644                      input_buffer_0/DFN1P0_EMPTY:CLK (r)
               -     1.169          Library setup time: ADLIB:DFN1P0
  506.475                      input_buffer_0/DFN1P0_EMPTY:D
                                    
  506.475                      data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        reset
  To:                          whitening_0/output_whitening:E
  Delay (ns):                  4.904
  Slack (ns):
  Arrival (ns):                4.904
  Required (ns):
  Setup (ns):                  1.289
  External Setup (ns):         1.448


Expanded Path 1
  From: reset
  To: whitening_0/output_whitening:E
  data required time                             N/C
  data arrival time                          -   4.904
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.144          net: reset_c
  3.720                        HIEFFPLA_INST_0_8378:A (r)
               +     0.890          cell: ADLIB:AND2
  4.610                        HIEFFPLA_INST_0_8378:Y (r)
               +     0.294          net: HIEFFPLA_NET_0_8859
  4.904                        whitening_0/output_whitening:E (r)
                                    
  4.904                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          main_clock
               +     0.000          Clock source
  N/C                          clock_control_0/clock_out:Q (r)
               +     1.711          net: clock_control_0/clock_out_i
  N/C                          clock_control_0/clock_out_RNICHN5:A (r)
               +     1.869          cell: ADLIB:CLKINT
  N/C                          clock_control_0/clock_out_RNICHN5:Y (r)
               +     1.165          net: clock_control_0_clock_out
  N/C                          whitening_0/output_whitening:CLK (r)
               -     1.289          Library setup time: ADLIB:DFN1E1
  N/C                          whitening_0/output_whitening:E


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        dbpsk_modulator_0/output_dbpsk:CLK
  To:                          signal_into_switch
  Delay (ns):                  11.713
  Slack (ns):
  Arrival (ns):                16.453
  Required (ns):
  Clock to Out (ns):           16.453

Path 2
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          cam_write_en
  Delay (ns):                  10.415
  Slack (ns):
  Arrival (ns):                15.175
  Required (ns):
  Clock to Out (ns):           15.175


Expanded Path 1
  From: dbpsk_modulator_0/output_dbpsk:CLK
  To: signal_into_switch
  data required time                             N/C
  data arrival time                          -   16.453
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        main_clock
               +     0.000          Clock source
  0.000                        clock_control_0/clock_out:Q (r)
               +     1.711          net: clock_control_0/clock_out_i
  1.711                        clock_control_0/clock_out_RNICHN5:A (r)
               +     1.869          cell: ADLIB:CLKINT
  3.580                        clock_control_0/clock_out_RNICHN5:Y (r)
               +     1.160          net: clock_control_0_clock_out
  4.740                        dbpsk_modulator_0/output_dbpsk:CLK (r)
               +     1.049          cell: ADLIB:DFN1E0C0
  5.789                        dbpsk_modulator_0/output_dbpsk:Q (r)
               +     0.505          net: dbpsk_modulator_0/dbpsk_modulator_0_output_dbpsk
  6.294                        HIEFFPLA_INST_0_8376:A (r)
               +     2.283          cell: ADLIB:AX1
  8.577                        HIEFFPLA_INST_0_8376:Y (f)
               +     2.974          net: signal_into_switch_c
  11.551                       signal_into_switch_pad/U0/U1:D (f)
               +     1.402          cell: ADLIB:IOTRI_OB_EB
  12.953                       signal_into_switch_pad/U0/U1:DOUT (f)
               +     0.000          net: signal_into_switch_pad/U0/NET1
  12.953                       signal_into_switch_pad/U0/U0:D (f)
               +     3.500          cell: ADLIB:IOPAD_TRI
  16.453                       signal_into_switch_pad/U0/U0:PAD (f)
               +     0.000          net: signal_into_switch
  16.453                       signal_into_switch (f)
                                    
  16.453                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          main_clock
               +     0.000          Clock source
  N/C                          clock_control_0/clock_out:Q (r)
                                    
  N/C                          signal_into_switch (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To:                          input_buffer_0/DFN1E1C0_Q[0]/U1:CLR
  Delay (ns):                  6.126
  Slack (ns):                  993.594
  Arrival (ns):                13.799
  Required (ns):               1007.393
  Recovery (ns):               0.235
  Minimum Period (ns):         6.406
  Skew (ns):                   0.045

Path 2
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To:                          input_buffer_0/DFN1E1C0_Q[1]/U1:CLR
  Delay (ns):                  5.913
  Slack (ns):                  993.807
  Arrival (ns):                13.586
  Required (ns):               1007.393
  Recovery (ns):               0.235
  Minimum Period (ns):         6.193
  Skew (ns):                   0.045

Path 3
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To:                          input_buffer_0/DFN1E1C0_Q[7]/U1:CLR
  Delay (ns):                  5.604
  Slack (ns):                  994.096
  Arrival (ns):                13.277
  Required (ns):               1007.373
  Recovery (ns):               0.235
  Minimum Period (ns):         5.904
  Skew (ns):                   0.065

Path 4
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_1:CLK
  To:                          input_buffer_0/DFN1C0_12:CLR
  Delay (ns):                  5.620
  Slack (ns):                  994.116
  Arrival (ns):                13.293
  Required (ns):               1007.409
  Recovery (ns):               0.235
  Minimum Period (ns):         5.884
  Skew (ns):                   0.029

Path 5
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To:                          input_buffer_0/DFN1E1C0_Q[6]/U1:CLR
  Delay (ns):                  5.445
  Slack (ns):                  994.275
  Arrival (ns):                13.118
  Required (ns):               1007.393
  Recovery (ns):               0.235
  Minimum Period (ns):         5.725
  Skew (ns):                   0.045


Expanded Path 1
  From: input_buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To: input_buffer_0/DFN1E1C0_Q[0]/U1:CLR
  data required time                             1007.393
  data arrival time                          -   13.799
  slack                                          993.594
  ________________________________________________________
  Data arrival time calculation
  0.000                        main_clock
               +     0.000          Clock source
  0.000                        clock_control_0/clock_out:Q (f)
               +     1.508          net: clock_control_0/clock_out_i
  1.508                        clock_control_0/clock_out_RNICHN5:A (f)
               +     1.869          cell: ADLIB:CLKINT
  3.377                        clock_control_0/clock_out_RNICHN5:Y (f)
               +     1.102          net: clock_control_0_clock_out
  4.479                        input_buffer_0/RCLKBUBBLE_RNIURM3:A (f)
               +     1.982          cell: ADLIB:CLKINT
  6.461                        input_buffer_0/RCLKBUBBLE_RNIURM3:Y (r)
               +     1.212          net: input_buffer_0/RCLOCKP
  7.673                        input_buffer_0/DFN1C0_READ_RESET_P_0:CLK (r)
               +     1.049          cell: ADLIB:DFN1C0
  8.722                        input_buffer_0/DFN1C0_READ_RESET_P_0:Q (r)
               +     5.077          net: input_buffer_0/READ_RESET_P_0
  13.799                       input_buffer_0/DFN1E1C0_Q[0]/U1:CLR (r)
                                    
  13.799                       data arrival time
  ________________________________________________________
  Data required time calculation
  1000.000                     main_clock
               +     0.000          Clock source
  1000.000                     clock_control_0/clock_out:Q (f)
               +     1.508          net: clock_control_0/clock_out_i
  1001.508                     clock_control_0/clock_out_RNICHN5:A (f)
               +     1.869          cell: ADLIB:CLKINT
  1003.377                     clock_control_0/clock_out_RNICHN5:Y (f)
               +     1.102          net: clock_control_0_clock_out
  1004.479                     input_buffer_0/RCLKBUBBLE_RNIURM3:A (f)
               +     1.982          cell: ADLIB:CLKINT
  1006.461                     input_buffer_0/RCLKBUBBLE_RNIURM3:Y (r)
               +     1.167          net: input_buffer_0/RCLOCKP
  1007.628                     input_buffer_0/DFN1E1C0_Q[0]/U1:CLK (r)
               -     0.235          Library recovery time: ADLIB:DFN1C0
  1007.393                     input_buffer_0/DFN1E1C0_Q[0]/U1:CLR
                                    
  1007.393                     data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        reset
  To:                          whitening_0/state[1]:CLR
  Delay (ns):                  3.798
  Slack (ns):
  Arrival (ns):                3.798
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.716

Path 2
  From:                        reset
  To:                          whitening_0/state[3]:CLR
  Delay (ns):                  3.806
  Slack (ns):
  Arrival (ns):                3.806
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.716

Path 3
  From:                        reset
  To:                          whitening_0/state[2]:CLR
  Delay (ns):                  3.798
  Slack (ns):
  Arrival (ns):                3.798
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.716

Path 4
  From:                        reset
  To:                          whitening_0/state[4]:CLR
  Delay (ns):                  3.741
  Slack (ns):
  Arrival (ns):                3.741
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.789

Path 5
  From:                        reset
  To:                          whitening_0/state[0]:CLR
  Delay (ns):                  3.741
  Slack (ns):
  Arrival (ns):                3.741
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.789


Expanded Path 1
  From: reset
  To: whitening_0/state[1]:CLR
  data required time                             N/C
  data arrival time                          -   3.798
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.222          net: reset_c
  3.798                        whitening_0/state[1]:CLR (r)
                                    
  3.798                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          main_clock
               +     0.000          Clock source
  N/C                          clock_control_0/clock_out:Q (r)
               +     1.711          net: clock_control_0/clock_out_i
  N/C                          clock_control_0/clock_out_RNICHN5:A (r)
               +     1.869          cell: ADLIB:CLKINT
  N/C                          clock_control_0/clock_out_RNICHN5:Y (r)
               +     1.169          net: clock_control_0_clock_out
  N/C                          whitening_0/state[1]:CLK (r)
               -     0.235          Library recovery time: ADLIB:DFN1C0
  N/C                          whitening_0/state[1]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain downlink_clock_divider_0/clock_out:Q

SET Register to Register

Path 1
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/resolution:E
  Delay (ns):                  6.427
  Slack (ns):                  4991.182
  Arrival (ns):                9.210
  Required (ns):               5000.392
  Setup (ns):                  1.289
  Minimum Period (ns):         17.636

Path 2
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/downlink_buffer[9]:E
  Delay (ns):                  4.588
  Slack (ns):                  4991.982
  Arrival (ns):                7.371
  Required (ns):               4999.353
  Setup (ns):                  1.289
  Minimum Period (ns):         16.036

Path 3
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/downlink_buffer[13]:E
  Delay (ns):                  4.588
  Slack (ns):                  4991.982
  Arrival (ns):                7.371
  Required (ns):               4999.353
  Setup (ns):                  1.289
  Minimum Period (ns):         16.036

Path 4
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/downlink_buffer[8]:E
  Delay (ns):                  4.223
  Slack (ns):                  4992.347
  Arrival (ns):                7.006
  Required (ns):               4999.353
  Setup (ns):                  1.289
  Minimum Period (ns):         15.306

Path 5
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/downlink_buffer[6]:E
  Delay (ns):                  4.223
  Slack (ns):                  4992.347
  Arrival (ns):                7.006
  Required (ns):               4999.353
  Setup (ns):                  1.289
  Minimum Period (ns):         15.306


Expanded Path 1
  From: downlink_decoder_0/detected:CLK
  To: downlink_parser_0/resolution:E
  data required time                             5000.392
  data arrival time                          -   9.210
  slack                                          4991.182
  ________________________________________________________
  Data arrival time calculation
  0.000                        downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  0.000                        downlink_clock_divider_0/clock_out:Q (r)
               +     2.783          net: clock_out
  2.783                        downlink_decoder_0/detected:CLK (r)
               +     1.606          cell: ADLIB:DFN1C0
  4.389                        downlink_decoder_0/detected:Q (f)
               +     2.227          net: debug_detected
  6.616                        HIEFFPLA_INST_0_7252:A (f)
               +     1.128          cell: ADLIB:OR3B
  7.744                        HIEFFPLA_INST_0_7252:Y (r)
               +     0.285          net: HIEFFPLA_NET_0_9166
  8.029                        HIEFFPLA_INST_0_7247:B (r)
               +     0.896          cell: ADLIB:NOR3A
  8.925                        HIEFFPLA_INST_0_7247:Y (f)
               +     0.285          net: HIEFFPLA_NET_0_9167
  9.210                        downlink_parser_0/resolution:E (f)
                                    
  9.210                        data arrival time
  ________________________________________________________
  Data required time calculation
  5000.000                     downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  5000.000                     downlink_clock_divider_0/clock_out:Q (f)
               +     1.681          net: clock_out
  5001.681                     downlink_parser_0/resolution:CLK (f)
               -     1.289          Library setup time: ADLIB:DFN0E1C0
  5000.392                     downlink_parser_0/resolution:E
                                    
  5000.392                     data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[3]:D
  Delay (ns):                  13.443
  Slack (ns):
  Arrival (ns):                13.443
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         11.354

Path 2
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[7]:D
  Delay (ns):                  12.075
  Slack (ns):
  Arrival (ns):                12.075
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         10.832

Path 3
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[4]:D
  Delay (ns):                  12.486
  Slack (ns):
  Arrival (ns):                12.486
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         9.919

Path 4
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[1]:D
  Delay (ns):                  11.626
  Slack (ns):
  Arrival (ns):                11.626
  Required (ns):
  Setup (ns):                  1.169
  External Setup (ns):         9.798

Path 5
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[5]:D
  Delay (ns):                  12.315
  Slack (ns):
  Arrival (ns):                12.315
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         9.410


Expanded Path 1
  From: trigger_signal
  To: downlink_decoder_0/packet_length[3]:D
  data required time                             N/C
  data arrival time                          -   13.443
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        trigger_signal (f)
               +     0.000          net: trigger_signal
  0.000                        trigger_signal_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  1.118                        trigger_signal_pad/U0/U0:Y (f)
               +     0.000          net: trigger_signal_pad/U0/NET1
  1.118                        trigger_signal_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  1.374                        trigger_signal_pad/U0/U1:Y (f)
               +     9.971          net: trigger_signal_c
  11.345                       HIEFFPLA_INST_0_7212:C (f)
               +     1.721          cell: ADLIB:XA1A
  13.066                       HIEFFPLA_INST_0_7212:Y (f)
               +     0.377          net: HIEFFPLA_NET_0_9176
  13.443                       downlink_decoder_0/packet_length[3]:D (f)
                                    
  13.443                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  N/C                          downlink_clock_divider_0/clock_out:Q (r)
               +     3.201          net: clock_out
  N/C                          downlink_decoder_0/packet_length[3]:CLK (r)
               -     1.112          Library setup time: ADLIB:DFN1C0
  N/C                          downlink_decoder_0/packet_length[3]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        downlink_parser_0/resolution:CLK
  To:                          camera_res
  Delay (ns):                  9.321
  Slack (ns):
  Arrival (ns):                11.002
  Required (ns):
  Clock to Out (ns):           11.002

Path 2
  From:                        downlink_parser_0/resolution:CLK
  To:                          camera_res_dup
  Delay (ns):                  8.114
  Slack (ns):
  Arrival (ns):                9.795
  Required (ns):
  Clock to Out (ns):           9.795


Expanded Path 1
  From: downlink_parser_0/resolution:CLK
  To: camera_res
  data required time                             N/C
  data arrival time                          -   11.002
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  0.000                        downlink_clock_divider_0/clock_out:Q (f)
               +     1.681          net: clock_out
  1.681                        downlink_parser_0/resolution:CLK (f)
               +     1.399          cell: ADLIB:DFN0E1C0
  3.080                        downlink_parser_0/resolution:Q (f)
               +     3.020          net: camera_res_c_c
  6.100                        camera_res_pad/U0/U1:D (f)
               +     1.402          cell: ADLIB:IOTRI_OB_EB
  7.502                        camera_res_pad/U0/U1:DOUT (f)
               +     0.000          net: camera_res_pad/U0/NET1
  7.502                        camera_res_pad/U0/U0:D (f)
               +     3.500          cell: ADLIB:IOPAD_TRI
  11.002                       camera_res_pad/U0/U0:PAD (f)
               +     0.000          net: camera_res
  11.002                       camera_res (f)
                                    
  11.002                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  N/C                          downlink_clock_divider_0/clock_out:Q (r)
                                    
  N/C                          camera_res (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        reset
  To:                          downlink_parser_0/downlink_buffer[6]:CLR
  Delay (ns):                  3.750
  Slack (ns):
  Arrival (ns):                3.750
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      3.343

Path 2
  From:                        reset
  To:                          downlink_parser_0/downlink_buffer[13]:CLR
  Delay (ns):                  3.750
  Slack (ns):
  Arrival (ns):                3.750
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      3.343

Path 3
  From:                        reset
  To:                          downlink_parser_0/downlink_buffer[9]:CLR
  Delay (ns):                  3.729
  Slack (ns):
  Arrival (ns):                3.729
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      3.322

Path 4
  From:                        reset
  To:                          downlink_parser_0/downlink_buffer[8]:CLR
  Delay (ns):                  3.729
  Slack (ns):
  Arrival (ns):                3.729
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      3.322

Path 5
  From:                        reset
  To:                          downlink_parser_0/downlink_buffer[10]:CLR
  Delay (ns):                  3.729
  Slack (ns):
  Arrival (ns):                3.729
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.646


Expanded Path 1
  From: reset
  To: downlink_parser_0/downlink_buffer[6]:CLR
  data required time                             N/C
  data arrival time                          -   3.750
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.174          net: reset_c
  3.750                        downlink_parser_0/downlink_buffer[6]:CLR (r)
                                    
  3.750                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  N/C                          downlink_clock_divider_0/clock_out:Q (f)
               +     0.642          net: clock_out
  N/C                          downlink_parser_0/downlink_buffer[6]:CLK (f)
               -     0.235          Library recovery time: ADLIB:DFN0E1C0
  N/C                          downlink_parser_0/downlink_buffer[6]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain camera_pclk

SET Register to Register

Path 1
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[11]:D
  Delay (ns):                  20.658
  Slack (ns):                  484.187
  Arrival (ns):                25.021
  Required (ns):               509.208
  Setup (ns):                  1.112
  Minimum Period (ns):         31.626

Path 2
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[10]:D
  Delay (ns):                  20.476
  Slack (ns):                  484.337
  Arrival (ns):                24.839
  Required (ns):               509.176
  Setup (ns):                  1.112
  Minimum Period (ns):         31.326

Path 3
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[9]:D
  Delay (ns):                  19.733
  Slack (ns):                  485.069
  Arrival (ns):                24.096
  Required (ns):               509.165
  Setup (ns):                  1.169
  Minimum Period (ns):         29.862

Path 4
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_MEM_WADDR[11]:D
  Delay (ns):                  19.240
  Slack (ns):                  485.605
  Arrival (ns):                23.603
  Required (ns):               509.208
  Setup (ns):                  1.112
  Minimum Period (ns):         28.790

Path 5
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_MEM_WADDR[10]:D
  Delay (ns):                  18.849
  Slack (ns):                  485.953
  Arrival (ns):                23.212
  Required (ns):               509.165
  Setup (ns):                  1.169
  Minimum Period (ns):         28.094


Expanded Path 1
  From: camera_adapter_0/write_en:CLK
  To: input_buffer_0/DFN1C0_WGRY[11]:D
  data required time                             509.208
  data arrival time                          -   25.021
  slack                                          484.187
  ________________________________________________________
  Data arrival time calculation
  0.000                        camera_pclk
               +     0.000          Clock source
  0.000                        pclk (r)
               +     0.000          net: pclk
  0.000                        pclk_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        pclk_pad/U0/U0:Y (r)
               +     0.000          net: pclk_pad/U0/NET1
  1.560                        pclk_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  1.811                        pclk_pad/U0/U1:Y (r)
               +     2.552          net: pclk_c
  4.363                        camera_adapter_0/write_en:CLK (r)
               +     0.940          cell: ADLIB:DFN1C0
  5.303                        camera_adapter_0/write_en:Q (r)
               +     2.718          net: input_buffer_0/MEMWENEG
  8.021                        HIEFFPLA_INST_0_7331:C (r)
               +     1.737          cell: ADLIB:AND3
  9.758                        HIEFFPLA_INST_0_7331:Y (r)
               +     3.073          net: HIEFFPLA_NET_0_9145
  12.831                       HIEFFPLA_INST_0_7350:C (r)
               +     1.809          cell: ADLIB:AND3
  14.640                       HIEFFPLA_INST_0_7350:Y (r)
               +     0.652          net: HIEFFPLA_NET_0_9140
  15.292                       HIEFFPLA_INST_0_7362:A (r)
               +     1.196          cell: ADLIB:NAND3
  16.488                       HIEFFPLA_INST_0_7362:Y (f)
               +     0.358          net: HIEFFPLA_NET_0_9137
  16.846                       HIEFFPLA_INST_0_7358:A (f)
               +     1.139          cell: ADLIB:AND3A
  17.985                       HIEFFPLA_INST_0_7358:Y (r)
               +     1.773          net: HIEFFPLA_NET_0_9138
  19.758                       HIEFFPLA_INST_0_7334:A (r)
               +     1.071          cell: ADLIB:AND3
  20.829                       HIEFFPLA_INST_0_7334:Y (r)
               +     0.657          net: HIEFFPLA_NET_0_9144
  21.486                       HIEFFPLA_INST_0_7599:B (r)
               +     1.644          cell: ADLIB:AX1C
  23.130                       HIEFFPLA_INST_0_7599:Y (f)
               +     0.383          net: HIEFFPLA_NET_0_9079
  23.513                       HIEFFPLA_INST_0_7511:A (f)
               +     1.131          cell: ADLIB:XOR2
  24.644                       HIEFFPLA_INST_0_7511:Y (r)
               +     0.377          net: HIEFFPLA_NET_0_9105
  25.021                       input_buffer_0/DFN1C0_WGRY[11]:D (r)
                                    
  25.021                       data arrival time
  ________________________________________________________
  Data required time calculation
  500.000                      camera_pclk
               +     0.000          Clock source
  500.000                      pclk (f)
               +     0.000          net: pclk
  500.000                      pclk_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  501.118                      pclk_pad/U0/U0:Y (f)
               +     0.000          net: pclk_pad/U0/NET1
  501.118                      pclk_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  501.374                      pclk_pad/U0/U1:Y (f)
               +     5.911          net: pclk_c
  507.285                      input_buffer_0/WCLKBUBBLE_RNI39CD:A (f)
               +     1.869          cell: ADLIB:CLKINT
  509.154                      input_buffer_0/WCLKBUBBLE_RNI39CD:Y (r)
               +     1.166          net: input_buffer_0/WCLOCKP
  510.320                      input_buffer_0/DFN1C0_WGRY[11]:CLK (r)
               -     1.112          Library setup time: ADLIB:DFN1C0
  509.208                      input_buffer_0/DFN1C0_WGRY[11]:D
                                    
  509.208                      data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        vsync
  To:                          camera_adapter_0/output_data[2]:E
  Delay (ns):                  15.016
  Slack (ns):
  Arrival (ns):                15.016
  Required (ns):
  Setup (ns):                  1.084
  External Setup (ns):         12.542

Path 2
  From:                        vsync
  To:                          camera_adapter_0/buffer_state[3]:D
  Delay (ns):                  14.945
  Slack (ns):
  Arrival (ns):                14.945
  Required (ns):
  Setup (ns):                  1.345
  External Setup (ns):         12.064

Path 3
  From:                        vsync
  To:                          camera_adapter_0/repeat_counter[1]:D
  Delay (ns):                  14.697
  Slack (ns):
  Arrival (ns):                14.697
  Required (ns):
  Setup (ns):                  1.345
  External Setup (ns):         11.668

Path 4
  From:                        vsync
  To:                          camera_adapter_0/output_data[6]:E
  Delay (ns):                  13.998
  Slack (ns):
  Arrival (ns):                13.998
  Required (ns):
  Setup (ns):                  1.084
  External Setup (ns):         11.314

Path 5
  From:                        hsync
  To:                          camera_adapter_0/buffer_state[3]:D
  Delay (ns):                  14.094
  Slack (ns):
  Arrival (ns):                14.094
  Required (ns):
  Setup (ns):                  1.345
  External Setup (ns):         11.213


Expanded Path 1
  From: vsync
  To: camera_adapter_0/output_data[2]:E
  data required time                             N/C
  data arrival time                          -   15.016
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vsync (r)
               +     0.000          net: vsync
  0.000                        vsync_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        vsync_pad/U0/U0:Y (r)
               +     0.000          net: vsync_pad/U0/NET1
  1.560                        vsync_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  1.811                        vsync_pad/U0/U1:Y (r)
               +     4.572          net: vsync_c
  6.383                        HIEFFPLA_INST_0_6739:A (r)
               +     2.377          cell: ADLIB:AND2
  8.760                        HIEFFPLA_INST_0_6739:Y (r)
               +     0.301          net: HIEFFPLA_NET_0_9310
  9.061                        HIEFFPLA_INST_0_6738:C (r)
               +     1.605          cell: ADLIB:AO1B
  10.666                       HIEFFPLA_INST_0_6738:Y (f)
               +     4.350          net: HIEFFPLA_NET_0_9311
  15.016                       camera_adapter_0/output_data[2]:E (f)
                                    
  15.016                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          camera_pclk
               +     0.000          Clock source
  N/C                          pclk (r)
               +     0.000          net: pclk
  N/C                          pclk_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  N/C                          pclk_pad/U0/U0:Y (r)
               +     0.000          net: pclk_pad/U0/NET1
  N/C                          pclk_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  N/C                          pclk_pad/U0/U1:Y (r)
               +     1.747          net: pclk_c
  N/C                          camera_adapter_0/output_data[2]:CLK (r)
               -     1.084          Library setup time: ADLIB:DFN1E0C0
  N/C                          camera_adapter_0/output_data[2]:E


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[0]:RESET
  Delay (ns):                  10.936
  Slack (ns):                  984.372
  Arrival (ns):                21.256
  Required (ns):               1005.628
  Recovery (ns):               4.747
  Minimum Period (ns):         15.628
  Skew (ns):                   -0.055

Path 2
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[1]:RESET
  Delay (ns):                  9.992
  Slack (ns):                  985.317
  Arrival (ns):                20.312
  Required (ns):               1005.629
  Recovery (ns):               4.747
  Minimum Period (ns):         14.683
  Skew (ns):                   -0.056

Path 3
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[4]:RESET
  Delay (ns):                  8.933
  Slack (ns):                  986.375
  Arrival (ns):                19.253
  Required (ns):               1005.628
  Recovery (ns):               4.747
  Minimum Period (ns):         13.625
  Skew (ns):                   -0.055

Path 4
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[3]:RESET
  Delay (ns):                  8.863
  Slack (ns):                  986.461
  Arrival (ns):                19.183
  Required (ns):               1005.644
  Recovery (ns):               4.747
  Minimum Period (ns):         13.539
  Skew (ns):                   -0.071

Path 5
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[6]:RESET
  Delay (ns):                  7.936
  Slack (ns):                  987.373
  Arrival (ns):                18.256
  Required (ns):               1005.629
  Recovery (ns):               4.747
  Minimum Period (ns):         12.627
  Skew (ns):                   -0.056


Expanded Path 1
  From: input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To: input_buffer_0/RAM4K9_QXI[0]:RESET
  data required time                             1005.628
  data arrival time                          -   21.256
  slack                                          984.372
  ________________________________________________________
  Data arrival time calculation
  0.000                        camera_pclk
               +     0.000          Clock source
  0.000                        pclk (f)
               +     0.000          net: pclk
  0.000                        pclk_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  1.118                        pclk_pad/U0/U0:Y (f)
               +     0.000          net: pclk_pad/U0/NET1
  1.118                        pclk_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  1.374                        pclk_pad/U0/U1:Y (f)
               +     5.911          net: pclk_c
  7.285                        input_buffer_0/WCLKBUBBLE_RNI39CD:A (f)
               +     1.869          cell: ADLIB:CLKINT
  9.154                        input_buffer_0/WCLKBUBBLE_RNI39CD:Y (r)
               +     1.166          net: input_buffer_0/WCLOCKP
  10.320                       input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK (r)
               +     1.049          cell: ADLIB:DFN1C0
  11.369                       input_buffer_0/DFN1C0_WRITE_RESET_P_0:Q (r)
               +     9.887          net: input_buffer_0/WRITE_RESET_P_0
  21.256                       input_buffer_0/RAM4K9_QXI[0]:RESET (r)
                                    
  21.256                       data arrival time
  ________________________________________________________
  Data required time calculation
  1000.000                     camera_pclk
               +     0.000          Clock source
  1000.000                     pclk (f)
               +     0.000          net: pclk
  1000.000                     pclk_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  1001.118                     pclk_pad/U0/U0:Y (f)
               +     0.000          net: pclk_pad/U0/NET1
  1001.118                     pclk_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  1001.374                     pclk_pad/U0/U1:Y (f)
               +     5.911          net: pclk_c
  1007.285                     input_buffer_0/WCLKBUBBLE_RNI39CD:A (f)
               +     1.869          cell: ADLIB:CLKINT
  1009.154                     input_buffer_0/WCLKBUBBLE_RNI39CD:Y (r)
               +     1.221          net: input_buffer_0/WCLOCKP
  1010.375                     input_buffer_0/RAM4K9_QXI[0]:CLKA (r)
               -     4.747          Library recovery time: ADLIB:RAM4K9
  1005.628                     input_buffer_0/RAM4K9_QXI[0]:RESET
                                    
  1005.628                     data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        reset
  To:                          camera_adapter_0/output_data[2]:CLR
  Delay (ns):                  3.682
  Slack (ns):
  Arrival (ns):                3.682
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      0.359

Path 2
  From:                        reset
  To:                          camera_adapter_0/output_data[6]:CLR
  Delay (ns):                  3.682
  Slack (ns):
  Arrival (ns):                3.682
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      0.149

Path 3
  From:                        reset
  To:                          camera_adapter_0/buffer_state[3]:CLR
  Delay (ns):                  3.716
  Slack (ns):
  Arrival (ns):                3.716
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.275

Path 4
  From:                        reset
  To:                          camera_adapter_0/write_en:CLR
  Delay (ns):                  3.723
  Slack (ns):
  Arrival (ns):                3.723
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.405

Path 5
  From:                        reset
  To:                          camera_adapter_0/repeat_counter[1]:CLR
  Delay (ns):                  3.716
  Slack (ns):
  Arrival (ns):                3.716
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.423


Expanded Path 1
  From: reset
  To: camera_adapter_0/output_data[2]:CLR
  data required time                             N/C
  data arrival time                          -   3.682
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.106          net: reset_c
  3.682                        camera_adapter_0/output_data[2]:CLR (r)
                                    
  3.682                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          camera_pclk
               +     0.000          Clock source
  N/C                          pclk (r)
               +     0.000          net: pclk
  N/C                          pclk_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  N/C                          pclk_pad/U0/U0:Y (r)
               +     0.000          net: pclk_pad/U0/NET1
  N/C                          pclk_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  N/C                          pclk_pad/U0/U1:Y (r)
               +     1.747          net: pclk_c
  N/C                          camera_adapter_0/output_data[2]:CLK (r)
               -     0.235          Library recovery time: ADLIB:DFN1E0C0
  N/C                          camera_adapter_0/output_data[2]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain pll_out

SET Register to Register

Path 1
  From:                        clock_control_0/delay_counter[5]:CLK
  To:                          clock_control_0/delay_counter[8]:D
  Delay (ns):                  10.603
  Slack (ns):                  8.332
  Arrival (ns):                11.775
  Required (ns):               20.107
  Setup (ns):                  1.112
  Minimum Period (ns):         11.668

Path 2
  From:                        clock_control_0/delay_counter[7]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  10.427
  Slack (ns):                  8.373
  Arrival (ns):                11.670
  Required (ns):               20.043
  Setup (ns):                  1.141
  Minimum Period (ns):         11.627

Path 3
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  10.330
  Slack (ns):                  8.470
  Arrival (ns):                11.573
  Required (ns):               20.043
  Setup (ns):                  1.141
  Minimum Period (ns):         11.530

Path 4
  From:                        clock_control_0/delay_counter[6]:CLK
  To:                          clock_control_0/delay_counter[8]:D
  Delay (ns):                  10.413
  Slack (ns):                  8.522
  Arrival (ns):                11.585
  Required (ns):               20.107
  Setup (ns):                  1.112
  Minimum Period (ns):         11.478

Path 5
  From:                        clock_control_0/delay_counter[3]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  10.161
  Slack (ns):                  8.638
  Arrival (ns):                11.405
  Required (ns):               20.043
  Setup (ns):                  1.141
  Minimum Period (ns):         11.362


Expanded Path 1
  From: clock_control_0/delay_counter[5]:CLK
  To: clock_control_0/delay_counter[8]:D
  data required time                             20.107
  data arrival time                          -   11.775
  slack                                          8.332
  ________________________________________________________
  Data arrival time calculation
  0.000                        pll_out
               +     0.000          Clock source
  0.000                        pll_core_0/Core:GLA (r)
               +     1.172          net: GLA
  1.172                        clock_control_0/delay_counter[5]:CLK (r)
               +     1.049          cell: ADLIB:DFN1E1C0
  2.221                        clock_control_0/delay_counter[5]:Q (r)
               +     0.518          net: clock_control_0/delay_counter[5]
  2.739                        HIEFFPLA_INST_0_7069:B (r)
               +     0.985          cell: ADLIB:AND2
  3.724                        HIEFFPLA_INST_0_7069:Y (r)
               +     1.169          net: HIEFFPLA_NET_0_9222
  4.893                        HIEFFPLA_INST_0_6979:C (r)
               +     1.733          cell: ADLIB:AND3
  6.626                        HIEFFPLA_INST_0_6979:Y (r)
               +     0.512          net: HIEFFPLA_NET_0_9248
  7.138                        HIEFFPLA_INST_0_7030:C (r)
               +     1.644          cell: ADLIB:AND3
  8.782                        HIEFFPLA_INST_0_7030:Y (r)
               +     0.380          net: HIEFFPLA_NET_0_9233
  9.162                        HIEFFPLA_INST_0_7026:B (r)
               +     2.236          cell: ADLIB:XA1
  11.398                       HIEFFPLA_INST_0_7026:Y (f)
               +     0.377          net: HIEFFPLA_NET_0_9234
  11.775                       clock_control_0/delay_counter[8]:D (f)
                                    
  11.775                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       pll_out
               +     0.000          Clock source
  20.000                       pll_core_0/Core:GLA (r)
               +     1.219          net: GLA
  21.219                       clock_control_0/delay_counter[8]:CLK (r)
               -     1.112          Library setup time: ADLIB:DFN1E1C0
  20.107                       clock_control_0/delay_counter[8]:D
                                    
  20.107                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        trigger_signal
  To:                          clock_control_0/counter[2]:D
  Delay (ns):                  15.226
  Slack (ns):
  Arrival (ns):                15.226
  Required (ns):
  Setup (ns):                  1.169
  External Setup (ns):         15.218

Path 2
  From:                        trigger_signal
  To:                          clock_control_0/delay_counter[1]:D
  Delay (ns):                  15.128
  Slack (ns):
  Arrival (ns):                15.128
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         15.063

Path 3
  From:                        trigger_signal
  To:                          clock_control_0/counter[4]:D
  Delay (ns):                  14.464
  Slack (ns):
  Arrival (ns):                14.464
  Required (ns):
  Setup (ns):                  1.169
  External Setup (ns):         14.456

Path 4
  From:                        trigger_signal
  To:                          clock_control_0/counter[3]:D
  Delay (ns):                  14.282
  Slack (ns):
  Arrival (ns):                14.282
  Required (ns):
  Setup (ns):                  1.169
  External Setup (ns):         14.274

Path 5
  From:                        trigger_signal
  To:                          clock_control_0/counter[5]:D
  Delay (ns):                  13.771
  Slack (ns):
  Arrival (ns):                13.771
  Required (ns):
  Setup (ns):                  1.169
  External Setup (ns):         13.763


Expanded Path 1
  From: trigger_signal
  To: clock_control_0/counter[2]:D
  data required time                             N/C
  data arrival time                          -   15.226
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        trigger_signal (r)
               +     0.000          net: trigger_signal
  0.000                        trigger_signal_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        trigger_signal_pad/U0/U0:Y (r)
               +     0.000          net: trigger_signal_pad/U0/NET1
  1.560                        trigger_signal_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  1.811                        trigger_signal_pad/U0/U1:Y (r)
               +     7.750          net: trigger_signal_c
  9.561                        HIEFFPLA_INST_0_6904:C (r)
               +     1.967          cell: ADLIB:AOI1B
  11.528                       HIEFFPLA_INST_0_6904:Y (r)
               +     1.604          net: HIEFFPLA_NET_0_9269
  13.132                       HIEFFPLA_INST_0_6934:C (r)
               +     1.793          cell: ADLIB:XA1
  14.925                       HIEFFPLA_INST_0_6934:Y (r)
               +     0.301          net: HIEFFPLA_NET_0_9259
  15.226                       clock_control_0/counter[2]:D (r)
                                    
  15.226                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_out
               +     0.000          Clock source
  N/C                          pll_core_0/Core:GLA (r)
               +     1.177          net: GLA
  N/C                          clock_control_0/counter[2]:CLK (r)
               -     1.169          Library setup time: ADLIB:DFN1C0
  N/C                          clock_control_0/counter[2]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        clock_control_0/switch:CLK
  To:                          signal_into_switch
  Delay (ns):                  15.733
  Slack (ns):
  Arrival (ns):                16.905
  Required (ns):
  Clock to Out (ns):           16.905

Path 2
  From:                        camera_clock_0/clock_out:CLK
  To:                          camera_mclk
  Delay (ns):                  8.808
  Slack (ns):
  Arrival (ns):                9.992
  Required (ns):
  Clock to Out (ns):           9.992


Expanded Path 1
  From: clock_control_0/switch:CLK
  To: signal_into_switch
  data required time                             N/C
  data arrival time                          -   16.905
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pll_out
               +     0.000          Clock source
  0.000                        pll_core_0/Core:GLA (r)
               +     1.172          net: GLA
  1.172                        clock_control_0/switch:CLK (r)
               +     1.606          cell: ADLIB:DFN1E1C0
  2.778                        clock_control_0/switch:Q (f)
               +     1.269          net: clock_control_0/switch
  4.047                        clock_control_0/switch_RNIRSV3:A (f)
               +     1.869          cell: ADLIB:CLKINT
  5.916                        clock_control_0/switch_RNIRSV3:Y (f)
               +     1.085          net: cam_write_en_2
  7.001                        HIEFFPLA_INST_0_8376:B (f)
               +     2.240          cell: ADLIB:AX1
  9.241                        HIEFFPLA_INST_0_8376:Y (r)
               +     3.189          net: signal_into_switch_c
  12.430                       signal_into_switch_pad/U0/U1:D (r)
               +     1.371          cell: ADLIB:IOTRI_OB_EB
  13.801                       signal_into_switch_pad/U0/U1:DOUT (r)
               +     0.000          net: signal_into_switch_pad/U0/NET1
  13.801                       signal_into_switch_pad/U0/U0:D (r)
               +     3.104          cell: ADLIB:IOPAD_TRI
  16.905                       signal_into_switch_pad/U0/U0:PAD (r)
               +     0.000          net: signal_into_switch
  16.905                       signal_into_switch (r)
                                    
  16.905                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_out
               +     0.000          Clock source
  N/C                          pll_core_0/Core:GLA (r)
                                    
  N/C                          signal_into_switch (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        reset
  To:                          downlink_clock_divider_0/divider_counter[4]:CLR
  Delay (ns):                  3.787
  Slack (ns):
  Arrival (ns):                3.787
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.849

Path 2
  From:                        reset
  To:                          downlink_clock_divider_0/divider_counter[3]:CLR
  Delay (ns):                  3.745
  Slack (ns):
  Arrival (ns):                3.745
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.837

Path 3
  From:                        reset
  To:                          downlink_clock_divider_0/divider_counter[5]:CLR
  Delay (ns):                  3.787
  Slack (ns):
  Arrival (ns):                3.787
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.827

Path 4
  From:                        reset
  To:                          downlink_clock_divider_0/divider_counter[1]:CLR
  Delay (ns):                  3.787
  Slack (ns):
  Arrival (ns):                3.787
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.827

Path 5
  From:                        reset
  To:                          downlink_clock_divider_0/divider_counter[2]:CLR
  Delay (ns):                  3.787
  Slack (ns):
  Arrival (ns):                3.787
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.827


Expanded Path 1
  From: reset
  To: downlink_clock_divider_0/divider_counter[4]:CLR
  data required time                             N/C
  data arrival time                          -   3.787
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.211          net: reset_c
  3.787                        downlink_clock_divider_0/divider_counter[4]:CLR (r)
                                    
  3.787                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_out
               +     0.000          Clock source
  N/C                          pll_core_0/Core:GLA (r)
               +     1.173          net: GLA
  N/C                          downlink_clock_divider_0/divider_counter[4]:CLK (r)
               -     0.235          Library recovery time: ADLIB:DFN1C0
  N/C                          downlink_clock_divider_0/divider_counter[4]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

