Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:49:59 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : diffeq_f_systemC
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 yport_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.190ns (72.263%)  route 0.073ns (27.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.671     2.064    clk_IBUF_BUFG
    SLICE_X1Y142                                                      r  yport_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.100     2.164 r  yport_reg[12]/Q
                         net (fo=6, estimated)        0.073     2.237    yport_OBUF[12]
    SLICE_X1Y142                                                      r  yport_reg[15]_i_1/DI[0]
    SLICE_X1Y142         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.327 r  yport_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.327    yport0[13]
    SLICE_X1Y142         FDRE                                         r  yport_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.893     2.520    clk_IBUF_BUFG
    SLICE_X1Y142                                                      r  yport_reg[13]/C
                         clock pessimism             -0.444     2.077    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.071     2.148    yport_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 yport_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.190ns (72.263%)  route 0.073ns (27.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.672     2.065    clk_IBUF_BUFG
    SLICE_X1Y143                                                      r  yport_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  yport_reg[16]/Q
                         net (fo=6, estimated)        0.073     2.238    yport_OBUF[16]
    SLICE_X1Y143                                                      r  yport_reg[19]_i_1/DI[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.328 r  yport_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.328    yport0[17]
    SLICE_X1Y143         FDRE                                         r  yport_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.894     2.521    clk_IBUF_BUFG
    SLICE_X1Y143                                                      r  yport_reg[17]/C
                         clock pessimism             -0.444     2.078    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.071     2.149    yport_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 yport_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.190ns (72.263%)  route 0.073ns (27.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.670     2.063    clk_IBUF_BUFG
    SLICE_X1Y139                                                      r  yport_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.100     2.163 r  yport_reg[0]/Q
                         net (fo=6, estimated)        0.073     2.236    yport_OBUF[0]
    SLICE_X1Y139                                                      r  yport_reg[3]_i_1/DI[0]
    SLICE_X1Y139         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.326 r  yport_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.326    yport0[1]
    SLICE_X1Y139         FDRE                                         r  yport_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.892     2.519    clk_IBUF_BUFG
    SLICE_X1Y139                                                      r  yport_reg[1]/C
                         clock pessimism             -0.444     2.076    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.071     2.147    yport_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 yport_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.190ns (72.263%)  route 0.073ns (27.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.672     2.065    clk_IBUF_BUFG
    SLICE_X1Y144                                                      r  yport_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  yport_reg[20]/Q
                         net (fo=6, estimated)        0.073     2.238    yport_OBUF[20]
    SLICE_X1Y144                                                      r  yport_reg[23]_i_1/DI[0]
    SLICE_X1Y144         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.328 r  yport_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.328    yport0[21]
    SLICE_X1Y144         FDRE                                         r  yport_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.894     2.521    clk_IBUF_BUFG
    SLICE_X1Y144                                                      r  yport_reg[21]/C
                         clock pessimism             -0.444     2.078    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.071     2.149    yport_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 yport_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.190ns (72.263%)  route 0.073ns (27.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.672     2.065    clk_IBUF_BUFG
    SLICE_X1Y145                                                      r  yport_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  yport_reg[24]/Q
                         net (fo=6, estimated)        0.073     2.238    yport_OBUF[24]
    SLICE_X1Y145                                                      r  yport_reg[27]_i_1/DI[0]
    SLICE_X1Y145         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.328 r  yport_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.328    yport0[25]
    SLICE_X1Y145         FDRE                                         r  yport_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.894     2.521    clk_IBUF_BUFG
    SLICE_X1Y145                                                      r  yport_reg[25]/C
                         clock pessimism             -0.444     2.078    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.071     2.149    yport_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 yport_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.190ns (72.263%)  route 0.073ns (27.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.672     2.065    clk_IBUF_BUFG
    SLICE_X1Y146                                                      r  yport_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  yport_reg[28]/Q
                         net (fo=6, estimated)        0.073     2.238    yport_OBUF[28]
    SLICE_X1Y146                                                      r  yport_reg[31]_i_1/DI[0]
    SLICE_X1Y146         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.328 r  yport_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.328    yport0[29]
    SLICE_X1Y146         FDRE                                         r  yport_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.894     2.521    clk_IBUF_BUFG
    SLICE_X1Y146                                                      r  yport_reg[29]/C
                         clock pessimism             -0.444     2.078    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.071     2.149    yport_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 yport_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.190ns (72.263%)  route 0.073ns (27.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.671     2.064    clk_IBUF_BUFG
    SLICE_X1Y140                                                      r  yport_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     2.164 r  yport_reg[4]/Q
                         net (fo=6, estimated)        0.073     2.237    yport_OBUF[4]
    SLICE_X1Y140                                                      r  yport_reg[7]_i_1/DI[0]
    SLICE_X1Y140         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.327 r  yport_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.327    yport0[5]
    SLICE_X1Y140         FDRE                                         r  yport_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.893     2.520    clk_IBUF_BUFG
    SLICE_X1Y140                                                      r  yport_reg[5]/C
                         clock pessimism             -0.444     2.077    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.071     2.148    yport_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 yport_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.190ns (72.263%)  route 0.073ns (27.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.671     2.064    clk_IBUF_BUFG
    SLICE_X1Y141                                                      r  yport_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.100     2.164 r  yport_reg[8]/Q
                         net (fo=6, estimated)        0.073     2.237    yport_OBUF[8]
    SLICE_X1Y141                                                      r  yport_reg[11]_i_1/DI[0]
    SLICE_X1Y141         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.327 r  yport_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.327    yport0[9]
    SLICE_X1Y141         FDRE                                         r  yport_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.893     2.520    clk_IBUF_BUFG
    SLICE_X1Y141                                                      r  yport_reg[9]/C
                         clock pessimism             -0.444     2.077    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.071     2.148    yport_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 yport_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.198ns (74.363%)  route 0.068ns (25.637%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.672     2.065    clk_IBUF_BUFG
    SLICE_X1Y146                                                      r  yport_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  yport_reg[30]/Q
                         net (fo=4, estimated)        0.068     2.233    yport_OBUF[30]
    SLICE_X1Y146                                                      r  yport_reg[31]_i_1/DI[2]
    SLICE_X1Y146         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.331 r  yport_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.331    yport0[31]
    SLICE_X1Y146         FDRE                                         r  yport_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.894     2.521    clk_IBUF_BUFG
    SLICE_X1Y146                                                      r  yport_reg[31]/C
                         clock pessimism             -0.444     2.078    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.071     2.149    yport_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 yport_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.198ns (73.082%)  route 0.073ns (26.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.671     2.064    clk_IBUF_BUFG
    SLICE_X1Y141                                                      r  yport_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.100     2.164 r  yport_reg[10]/Q
                         net (fo=6, estimated)        0.073     2.237    yport_OBUF[10]
    SLICE_X1Y141                                                      r  yport_reg[11]_i_1/DI[2]
    SLICE_X1Y141         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.335 r  yport_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.335    yport0[11]
    SLICE_X1Y141         FDRE                                         r  yport_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       0.893     2.520    clk_IBUF_BUFG
    SLICE_X1Y141                                                      r  yport_reg[11]/C
                         clock pessimism             -0.444     2.077    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.071     2.148    yport_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.187    




