+====================+===================+==================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                              |
+====================+===================+==================================================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D                                         |
| clk_fpga_0         | clk_fpga_0        | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/D  |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
