#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1e57480 .scope module, "control_path_cpu" "control_path_cpu" 2 4;
 .timescale 0 0;
P_0x1d9a0e8 .param/l "WIDTH" 2 11, +C4<00000000000000000000000000100000>;
v0x1e4cfc0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1e8d970_0 .var "control_mux_for_PC", 1 0;
v0x1e8da10_0 .net "funct", 5 0, C4<zzzzzz>; 0 drivers
v0x1e8dab0_0 .var "is_I_type", 0 0;
v0x1e8db60_0 .var "is_J_type", 0 0;
v0x1e8dc00_0 .var "is_R_type", 0 0;
v0x1e8dce0_0 .net "is_alu_zero", 0 0, C4<z>; 0 drivers
v0x1e8dd80_0 .net "is_full_rnum1", 0 0, C4<z>; 0 drivers
v0x1e8de70_0 .net "is_full_rnum2", 0 0, C4<z>; 0 drivers
v0x1e8df10_0 .var "is_load_PC", 0 0;
v0x1e8e010_0 .var "is_nop", 0 0;
v0x1e8e0b0_0 .var "is_previous_nop", 0 0;
v0x1e8e1c0_0 .var "is_write_from_mem", 0 0;
v0x1e8e260_0 .var "is_write_mem", 0 0;
v0x1e8e380_0 .var "is_write_reg", 0 0;
v0x1e8e420_0 .net "opcode", 5 0, C4<zzzzzz>; 0 drivers
v0x1e8e2e0_0 .var "opcode_alu", 5 0;
v0x1e8e570_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x1e47e40/0 .event edge, v0x1e8e570_0, v0x1e8e010_0, v0x1e8e420_0, v0x1e8da10_0;
E_0x1e47e40/1 .event edge, v0x1e8dce0_0;
E_0x1e47e40 .event/or E_0x1e47e40/0, E_0x1e47e40/1;
E_0x1e48bd0 .event posedge, v0x1e8e570_0, v0x1e4cfc0_0;
S_0x1e40700 .scope module, "testbench" "testbench" 3 5;
 .timescale -9 -10;
P_0x1e40878 .param/l "WIDTH" 3 6, +C4<00000000000000000000000000100000>;
v0x1ea8290_0 .var "clk", 0 0;
v0x1ea8310_0 .var "rst", 0 0;
S_0x1e8e690 .scope module, "_cpu" "cpu" 3 9, 4 1, S_0x1e40700;
 .timescale 0 0;
P_0x1e8df98 .param/l "ADDR_WIDTH" 4 3, +C4<00000000000000000000000000000101>;
P_0x1e8dfc0 .param/l "WIDTH" 4 2, +C4<00000000000000000000000000100000>;
v0x1ea75c0_0 .net "clk", 0 0, v0x1ea8290_0; 1 drivers
v0x1ea7640_0 .net "control_mux_for_PC", 1 0, v0x1e8ea00_0; 1 drivers
v0x1ea76c0_0 .net "funct", 5 0, L_0x1ea87d0; 1 drivers
v0x1ea7790_0 .net "is_I_type", 0 0, v0x1e8eb40_0; 1 drivers
v0x1ea78a0_0 .net "is_J_type", 0 0, v0x1e8ebf0_0; 1 drivers
v0x1ea7920_0 .net "is_R_type", 0 0, v0x1e8ec90_0; 1 drivers
v0x1ea79f0_0 .net "is_alu_zero", 0 0, L_0x1ead2b0; 1 drivers
v0x1ea7a70_0 .net "is_full_rnum1", 0 0, L_0x1eb1f80; 1 drivers
v0x1ea7bd0_0 .net "is_full_rnum2", 0 0, L_0x1eb3250; 1 drivers
v0x1ea7ce0_0 .net "is_load_PC", 0 0, v0x1e8efa0_0; 1 drivers
v0x1ea7df0_0 .net "is_nop", 0 0, v0x1e8f0a0_0; 1 drivers
v0x1ea7e70_0 .net "is_write_from_mem", 0 0, v0x1e8f250_0; 1 drivers
v0x1ea7ef0_0 .net "is_write_mem", 0 0, v0x1e8f2f0_0; 1 drivers
v0x1ea8000_0 .net "is_write_reg", 0 0, v0x1e8f410_0; 1 drivers
v0x1ea8100_0 .net "opcode", 5 0, L_0x1ea8390; 1 drivers
v0x1ea8180_0 .net "opcode_alu", 5 0, v0x1e8f370_0; 1 drivers
v0x1ea8080_0 .net "rst", 0 0, v0x1ea8310_0; 1 drivers
S_0x1e8f720 .scope module, "_data_path_cpu" "data_path_cpu" 4 14, 5 1, S_0x1e8e690;
 .timescale 0 0;
P_0x1e8f818 .param/l "ADDR_WIDTH" 5 7, +C4<00000000000000000000000000000101>;
P_0x1e8f840 .param/l "INSTRACTION_NUMBERS" 5 8, +C4<00000000000000000000000000010000>;
P_0x1e8f868 .param/l "WIDTH" 5 6, +C4<00000000000000000000000000100000>;
v0x1ea5b20_0 .net "ADDR", 25 0, L_0x1ea8ac0; 1 drivers
v0x1ea5ba0_0 .net "IMM", 15 0, L_0x1ea8870; 1 drivers
v0x1ea5c40_0 .net *"_s16", 15 0, C4<0000000000000000>; 1 drivers
v0x1ea5ce0_0 .net *"_s22", 5 0, C4<000000>; 1 drivers
v0x1ea5d90_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1ea5e10_0 .alias "control_mux_for_PC", 1 0, v0x1ea7640_0;
v0x1ea5f20_0 .net "curr_inst", 31 0, v0x1ea5a20_0; 1 drivers
v0x1ea6030_0 .net "expand_ADDR", 31 0, L_0x1ea8b60; 1 drivers
v0x1ea60d0_0 .net "expand_IMM", 31 0, L_0x1ea8a20; 1 drivers
v0x1ea6150_0 .alias "funct", 5 0, v0x1ea76c0_0;
v0x1ea6230_0 .net "in_PC", 31 0, L_0x1eb43c0; 1 drivers
v0x1ea62b0_0 .net "inst_out_command", 31 0, L_0x1ea8ca0; 1 drivers
v0x1ea63a0_0 .alias "is_I_type", 0 0, v0x1ea7790_0;
v0x1ea6420_0 .alias "is_J_type", 0 0, v0x1ea78a0_0;
v0x1ea6550_0 .alias "is_R_type", 0 0, v0x1ea7920_0;
v0x1ea6600_0 .alias "is_alu_zero", 0 0, v0x1ea79f0_0;
v0x1ea64a0_0 .alias "is_full_rnum1", 0 0, v0x1ea7a70_0;
v0x1ea6760_0 .alias "is_full_rnum2", 0 0, v0x1ea7bd0_0;
v0x1ea6680_0 .alias "is_load_PC", 0 0, v0x1ea7ce0_0;
v0x1ea6880_0 .alias "is_write_from_mem", 0 0, v0x1ea7e70_0;
v0x1ea69b0_0 .alias "is_write_mem", 0 0, v0x1ea7ef0_0;
v0x1ea6a30_0 .alias "is_write_reg", 0 0, v0x1ea8000_0;
v0x1ea6900_0 .alias "opcode", 5 0, v0x1ea8100_0;
v0x1ea6b70_0 .alias "opcode_alu", 5 0, v0x1ea8180_0;
v0x1ea6ab0_0 .net "out_alu", 31 0, v0x1e9dd20_0; 1 drivers
v0x1ea6cc0_0 .net "out_from_adder_puls_IMM", 31 0, L_0x1eb2ea0; 1 drivers
v0x1ea6bf0_0 .net "out_from_adder_puls_one", 31 0, L_0x1eb35c0; 1 drivers
v0x1ea6e20_0 .net "out_memory", 31 0, L_0x1eaf880; 1 drivers
v0x1ea6d40_0 .net "out_mux_for_alu", 31 0, L_0x1eacd50; 1 drivers
v0x1ea6f90_0 .net "out_mux_for_wdata", 31 0, L_0x1eb0980; 1 drivers
v0x1ea6ea0_0 .net "out_mux_for_wnum", 4 0, L_0x1ea9760; 1 drivers
v0x1ea7110_0 .net "rd", 4 0, L_0x1ea8690; 1 drivers
v0x1ea7010_0 .net "rdata1", 31 0, L_0x1eab1c0; 1 drivers
v0x1ea7090_0 .net "rdata2", 31 0, L_0x1eac310; 1 drivers
v0x1ea72b0_0 .net "rs", 4 0, L_0x1ea8430; 1 drivers
v0x1ea7380_0 .alias "rst", 0 0, v0x1ea8080_0;
v0x1ea7190_0 .net "rt", 4 0, L_0x1ea84d0; 1 drivers
v0x1ea7210_0 .net "shamt", 4 0, L_0x1ea8730; 1 drivers
v0x1ea7540_0 .net "zero", 15 0, C4<0000000000000000>; 1 drivers
L_0x1ea8390 .part L_0x1ea8ca0, 26, 6;
L_0x1ea8430 .part L_0x1ea8ca0, 21, 5;
L_0x1ea84d0 .part L_0x1ea8ca0, 16, 5;
L_0x1ea8690 .part L_0x1ea8ca0, 11, 5;
L_0x1ea8730 .part L_0x1ea8ca0, 6, 5;
L_0x1ea87d0 .part L_0x1ea8ca0, 0, 6;
L_0x1ea8870 .part L_0x1ea8ca0, 0, 16;
L_0x1ea8a20 .concat [ 16 16 0 0], L_0x1ea8870, C4<0000000000000000>;
L_0x1ea8ac0 .part L_0x1ea8ca0, 0, 26;
L_0x1ea8b60 .concat [ 26 6 0 0], L_0x1ea8ac0, C4<000000>;
L_0x1ea9940 .concat [ 5 5 0 0], L_0x1ea84d0, L_0x1ea8690;
L_0x1ead160 .concat [ 32 32 0 0], L_0x1ea8a20, L_0x1eac310;
L_0x1eaff90 .part v0x1e9dd20_0, 0, 5;
L_0x1eb0b60 .concat [ 32 32 0 0], L_0x1eaf880, v0x1e9dd20_0;
L_0x1eb4550 .concat [ 32 32 32 0], L_0x1ea8b60, L_0x1eb2ea0, L_0x1eb35c0;
S_0x1ea5650 .scope module, "_PC" "PC" 5 53, 6 1, S_0x1e8f720;
 .timescale 0 0;
P_0x1ea5748 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1ea57c0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1ea58a0_0 .alias "in", 31 0, v0x1ea6230_0;
v0x1ea5950_0 .alias "load", 0 0, v0x1ea7ce0_0;
v0x1ea5a20_0 .var "out", 31 0;
v0x1ea5aa0_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1ea5230 .scope module, "_inst" "instractions" 5 56, 7 1, S_0x1e8f720;
 .timescale 0 0;
P_0x1e980b8 .param/l "INSTRACTION_NUMBERS" 7 3, +C4<00000000000000000000000000010000>;
P_0x1e980e0 .param/l "WIDTH" 7 2, +C4<00000000000000000000000000100000>;
L_0x1ea8ca0 .functor BUFZ 32, L_0x1ea8c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ea5360_0 .net *"_s0", 31 0, L_0x1ea8c00; 1 drivers
v0x1ea5400_0 .alias "curr_command", 31 0, v0x1ea5f20_0;
v0x1ea54d0 .array "mem", 15 0, 31 0;
v0x1ea5550_0 .alias "out_data", 31 0, v0x1ea62b0_0;
v0x1ea55d0_0 .alias "rst", 0 0, v0x1ea8080_0;
L_0x1ea8c00 .array/port v0x1ea54d0, v0x1ea5a20_0;
S_0x1ea43a0 .scope module, "_mux_for_regs" "mux" 5 60, 8 48, S_0x1e8f720;
 .timescale 0 0;
P_0x1ea4498 .param/l "CW" 8 51, +C4<00000000000000000000000000000001>;
P_0x1ea44c0 .param/l "N" 8 50, +C4<00000000000000000000000000000010>;
P_0x1ea44e8 .param/l "W" 8 49, +C4<00000000000000000000000000000101>;
L_0x1ea9530 .functor AND 1, L_0x1ea9030, L_0x1ea9380, C4<1>, C4<1>;
v0x1ea4900_0 .net *"_s10", 31 0, L_0x1ea9170; 1 drivers
v0x1ea4980_0 .net *"_s13", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1ea4a00_0 .net *"_s14", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x1ea4a80_0 .net *"_s16", 0 0, L_0x1ea9380; 1 drivers
v0x1ea4b30_0 .net *"_s18", 0 0, L_0x1ea9530; 1 drivers
v0x1ea4bb0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0x1ea4c90_0 .net *"_s20", 4 0, L_0x1ea9630; 1 drivers
v0x1ea4d30_0 .net *"_s22", 4 0, C4<xxxxx>; 1 drivers
v0x1ea4dd0_0 .net *"_s4", 1 0, L_0x1ea8ed0; 1 drivers
v0x1ea4e70_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x1ea4f10_0 .net *"_s8", 0 0, L_0x1ea9030; 1 drivers
v0x1ea4fb0 .array "chunk", 1 0;
v0x1ea4fb0_0 .net v0x1ea4fb0 0, 4 0, L_0x1ea8d00; 1 drivers
v0x1ea4fb0_1 .net v0x1ea4fb0 1, 4 0, L_0x1ea8da0; 1 drivers
v0x1ea5030_0 .net "in", 9 0, L_0x1ea9940; 1 drivers
v0x1ea50b0_0 .alias "n", 0 0, v0x1ea7790_0;
v0x1ea51b0_0 .alias "out", 4 0, v0x1ea6ea0_0;
L_0x1ea8d00 .part L_0x1ea9940, 5, 5;
L_0x1ea8da0 .part L_0x1ea9940, 0, 5;
L_0x1ea8ed0 .concat [ 1 1 0 0], v0x1e8eb40_0, C4<0>;
L_0x1ea9030 .cmp/ge 2, L_0x1ea8ed0, C4<00>;
L_0x1ea9170 .concat [ 1 31 0 0], v0x1e8eb40_0, C4<0000000000000000000000000000000>;
L_0x1ea9380 .cmp/gt 32, C4<00000000000000000000000000000010>, L_0x1ea9170;
L_0x1ea9630 .array/port v0x1ea4fb0, v0x1e8eb40_0;
L_0x1ea9760 .functor MUXZ 5, C4<xxxxx>, L_0x1ea9630, L_0x1ea9530, C4<>;
S_0x1ea4790 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1ea43a0;
 .timescale 0 0;
P_0x1ea4888 .param/l "k" 8 62, +C4<00>;
S_0x1ea4620 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1ea43a0;
 .timescale 0 0;
P_0x1ea4718 .param/l "k" 8 62, +C4<01>;
S_0x1e9edd0 .scope module, "_regs" "registers" 5 62, 9 1, S_0x1e8f720;
 .timescale 0 0;
P_0x1e90678 .param/l "ADDR_WIDTH" 9 4, +C4<00000000000000000000000000000101>;
P_0x1e906a0 .param/l "WIDTH" 9 3, +C4<00000000000000000000000000100000>;
v0x1ea3730_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1ea37d0_0 .net "is_load_in_reg0", 0 0, L_0x1eaa190; 1 drivers
v0x1ea3870_0 .net "is_load_in_reg1", 0 0, L_0x1eaa260; 1 drivers
v0x1ea3920_0 .net "is_load_in_reg2", 0 0, L_0x1eaa300; 1 drivers
v0x1ea3a00_0 .net "is_load_in_reg3", 0 0, L_0x1eaa3f0; 1 drivers
v0x1ea3ab0_0 .net "out_reg0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1ea3b70_0 .net "out_reg1", 31 0, v0x1ea23b0_0; 1 drivers
v0x1ea3bf0_0 .net "out_reg2", 31 0, v0x1ea1e30_0; 1 drivers
v0x1ea3cf0_0 .net "out_reg3", 31 0, v0x1ea1990_0; 1 drivers
v0x1ea3da0_0 .alias "rdata1", 31 0, v0x1ea7010_0;
v0x1ea3e20_0 .alias "rdata2", 31 0, v0x1ea7090_0;
v0x1ea3ea0_0 .alias "rnum1", 4 0, v0x1ea72b0_0;
v0x1ea3f20_0 .alias "rnum2", 4 0, v0x1ea7190_0;
v0x1ea3ff0_0 .alias "rst", 0 0, v0x1ea8080_0;
v0x1ea40f0_0 .alias "wdata", 31 0, v0x1ea6f90_0;
v0x1ea4200_0 .alias "wnum", 4 0, v0x1ea6ea0_0;
v0x1ea4070_0 .alias "write", 0 0, v0x1ea8000_0;
L_0x1eaa030 .part L_0x1ea9760, 0, 2;
RS_0x7f40f4486f28 .resolv tri, L_0x1ea9a30, L_0x1ea9b80, L_0x1ea9d20, L_0x1ea9e70;
L_0x1eaa190 .part RS_0x7f40f4486f28, 3, 1;
L_0x1eaa260 .part RS_0x7f40f4486f28, 2, 1;
L_0x1eaa300 .part RS_0x7f40f4486f28, 1, 1;
L_0x1eaa3f0 .part RS_0x7f40f4486f28, 0, 1;
L_0x1eab3a0 .concat [ 32 32 32 32], v0x1ea1990_0, v0x1ea1e30_0, v0x1ea23b0_0, C4<00000000000000000000000000000000>;
L_0x1eab5c0 .part L_0x1ea8430, 0, 2;
L_0x1eac4b0 .concat [ 32 32 32 32], v0x1ea1990_0, v0x1ea1e30_0, v0x1ea23b0_0, C4<00000000000000000000000000000000>;
L_0x1eac5a0 .part L_0x1ea84d0, 0, 2;
S_0x1e99f00 .scope module, "_demux" "demux" 9 25, 10 48, S_0x1e9edd0;
 .timescale 0 0;
P_0x1ea26f8 .param/l "CW" 10 51, +C4<00000000000000000000000000000010>;
P_0x1ea2720 .param/l "N" 10 50, +C4<00000000000000000000000000000100>;
P_0x1ea2748 .param/l "W" 10 49, +C4<00000000000000000000000000000001>;
v0x1ea3410 .array "chunk", 3 0, 0 0;
v0x1ea3560_0 .alias "in", 0 0, v0x1ea8000_0;
v0x1ea35e0_0 .net "n", 1 0, L_0x1eaa030; 1 drivers
v0x1ea3680_0 .net8 "out", 3 0, RS_0x7f40f4486f28; 4 drivers
E_0x1ea28c0 .event edge, v0x1ea3350_0, v0x1ea35e0_0, v0x1e8f410_0;
v0x1ea3410_0 .array/port v0x1ea3410, 0;
L_0x1ea9a30 .part/pv v0x1ea3410_0, 3, 1, 4;
v0x1ea3410_1 .array/port v0x1ea3410, 1;
L_0x1ea9b80 .part/pv v0x1ea3410_1, 2, 1, 4;
v0x1ea3410_2 .array/port v0x1ea3410, 2;
L_0x1ea9d20 .part/pv v0x1ea3410_2, 1, 1, 4;
v0x1ea3410_3 .array/port v0x1ea3410, 3;
L_0x1ea9e70 .part/pv v0x1ea3410_3, 0, 1, 4;
S_0x1ea3260 .scope begin, "demux_block" "demux_block" 10 61, 10 61, S_0x1e99f00;
 .timescale 0 0;
v0x1ea3350_0 .var/i "k", 31 0;
S_0x1ea3010 .scope generate, "assign_block[0]" "assign_block[0]" 10 71, 10 71, S_0x1e99f00;
 .timescale 0 0;
P_0x1ea3108 .param/l "k" 10 71, +C4<00>;
v0x1ea31c0_0 .net *"_s2", 0 0, v0x1ea3410_0; 1 drivers
S_0x1ea2dc0 .scope generate, "assign_block[1]" "assign_block[1]" 10 71, 10 71, S_0x1e99f00;
 .timescale 0 0;
P_0x1ea2eb8 .param/l "k" 10 71, +C4<01>;
v0x1ea2f70_0 .net *"_s2", 0 0, v0x1ea3410_1; 1 drivers
S_0x1ea2b70 .scope generate, "assign_block[2]" "assign_block[2]" 10 71, 10 71, S_0x1e99f00;
 .timescale 0 0;
P_0x1ea2c68 .param/l "k" 10 71, +C4<010>;
v0x1ea2d20_0 .net *"_s2", 0 0, v0x1ea3410_2; 1 drivers
S_0x1ea2980 .scope generate, "assign_block[3]" "assign_block[3]" 10 71, 10 71, S_0x1e99f00;
 .timescale 0 0;
P_0x1ea28f8 .param/l "k" 10 71, +C4<011>;
v0x1ea2ad0_0 .net *"_s2", 0 0, v0x1ea3410_3; 1 drivers
S_0x1ea1f30 .scope module, "_reg1" "register" 9 31, 11 1, S_0x1e9edd0;
 .timescale 0 0;
P_0x1ea2028 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1ea20a0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e99b90_0 .alias "in", 31 0, v0x1ea6f90_0;
v0x1e99c10_0 .alias "load", 0 0, v0x1ea3870_0;
v0x1ea23b0_0 .var "out", 31 0;
v0x1ea2460_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1ea1ac0 .scope module, "_reg2" "register" 9 33, 11 1, S_0x1e9edd0;
 .timescale 0 0;
P_0x1ea1bb8 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1ea1c30_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1ea1d10_0 .alias "in", 31 0, v0x1ea6f90_0;
v0x1ea1d90_0 .alias "load", 0 0, v0x1ea3920_0;
v0x1ea1e30_0 .var "out", 31 0;
v0x1ea1eb0_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1ea1670 .scope module, "_reg3" "register" 9 35, 11 1, S_0x1e9edd0;
 .timescale 0 0;
P_0x1ea0f88 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1ea17a0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1ea1860_0 .alias "in", 31 0, v0x1ea6f90_0;
v0x1ea1910_0 .alias "load", 0 0, v0x1ea3a00_0;
v0x1ea1990_0 .var "out", 31 0;
v0x1ea1a40_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1ea02d0 .scope module, "_mux1" "mux" 9 39, 8 48, S_0x1e9edd0;
 .timescale 0 0;
P_0x1ea03c8 .param/l "CW" 8 51, +C4<00000000000000000000000000000010>;
P_0x1ea03f0 .param/l "N" 8 50, +C4<00000000000000000000000000000100>;
P_0x1ea0418 .param/l "W" 8 49, +C4<00000000000000000000000000100000>;
L_0x1ea9f40 .functor AND 1, L_0x1eaab00, L_0x1eaae40, C4<1>, C4<1>;
v0x1ea0bd0_0 .net *"_s10", 0 0, L_0x1eaab00; 1 drivers
v0x1ea0c70_0 .net *"_s12", 31 0, L_0x1eaac80; 1 drivers
v0x1ea0d10_0 .net *"_s15", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1ea0db0_0 .net *"_s16", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1ea0e60_0 .net *"_s18", 0 0, L_0x1eaae40; 1 drivers
v0x1ea0f00_0 .net *"_s20", 0 0, L_0x1ea9f40; 1 drivers
v0x1ea0fe0_0 .net *"_s22", 31 0, L_0x1eab0a0; 1 drivers
v0x1ea1080_0 .net *"_s24", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1ea1120_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x1ea11c0_0 .net *"_s6", 2 0, L_0x1eaa990; 1 drivers
v0x1ea1260_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1ea1300 .array "chunk", 3 0;
v0x1ea1300_0 .net v0x1ea1300 0, 31 0, L_0x1eaa5f0; 1 drivers
v0x1ea1300_1 .net v0x1ea1300 1, 31 0, L_0x1eaa690; 1 drivers
v0x1ea1300_2 .net v0x1ea1300 2, 31 0, L_0x1eaa730; 1 drivers
v0x1ea1300_3 .net v0x1ea1300 3, 31 0, L_0x1eaa7d0; 1 drivers
v0x1ea1400_0 .net "in", 127 0, L_0x1eab3a0; 1 drivers
v0x1ea14a0_0 .net "n", 1 0, L_0x1eab5c0; 1 drivers
v0x1ea15c0_0 .alias "out", 31 0, v0x1ea7010_0;
L_0x1eaa5f0 .part L_0x1eab3a0, 96, 32;
L_0x1eaa690 .part L_0x1eab3a0, 64, 32;
L_0x1eaa730 .part L_0x1eab3a0, 32, 32;
L_0x1eaa7d0 .part L_0x1eab3a0, 0, 32;
L_0x1eaa990 .concat [ 2 1 0 0], L_0x1eab5c0, C4<0>;
L_0x1eaab00 .cmp/ge 3, L_0x1eaa990, C4<000>;
L_0x1eaac80 .concat [ 2 30 0 0], L_0x1eab5c0, C4<000000000000000000000000000000>;
L_0x1eaae40 .cmp/gt 32, C4<00000000000000000000000000000100>, L_0x1eaac80;
L_0x1eab0a0 .array/port v0x1ea1300, L_0x1eab5c0;
L_0x1eab1c0 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1eab0a0, L_0x1ea9f40, C4<>;
S_0x1ea0a40 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1ea02d0;
 .timescale 0 0;
P_0x1ea0b38 .param/l "k" 8 62, +C4<00>;
S_0x1ea08b0 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1ea02d0;
 .timescale 0 0;
P_0x1ea09a8 .param/l "k" 8 62, +C4<01>;
S_0x1ea0720 .scope generate, "gen_block[2]" "gen_block[2]" 8 62, 8 62, S_0x1ea02d0;
 .timescale 0 0;
P_0x1ea0818 .param/l "k" 8 62, +C4<010>;
S_0x1ea0610 .scope generate, "gen_block[3]" "gen_block[3]" 8 62, 8 62, S_0x1ea02d0;
 .timescale 0 0;
P_0x1ea0558 .param/l "k" 8 62, +C4<011>;
S_0x1e9ef80 .scope module, "_mux2" "mux" 9 42, 8 48, S_0x1e9edd0;
 .timescale 0 0;
P_0x1e9f078 .param/l "CW" 8 51, +C4<00000000000000000000000000000010>;
P_0x1e9f0a0 .param/l "N" 8 50, +C4<00000000000000000000000000000100>;
P_0x1e9f0c8 .param/l "W" 8 49, +C4<00000000000000000000000000100000>;
L_0x1eac170 .functor AND 1, L_0x1eabca0, L_0x1eac030, C4<1>, C4<1>;
v0x1e9f860_0 .net *"_s10", 0 0, L_0x1eabca0; 1 drivers
v0x1e9f900_0 .net *"_s12", 31 0, L_0x1eabdd0; 1 drivers
v0x1e9f9a0_0 .net *"_s15", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e9fa40_0 .net *"_s16", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1e9faf0_0 .net *"_s18", 0 0, L_0x1eac030; 1 drivers
v0x1e9fb90_0 .net *"_s20", 0 0, L_0x1eac170; 1 drivers
v0x1e9fc70_0 .net *"_s22", 31 0, L_0x1eac270; 1 drivers
v0x1e9fd10_0 .net *"_s24", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e9fdb0_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x1e9fe50_0 .net *"_s6", 2 0, L_0x1eabad0; 1 drivers
v0x1e9fef0_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1e9ff90 .array "chunk", 3 0;
v0x1e9ff90_0 .net v0x1e9ff90 0, 31 0, L_0x1eab780; 1 drivers
v0x1e9ff90_1 .net v0x1e9ff90 1, 31 0, L_0x1eab820; 1 drivers
v0x1e9ff90_2 .net v0x1e9ff90 2, 31 0, L_0x1eab8c0; 1 drivers
v0x1e9ff90_3 .net v0x1e9ff90 3, 31 0, L_0x1eab960; 1 drivers
v0x1ea0090_0 .net "in", 127 0, L_0x1eac4b0; 1 drivers
v0x1ea0130_0 .net "n", 1 0, L_0x1eac5a0; 1 drivers
v0x1ea0250_0 .alias "out", 31 0, v0x1ea7090_0;
L_0x1eab780 .part L_0x1eac4b0, 96, 32;
L_0x1eab820 .part L_0x1eac4b0, 64, 32;
L_0x1eab8c0 .part L_0x1eac4b0, 32, 32;
L_0x1eab960 .part L_0x1eac4b0, 0, 32;
L_0x1eabad0 .concat [ 2 1 0 0], L_0x1eac5a0, C4<0>;
L_0x1eabca0 .cmp/ge 3, L_0x1eabad0, C4<000>;
L_0x1eabdd0 .concat [ 2 30 0 0], L_0x1eac5a0, C4<000000000000000000000000000000>;
L_0x1eac030 .cmp/gt 32, C4<00000000000000000000000000000100>, L_0x1eabdd0;
L_0x1eac270 .array/port v0x1e9ff90, L_0x1eac5a0;
L_0x1eac310 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1eac270, L_0x1eac170, C4<>;
S_0x1e9f6d0 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1e9ef80;
 .timescale 0 0;
P_0x1e9f7c8 .param/l "k" 8 62, +C4<00>;
S_0x1e9f560 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1e9ef80;
 .timescale 0 0;
P_0x1e9f658 .param/l "k" 8 62, +C4<01>;
S_0x1e9f3f0 .scope generate, "gen_block[2]" "gen_block[2]" 8 62, 8 62, S_0x1e9ef80;
 .timescale 0 0;
P_0x1e9f4e8 .param/l "k" 8 62, +C4<010>;
S_0x1e9f300 .scope generate, "gen_block[3]" "gen_block[3]" 8 62, 8 62, S_0x1e9ef80;
 .timescale 0 0;
P_0x1e9f248 .param/l "k" 8 62, +C4<011>;
S_0x1e9df20 .scope module, "_mux_for_alu" "mux" 5 67, 8 48, S_0x1e8f720;
 .timescale 0 0;
P_0x1e9e018 .param/l "CW" 8 51, +C4<00000000000000000000000000000001>;
P_0x1e9e040 .param/l "N" 8 50, +C4<00000000000000000000000000000010>;
P_0x1e9e068 .param/l "W" 8 49, +C4<00000000000000000000000000100000>;
L_0x1ea1380 .functor AND 1, L_0x1eaca80, L_0x1eace10, C4<1>, C4<1>;
v0x1e9e4c0_0 .net *"_s10", 31 0, L_0x1eacbc0; 1 drivers
v0x1e9e540_0 .net *"_s13", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1e9e5c0_0 .net *"_s14", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x1e9e640_0 .net *"_s16", 0 0, L_0x1eace10; 1 drivers
v0x1e9e6f0_0 .net *"_s18", 0 0, L_0x1ea1380; 1 drivers
v0x1e9e770_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0x1e9e830_0 .net *"_s20", 31 0, L_0x1eacf00; 1 drivers
v0x1e9e8b0_0 .net *"_s22", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e9e980_0 .net *"_s4", 1 0, L_0x1eabf90; 1 drivers
v0x1e9ea00_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x1e9ea80_0 .net *"_s8", 0 0, L_0x1eaca80; 1 drivers
v0x1e9eb00 .array "chunk", 1 0;
v0x1e9eb00_0 .net v0x1e9eb00 0, 31 0, L_0x1eac6d0; 1 drivers
v0x1e9eb00_1 .net v0x1e9eb00 1, 31 0, L_0x1eac770; 1 drivers
v0x1e9eb80_0 .net "in", 63 0, L_0x1ead160; 1 drivers
v0x1e9ec20_0 .alias "n", 0 0, v0x1ea7790_0;
v0x1e9ed20_0 .alias "out", 31 0, v0x1ea6d40_0;
L_0x1eac6d0 .part L_0x1ead160, 32, 32;
L_0x1eac770 .part L_0x1ead160, 0, 32;
L_0x1eabf90 .concat [ 1 1 0 0], v0x1e8eb40_0, C4<0>;
L_0x1eaca80 .cmp/ge 2, L_0x1eabf90, C4<00>;
L_0x1eacbc0 .concat [ 1 31 0 0], v0x1e8eb40_0, C4<0000000000000000000000000000000>;
L_0x1eace10 .cmp/gt 32, C4<00000000000000000000000000000010>, L_0x1eacbc0;
L_0x1eacf00 .array/port v0x1e9eb00, v0x1e8eb40_0;
L_0x1eacd50 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1eacf00, L_0x1ea1380, C4<>;
S_0x1e9e350 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1e9df20;
 .timescale 0 0;
P_0x1e9e448 .param/l "k" 8 62, +C4<00>;
S_0x1e9e260 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1e9df20;
 .timescale 0 0;
P_0x1e9e1a8 .param/l "k" 8 62, +C4<01>;
S_0x1e9d980 .scope module, "_alu" "alu" 5 69, 12 4, S_0x1e8f720;
 .timescale 0 0;
P_0x1e9ccc8 .param/l "WIDTH" 12 5, +C4<00000000000000000000000000100000>;
v0x1e9da70_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1e9daf0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e9db70_0 .alias "in1", 31 0, v0x1ea7010_0;
v0x1e9dbf0_0 .alias "in2", 31 0, v0x1ea6d40_0;
v0x1e9dc70_0 .alias "opcode", 5 0, v0x1ea8180_0;
v0x1e9dd20_0 .var "out", 31 0;
v0x1e9dda0_0 .alias "rst", 0 0, v0x1ea8080_0;
v0x1e9de20_0 .alias "zero", 0 0, v0x1ea79f0_0;
E_0x1e9d7d0 .event edge, v0x1e8f370_0, v0x1e9dbf0_0, v0x1e9db70_0;
L_0x1ead2b0 .cmp/eq 32, v0x1e9dd20_0, C4<00000000000000000000000000000000>;
S_0x1e96930 .scope module, "_memory" "memory" 5 72, 13 1, S_0x1e8f720;
 .timescale 0 0;
P_0x1e956e8 .param/l "ADDR_WIDTH" 13 4, +C4<00000000000000000000000000000101>;
P_0x1e95710 .param/l "WIDTH" 13 3, +C4<00000000000000000000000000100000>;
v0x1e9c860_0 .net "addr", 4 0, L_0x1eaff90; 1 drivers
v0x1e9c920_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e9c9a0_0 .alias "idata", 31 0, v0x1ea7090_0;
v0x1e99ca0_0 .net "is_load_in_reg0", 0 0, L_0x1eae190; 1 drivers
v0x1e9cb90_0 .net "is_load_in_reg1", 0 0, L_0x1eae280; 1 drivers
v0x1e9cc40_0 .net "is_load_in_reg2", 0 0, L_0x1eae370; 1 drivers
v0x1e9cd00_0 .net "is_load_in_reg3", 0 0, L_0x1eae460; 1 drivers
v0x1e9cdb0_0 .net "is_load_in_reg4", 0 0, L_0x1eae550; 1 drivers
v0x1e9ceb0_0 .net "is_load_in_reg5", 0 0, L_0x1eae640; 1 drivers
v0x1e9cf60_0 .net "is_load_in_reg6", 0 0, L_0x1eae730; 1 drivers
v0x1e9d010_0 .net "is_load_in_reg7", 0 0, L_0x1eae870; 1 drivers
v0x1e9d0c0_0 .alias "odata", 31 0, v0x1ea6e20_0;
v0x1e9d170_0 .net "out_reg0", 31 0, v0x1e9ac40_0; 1 drivers
v0x1e9d220_0 .net "out_reg1", 31 0, v0x1e9a7a0_0; 1 drivers
v0x1e9d350_0 .net "out_reg2", 31 0, v0x1e9a300_0; 1 drivers
v0x1e9d400_0 .net "out_reg3", 31 0, v0x1e99dd0_0; 1 drivers
v0x1e9d2a0_0 .net "out_reg4", 31 0, v0x1e99810_0; 1 drivers
v0x1e9d570_0 .net "out_reg5", 31 0, v0x1e993a0_0; 1 drivers
v0x1e9d690_0 .net "out_reg6", 31 0, v0x1e98f00_0; 1 drivers
v0x1e9d710_0 .net "out_reg7", 31 0, v0x1e989c0_0; 1 drivers
v0x1e9d5f0_0 .alias "rst", 0 0, v0x1ea8080_0;
v0x1e9d840_0 .alias "write", 0 0, v0x1ea7ef0_0;
L_0x1eae090 .part L_0x1eaff90, 0, 3;
RS_0x7f40f4486208/0/0 .resolv tri, L_0x1ead430, L_0x1ead520, L_0x1ead6c0, L_0x1ead810;
RS_0x7f40f4486208/0/4 .resolv tri, L_0x1ead9a0, L_0x1eadb20, L_0x1eadce0, L_0x1eade30;
RS_0x7f40f4486208 .resolv tri, RS_0x7f40f4486208/0/0, RS_0x7f40f4486208/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_0x1eae190 .part RS_0x7f40f4486208, 7, 1;
L_0x1eae280 .part RS_0x7f40f4486208, 6, 1;
L_0x1eae370 .part RS_0x7f40f4486208, 5, 1;
L_0x1eae460 .part RS_0x7f40f4486208, 4, 1;
L_0x1eae550 .part RS_0x7f40f4486208, 3, 1;
L_0x1eae640 .part RS_0x7f40f4486208, 2, 1;
L_0x1eae730 .part RS_0x7f40f4486208, 1, 1;
L_0x1eae870 .part RS_0x7f40f4486208, 0, 1;
LS_0x1eafa90_0_0 .concat [ 32 32 32 32], v0x1e989c0_0, v0x1e98f00_0, v0x1e993a0_0, v0x1e99810_0;
LS_0x1eafa90_0_4 .concat [ 32 32 32 32], v0x1e99dd0_0, v0x1e9a300_0, v0x1e9a7a0_0, v0x1e9ac40_0;
L_0x1eafa90 .concat [ 128 128 0 0], LS_0x1eafa90_0_0, LS_0x1eafa90_0_4;
L_0x1eafe60 .part L_0x1eaff90, 0, 3;
S_0x1e9ad70 .scope module, "_demux" "demux" 13 28, 10 48, S_0x1e96930;
 .timescale 0 0;
P_0x1e9ae68 .param/l "CW" 10 51, +C4<00000000000000000000000000000011>;
P_0x1e9ae90 .param/l "N" 10 50, +C4<00000000000000000000000000001000>;
P_0x1e9aeb8 .param/l "W" 10 49, +C4<00000000000000000000000000000001>;
v0x1e9c4e0 .array "chunk", 7 0, 0 0;
v0x1e9c680_0 .alias "in", 0 0, v0x1ea7ef0_0;
v0x1e9c730_0 .net "n", 2 0, L_0x1eae090; 1 drivers
v0x1e9c7b0_0 .net8 "out", 7 0, RS_0x7f40f4486208; 8 drivers
E_0x1e9b030 .event edge, v0x1e9c420_0, v0x1e9c730_0, v0x1e8f2f0_0;
v0x1e9c4e0_0 .array/port v0x1e9c4e0, 0;
L_0x1ead430 .part/pv v0x1e9c4e0_0, 7, 1, 8;
v0x1e9c4e0_1 .array/port v0x1e9c4e0, 1;
L_0x1ead520 .part/pv v0x1e9c4e0_1, 6, 1, 8;
v0x1e9c4e0_2 .array/port v0x1e9c4e0, 2;
L_0x1ead6c0 .part/pv v0x1e9c4e0_2, 5, 1, 8;
v0x1e9c4e0_3 .array/port v0x1e9c4e0, 3;
L_0x1ead810 .part/pv v0x1e9c4e0_3, 4, 1, 8;
v0x1e9c4e0_4 .array/port v0x1e9c4e0, 4;
L_0x1ead9a0 .part/pv v0x1e9c4e0_4, 3, 1, 8;
v0x1e9c4e0_5 .array/port v0x1e9c4e0, 5;
L_0x1eadb20 .part/pv v0x1e9c4e0_5, 2, 1, 8;
v0x1e9c4e0_6 .array/port v0x1e9c4e0, 6;
L_0x1eadce0 .part/pv v0x1e9c4e0_6, 1, 1, 8;
v0x1e9c4e0_7 .array/port v0x1e9c4e0, 7;
L_0x1eade30 .part/pv v0x1e9c4e0_7, 0, 1, 8;
S_0x1e9c330 .scope begin, "demux_block" "demux_block" 10 61, 10 61, S_0x1e9ad70;
 .timescale 0 0;
v0x1e9c420_0 .var/i "k", 31 0;
S_0x1e9c0e0 .scope generate, "assign_block[0]" "assign_block[0]" 10 71, 10 71, S_0x1e9ad70;
 .timescale 0 0;
P_0x1e9c1d8 .param/l "k" 10 71, +C4<00>;
v0x1e9c290_0 .net *"_s2", 0 0, v0x1e9c4e0_0; 1 drivers
S_0x1e9be90 .scope generate, "assign_block[1]" "assign_block[1]" 10 71, 10 71, S_0x1e9ad70;
 .timescale 0 0;
P_0x1e9bf88 .param/l "k" 10 71, +C4<01>;
v0x1e9c040_0 .net *"_s2", 0 0, v0x1e9c4e0_1; 1 drivers
S_0x1e9bc40 .scope generate, "assign_block[2]" "assign_block[2]" 10 71, 10 71, S_0x1e9ad70;
 .timescale 0 0;
P_0x1e9bd38 .param/l "k" 10 71, +C4<010>;
v0x1e9bdf0_0 .net *"_s2", 0 0, v0x1e9c4e0_2; 1 drivers
S_0x1e9b9f0 .scope generate, "assign_block[3]" "assign_block[3]" 10 71, 10 71, S_0x1e9ad70;
 .timescale 0 0;
P_0x1e9bae8 .param/l "k" 10 71, +C4<011>;
v0x1e9bba0_0 .net *"_s2", 0 0, v0x1e9c4e0_3; 1 drivers
S_0x1e9b7a0 .scope generate, "assign_block[4]" "assign_block[4]" 10 71, 10 71, S_0x1e9ad70;
 .timescale 0 0;
P_0x1e9b898 .param/l "k" 10 71, +C4<0100>;
v0x1e9b950_0 .net *"_s2", 0 0, v0x1e9c4e0_4; 1 drivers
S_0x1e9b550 .scope generate, "assign_block[5]" "assign_block[5]" 10 71, 10 71, S_0x1e9ad70;
 .timescale 0 0;
P_0x1e9b648 .param/l "k" 10 71, +C4<0101>;
v0x1e9b700_0 .net *"_s2", 0 0, v0x1e9c4e0_5; 1 drivers
S_0x1e9b300 .scope generate, "assign_block[6]" "assign_block[6]" 10 71, 10 71, S_0x1e9ad70;
 .timescale 0 0;
P_0x1e9b3f8 .param/l "k" 10 71, +C4<0110>;
v0x1e9b4b0_0 .net *"_s2", 0 0, v0x1e9c4e0_6; 1 drivers
S_0x1e9b0f0 .scope generate, "assign_block[7]" "assign_block[7]" 10 71, 10 71, S_0x1e9ad70;
 .timescale 0 0;
P_0x1e9b088 .param/l "k" 10 71, +C4<0111>;
v0x1e9b260_0 .net *"_s2", 0 0, v0x1e9c4e0_7; 1 drivers
S_0x1e9a8d0 .scope module, "_reg0" "register" 13 32, 11 1, S_0x1e96930;
 .timescale 0 0;
P_0x1e9a9c8 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e9aa40_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e9ab20_0 .alias "in", 31 0, v0x1ea7090_0;
v0x1e9aba0_0 .alias "load", 0 0, v0x1e99ca0_0;
v0x1e9ac40_0 .var "out", 31 0;
v0x1e9acf0_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1e9a430 .scope module, "_reg1" "register" 13 34, 11 1, S_0x1e96930;
 .timescale 0 0;
P_0x1e9a528 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e9a5a0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e9a680_0 .alias "in", 31 0, v0x1ea7090_0;
v0x1e9a700_0 .alias "load", 0 0, v0x1e9cb90_0;
v0x1e9a7a0_0 .var "out", 31 0;
v0x1e9a850_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1e9a010 .scope module, "_reg2" "register" 13 36, 11 1, S_0x1e96930;
 .timescale 0 0;
P_0x1e98af8 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e9a100_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e9a1e0_0 .alias "in", 31 0, v0x1ea7090_0;
v0x1e9a260_0 .alias "load", 0 0, v0x1e9cc40_0;
v0x1e9a300_0 .var "out", 31 0;
v0x1e9a3b0_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1e99940 .scope module, "_reg3" "register" 13 38, 11 1, S_0x1e96930;
 .timescale 0 0;
P_0x1e99a38 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e99ab0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e987f0_0 .alias "in", 31 0, v0x1ea7090_0;
v0x1e99d30_0 .alias "load", 0 0, v0x1e9cd00_0;
v0x1e99dd0_0 .var "out", 31 0;
v0x1e99e80_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1e994a0 .scope module, "_reg4" "register" 13 40, 11 1, S_0x1e96930;
 .timescale 0 0;
P_0x1e99598 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e99610_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e996f0_0 .alias "in", 31 0, v0x1ea7090_0;
v0x1e99770_0 .alias "load", 0 0, v0x1e9cdb0_0;
v0x1e99810_0 .var "out", 31 0;
v0x1e998c0_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1e99030 .scope module, "_reg5" "register" 13 42, 11 1, S_0x1e96930;
 .timescale 0 0;
P_0x1e99128 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e991a0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e99280_0 .alias "in", 31 0, v0x1ea7090_0;
v0x1e99300_0 .alias "load", 0 0, v0x1e9ceb0_0;
v0x1e993a0_0 .var "out", 31 0;
v0x1e99420_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1e98b80 .scope module, "_reg6" "register" 13 44, 11 1, S_0x1e96930;
 .timescale 0 0;
P_0x1e98c78 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e98cf0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e98dd0_0 .alias "in", 31 0, v0x1ea7090_0;
v0x1e98e80_0 .alias "load", 0 0, v0x1e9cf60_0;
v0x1e98f00_0 .var "out", 31 0;
v0x1e98fb0_0 .alias "rst", 0 0, v0x1ea8080_0;
S_0x1e985b0 .scope module, "_reg7" "register" 13 46, 11 1, S_0x1e96930;
 .timescale 0 0;
P_0x1e97df8 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e98750_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e98880_0 .alias "in", 31 0, v0x1ea7090_0;
v0x1e98920_0 .alias "load", 0 0, v0x1e9d010_0;
v0x1e989c0_0 .var "out", 31 0;
v0x1e98a70_0 .alias "rst", 0 0, v0x1ea8080_0;
E_0x1e986e0 .event posedge, v0x1e8e940_0;
S_0x1e96ae0 .scope module, "_mux" "mux" 13 50, 8 48, S_0x1e96930;
 .timescale 0 0;
P_0x1e96bd8 .param/l "CW" 8 51, +C4<00000000000000000000000000000011>;
P_0x1e96c00 .param/l "N" 8 50, +C4<00000000000000000000000000001000>;
P_0x1e96c28 .param/l "W" 8 49, +C4<00000000000000000000000000100000>;
L_0x1eaf6e0 .functor AND 1, L_0x1eaf2e0, L_0x1eaf5a0, C4<1>, C4<1>;
v0x1e97a40_0 .net *"_s10", 3 0, L_0x1eacfa0; 1 drivers
v0x1e97ae0_0 .net *"_s13", 0 0, C4<0>; 1 drivers
v0x1e97b80_0 .net *"_s14", 0 0, L_0x1eaf2e0; 1 drivers
v0x1e97c20_0 .net *"_s16", 31 0, L_0x1eaf420; 1 drivers
v0x1e97cd0_0 .net *"_s19", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1e97d70_0 .net *"_s20", 31 0, C4<00000000000000000000000000001000>; 1 drivers
v0x1e97e50_0 .net *"_s22", 0 0, L_0x1eaf5a0; 1 drivers
v0x1e97ef0_0 .net *"_s24", 0 0, L_0x1eaf6e0; 1 drivers
v0x1e97f90_0 .net *"_s26", 31 0, L_0x1eaf7e0; 1 drivers
v0x1e98030_0 .net *"_s28", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e98130_0 .net *"_s8", 3 0, C4<0000>; 1 drivers
v0x1e981d0 .array "chunk", 7 0;
v0x1e981d0_0 .net v0x1e981d0 0, 31 0, L_0x1eaded0; 1 drivers
v0x1e981d0_1 .net v0x1e981d0 1, 31 0, L_0x1eaeb70; 1 drivers
v0x1e981d0_2 .net v0x1e981d0 2, 31 0, L_0x1eaec10; 1 drivers
v0x1e981d0_3 .net v0x1e981d0 3, 31 0, L_0x1eaecb0; 1 drivers
v0x1e981d0_4 .net v0x1e981d0 4, 31 0, L_0x1eaede0; 1 drivers
v0x1e981d0_5 .net v0x1e981d0 5, 31 0, L_0x1eaee80; 1 drivers
v0x1e981d0_6 .net v0x1e981d0 6, 31 0, L_0x1eaef20; 1 drivers
v0x1e981d0_7 .net v0x1e981d0 7, 31 0, L_0x1eaefc0; 1 drivers
v0x1e98350_0 .net "in", 255 0, L_0x1eafa90; 1 drivers
v0x1e983f0_0 .net "n", 2 0, L_0x1eafe60; 1 drivers
v0x1e98510_0 .alias "out", 31 0, v0x1ea6e20_0;
L_0x1eaded0 .part L_0x1eafa90, 224, 32;
L_0x1eaeb70 .part L_0x1eafa90, 192, 32;
L_0x1eaec10 .part L_0x1eafa90, 160, 32;
L_0x1eaecb0 .part L_0x1eafa90, 128, 32;
L_0x1eaede0 .part L_0x1eafa90, 96, 32;
L_0x1eaee80 .part L_0x1eafa90, 64, 32;
L_0x1eaef20 .part L_0x1eafa90, 32, 32;
L_0x1eaefc0 .part L_0x1eafa90, 0, 32;
L_0x1eacfa0 .concat [ 3 1 0 0], L_0x1eafe60, C4<0>;
L_0x1eaf2e0 .cmp/ge 4, L_0x1eacfa0, C4<0000>;
L_0x1eaf420 .concat [ 3 29 0 0], L_0x1eafe60, C4<00000000000000000000000000000>;
L_0x1eaf5a0 .cmp/gt 32, C4<00000000000000000000000000001000>, L_0x1eaf420;
L_0x1eaf7e0 .array/port v0x1e981d0, L_0x1eafe60;
L_0x1eaf880 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1eaf7e0, L_0x1eaf6e0, C4<>;
S_0x1e978b0 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1e96ae0;
 .timescale 0 0;
P_0x1e979a8 .param/l "k" 8 62, +C4<00>;
S_0x1e97720 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1e96ae0;
 .timescale 0 0;
P_0x1e97818 .param/l "k" 8 62, +C4<01>;
S_0x1e97590 .scope generate, "gen_block[2]" "gen_block[2]" 8 62, 8 62, S_0x1e96ae0;
 .timescale 0 0;
P_0x1e97688 .param/l "k" 8 62, +C4<010>;
S_0x1e97400 .scope generate, "gen_block[3]" "gen_block[3]" 8 62, 8 62, S_0x1e96ae0;
 .timescale 0 0;
P_0x1e974f8 .param/l "k" 8 62, +C4<011>;
S_0x1e97270 .scope generate, "gen_block[4]" "gen_block[4]" 8 62, 8 62, S_0x1e96ae0;
 .timescale 0 0;
P_0x1e97368 .param/l "k" 8 62, +C4<0100>;
S_0x1e970e0 .scope generate, "gen_block[5]" "gen_block[5]" 8 62, 8 62, S_0x1e96ae0;
 .timescale 0 0;
P_0x1e971d8 .param/l "k" 8 62, +C4<0101>;
S_0x1e96f50 .scope generate, "gen_block[6]" "gen_block[6]" 8 62, 8 62, S_0x1e96ae0;
 .timescale 0 0;
P_0x1e97048 .param/l "k" 8 62, +C4<0110>;
S_0x1e96e60 .scope generate, "gen_block[7]" "gen_block[7]" 8 62, 8 62, S_0x1e96ae0;
 .timescale 0 0;
P_0x1e96da8 .param/l "k" 8 62, +C4<0111>;
S_0x1e95970 .scope module, "_mux_for_wdata" "mux" 5 76, 8 48, S_0x1e8f720;
 .timescale 0 0;
P_0x1e95a68 .param/l "CW" 8 51, +C4<00000000000000000000000000000001>;
P_0x1e95a90 .param/l "N" 8 50, +C4<00000000000000000000000000000010>;
P_0x1e95ab8 .param/l "W" 8 49, +C4<00000000000000000000000000100000>;
L_0x1eb07a0 .functor AND 1, L_0x1e98250, L_0x1eb0320, C4<1>, C4<1>;
v0x1e95e90_0 .net *"_s10", 31 0, L_0x1eb0480; 1 drivers
v0x1e95f30_0 .net *"_s13", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1e95fd0_0 .net *"_s14", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x1e96070_0 .net *"_s16", 0 0, L_0x1eb0320; 1 drivers
v0x1e96120_0 .net *"_s18", 0 0, L_0x1eb07a0; 1 drivers
v0x1e961c0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0x1e962a0_0 .net *"_s20", 31 0, L_0x1eb08a0; 1 drivers
v0x1e96340_0 .net *"_s22", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e963e0_0 .net *"_s4", 1 0, L_0x1eb01b0; 1 drivers
v0x1e96480_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x1e96520_0 .net *"_s8", 0 0, L_0x1e98250; 1 drivers
v0x1e965c0 .array "chunk", 1 0;
v0x1e965c0_0 .net v0x1e965c0 0, 31 0, L_0x1eb0030; 1 drivers
v0x1e965c0_1 .net v0x1e965c0 1, 31 0, L_0x1eb00d0; 1 drivers
v0x1e96710_0 .net "in", 63 0, L_0x1eb0b60; 1 drivers
v0x1e967b0_0 .alias "n", 0 0, v0x1ea7e70_0;
v0x1e968b0_0 .alias "out", 31 0, v0x1ea6f90_0;
L_0x1eb0030 .part L_0x1eb0b60, 32, 32;
L_0x1eb00d0 .part L_0x1eb0b60, 0, 32;
L_0x1eb01b0 .concat [ 1 1 0 0], v0x1e8f250_0, C4<0>;
L_0x1e98250 .cmp/ge 2, L_0x1eb01b0, C4<00>;
L_0x1eb0480 .concat [ 1 31 0 0], v0x1e8f250_0, C4<0000000000000000000000000000000>;
L_0x1eb0320 .cmp/gt 32, C4<00000000000000000000000000000010>, L_0x1eb0480;
L_0x1eb08a0 .array/port v0x1e965c0, v0x1e8f250_0;
L_0x1eb0980 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1eb08a0, L_0x1eb07a0, C4<>;
S_0x1e95d00 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1e95970;
 .timescale 0 0;
P_0x1e95df8 .param/l "k" 8 62, +C4<00>;
S_0x1e95b70 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1e95970;
 .timescale 0 0;
P_0x1e95c68 .param/l "k" 8 62, +C4<01>;
S_0x1e91550 .scope module, "_regs_hazzard" "regs_hazzard" 5 80, 14 1, S_0x1e8f720;
 .timescale 0 0;
P_0x1e91648 .param/l "ADDR_WIDTH" 14 6, +C4<00000000000000000000000000000101>;
P_0x1e91670 .param/l "WIDTH" 14 5, +C4<00000000000000000000000000100000>;
v0x1e94fa0_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e95040_0 .var "curr_wnum", 1 0;
v0x1e950f0_0 .net "is_full_reg_0", 0 0, L_0x1eb12d0; 1 drivers
v0x1e95170_0 .net "is_full_reg_1", 0 0, L_0x1eb1370; 1 drivers
v0x1e95220_0 .net "is_full_reg_2", 0 0, L_0x1eb1410; 1 drivers
v0x1e952c0_0 .net "is_full_reg_3", 0 0, L_0x1eb14e0; 1 drivers
v0x1e953a0_0 .alias "is_full_rnum1", 0 0, v0x1ea7a70_0;
v0x1e95470_0 .alias "is_full_rnum2", 0 0, v0x1ea7bd0_0;
v0x1e95590_0 .alias "is_write_reg", 0 0, v0x1ea8000_0;
v0x1e95660_0 .alias "rnum1", 4 0, v0x1ea72b0_0;
v0x1e95760_0 .alias "rnum2", 4 0, v0x1ea7190_0;
v0x1e95800_0 .alias "rst", 0 0, v0x1ea8080_0;
v0x1e958f0_0 .alias "wnum", 4 0, v0x1ea7190_0;
RS_0x7f40f4485338 .resolv tri, L_0x1eb0da0, L_0x1eb0ea0, L_0x1eb0ff0, L_0x1eb1140;
L_0x1eb12d0 .part RS_0x7f40f4485338, 3, 1;
L_0x1eb1370 .part RS_0x7f40f4485338, 2, 1;
L_0x1eb1410 .part RS_0x7f40f4485338, 1, 1;
L_0x1eb14e0 .part RS_0x7f40f4485338, 0, 1;
L_0x1eb23a0 .concat [ 1 1 1 1], L_0x1eb14e0, L_0x1eb1410, L_0x1eb1370, L_0x1eb12d0;
L_0x1eb2580 .part L_0x1ea8430, 0, 2;
L_0x1eb33f0 .concat [ 1 1 1 1], L_0x1eb14e0, L_0x1eb1410, L_0x1eb1370, L_0x1eb12d0;
L_0x1eb3490 .part L_0x1ea84d0, 0, 2;
S_0x1e93fb0 .scope module, "_demux" "demux" 14 16, 10 48, S_0x1e91550;
 .timescale 0 0;
P_0x1e940a8 .param/l "CW" 10 51, +C4<00000000000000000000000000000010>;
P_0x1e940d0 .param/l "N" 10 50, +C4<00000000000000000000000000000100>;
P_0x1e940f8 .param/l "W" 10 49, +C4<00000000000000000000000000000001>;
v0x1e94ca0 .array "chunk", 3 0, 0 0;
v0x1e94dc0_0 .alias "in", 0 0, v0x1ea8000_0;
v0x1e94e70_0 .net "n", 1 0, v0x1e95040_0; 1 drivers
v0x1e94ef0_0 .net8 "out", 3 0, RS_0x7f40f4485338; 4 drivers
E_0x1e93ae0 .event edge, v0x1e94be0_0, v0x1e94e70_0, v0x1e8f410_0;
v0x1e94ca0_0 .array/port v0x1e94ca0, 0;
L_0x1eb0da0 .part/pv v0x1e94ca0_0, 3, 1, 4;
v0x1e94ca0_1 .array/port v0x1e94ca0, 1;
L_0x1eb0ea0 .part/pv v0x1e94ca0_1, 2, 1, 4;
v0x1e94ca0_2 .array/port v0x1e94ca0, 2;
L_0x1eb0ff0 .part/pv v0x1e94ca0_2, 1, 1, 4;
v0x1e94ca0_3 .array/port v0x1e94ca0, 3;
L_0x1eb1140 .part/pv v0x1e94ca0_3, 0, 1, 4;
S_0x1e94af0 .scope begin, "demux_block" "demux_block" 10 61, 10 61, S_0x1e93fb0;
 .timescale 0 0;
v0x1e94be0_0 .var/i "k", 31 0;
S_0x1e948a0 .scope generate, "assign_block[0]" "assign_block[0]" 10 71, 10 71, S_0x1e93fb0;
 .timescale 0 0;
P_0x1e94998 .param/l "k" 10 71, +C4<00>;
v0x1e94a50_0 .net *"_s2", 0 0, v0x1e94ca0_0; 1 drivers
S_0x1e94650 .scope generate, "assign_block[1]" "assign_block[1]" 10 71, 10 71, S_0x1e93fb0;
 .timescale 0 0;
P_0x1e94748 .param/l "k" 10 71, +C4<01>;
v0x1e94800_0 .net *"_s2", 0 0, v0x1e94ca0_1; 1 drivers
S_0x1e94400 .scope generate, "assign_block[2]" "assign_block[2]" 10 71, 10 71, S_0x1e93fb0;
 .timescale 0 0;
P_0x1e944f8 .param/l "k" 10 71, +C4<010>;
v0x1e945b0_0 .net *"_s2", 0 0, v0x1e94ca0_2; 1 drivers
S_0x1e941f0 .scope generate, "assign_block[3]" "assign_block[3]" 10 71, 10 71, S_0x1e93fb0;
 .timescale 0 0;
P_0x1e93c58 .param/l "k" 10 71, +C4<011>;
v0x1e94340_0 .net *"_s2", 0 0, v0x1e94ca0_3; 1 drivers
S_0x1e92c10 .scope module, "_mux_rnum1" "mux" 14 20, 8 48, S_0x1e91550;
 .timescale 0 0;
P_0x1e92d08 .param/l "CW" 8 51, +C4<00000000000000000000000000000010>;
P_0x1e92d30 .param/l "N" 8 50, +C4<00000000000000000000000000000100>;
P_0x1e92d58 .param/l "W" 8 49, +C4<00000000000000000000000000000001>;
L_0x1e93cc0 .functor AND 1, L_0x1eb1c80, L_0x1eb1b20, C4<1>, C4<1>;
v0x1e933f0_0 .net *"_s10", 0 0, L_0x1eb1c80; 1 drivers
v0x1e93490_0 .net *"_s12", 31 0, L_0x1eb1e00; 1 drivers
v0x1e93530_0 .net *"_s15", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e935d0_0 .net *"_s16", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1e93680_0 .net *"_s18", 0 0, L_0x1eb1b20; 1 drivers
v0x1e93720_0 .net *"_s20", 0 0, L_0x1e93cc0; 1 drivers
v0x1e93800_0 .net *"_s22", 0 0, L_0x1eb2160; 1 drivers
v0x1e938a0_0 .net *"_s24", 0 0, C4<x>; 1 drivers
v0x1e93990_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x1e93a30_0 .net *"_s6", 2 0, L_0x1eb05f0; 1 drivers
v0x1e93b30_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1e93bd0 .array "chunk", 3 0;
v0x1e93bd0_0 .net v0x1e93bd0 0, 0 0, L_0x1eb16c0; 1 drivers
v0x1e93bd0_1 .net v0x1e93bd0 1, 0 0, L_0x1eb1760; 1 drivers
v0x1e93bd0_2 .net v0x1e93bd0 2, 0 0, L_0x1eb1880; 1 drivers
v0x1e93bd0_3 .net v0x1e93bd0 3, 0 0, L_0x1eb1920; 1 drivers
v0x1e93d40_0 .net "in", 3 0, L_0x1eb23a0; 1 drivers
v0x1e93de0_0 .net "n", 1 0, L_0x1eb2580; 1 drivers
v0x1e93f00_0 .alias "out", 0 0, v0x1ea7a70_0;
L_0x1eb16c0 .part L_0x1eb23a0, 3, 1;
L_0x1eb1760 .part L_0x1eb23a0, 2, 1;
L_0x1eb1880 .part L_0x1eb23a0, 1, 1;
L_0x1eb1920 .part L_0x1eb23a0, 0, 1;
L_0x1eb05f0 .concat [ 2 1 0 0], L_0x1eb2580, C4<0>;
L_0x1eb1c80 .cmp/ge 3, L_0x1eb05f0, C4<000>;
L_0x1eb1e00 .concat [ 2 30 0 0], L_0x1eb2580, C4<000000000000000000000000000000>;
L_0x1eb1b20 .cmp/gt 32, C4<00000000000000000000000000000100>, L_0x1eb1e00;
L_0x1eb2160 .array/port v0x1e93bd0, L_0x1eb2580;
L_0x1eb1f80 .functor MUXZ 1, C4<x>, L_0x1eb2160, L_0x1e93cc0, C4<>;
S_0x1e93260 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1e92c10;
 .timescale 0 0;
P_0x1e93358 .param/l "k" 8 62, +C4<00>;
S_0x1e930f0 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1e92c10;
 .timescale 0 0;
P_0x1e931e8 .param/l "k" 8 62, +C4<01>;
S_0x1e92f80 .scope generate, "gen_block[2]" "gen_block[2]" 8 62, 8 62, S_0x1e92c10;
 .timescale 0 0;
P_0x1e93078 .param/l "k" 8 62, +C4<010>;
S_0x1e92e50 .scope generate, "gen_block[3]" "gen_block[3]" 8 62, 8 62, S_0x1e92c10;
 .timescale 0 0;
P_0x1e928b8 .param/l "k" 8 62, +C4<011>;
S_0x1e917e0 .scope module, "_mux_rnum2" "mux" 14 24, 8 48, S_0x1e91550;
 .timescale 0 0;
P_0x1e91728 .param/l "CW" 8 51, +C4<00000000000000000000000000000010>;
P_0x1e91750 .param/l "N" 8 50, +C4<00000000000000000000000000000100>;
P_0x1e91778 .param/l "W" 8 49, +C4<00000000000000000000000000000001>;
L_0x1eb30b0 .functor AND 1, L_0x1eb2200, L_0x1eb2b40, C4<1>, C4<1>;
v0x1e92050_0 .net *"_s10", 0 0, L_0x1eb2200; 1 drivers
v0x1e920f0_0 .net *"_s12", 31 0, L_0x1eb2ce0; 1 drivers
v0x1e92190_0 .net *"_s15", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e92230_0 .net *"_s16", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1e922e0_0 .net *"_s18", 0 0, L_0x1eb2b40; 1 drivers
v0x1e92380_0 .net *"_s20", 0 0, L_0x1eb30b0; 1 drivers
v0x1e92460_0 .net *"_s22", 0 0, L_0x1eb31b0; 1 drivers
v0x1e92500_0 .net *"_s24", 0 0, C4<x>; 1 drivers
v0x1e925f0_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x1e92690_0 .net *"_s6", 2 0, L_0x1eb2a00; 1 drivers
v0x1e92790_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1e92830 .array "chunk", 3 0;
v0x1e92830_0 .net v0x1e92830 0, 0 0, L_0x1eb26b0; 1 drivers
v0x1e92830_1 .net v0x1e92830 1, 0 0, L_0x1eb2750; 1 drivers
v0x1e92830_2 .net v0x1e92830 2, 0 0, L_0x1eb27f0; 1 drivers
v0x1e92830_3 .net v0x1e92830 3, 0 0, L_0x1eb2890; 1 drivers
v0x1e929a0_0 .net "in", 3 0, L_0x1eb33f0; 1 drivers
v0x1e92a40_0 .net "n", 1 0, L_0x1eb3490; 1 drivers
v0x1e92b60_0 .alias "out", 0 0, v0x1ea7bd0_0;
L_0x1eb26b0 .part L_0x1eb33f0, 3, 1;
L_0x1eb2750 .part L_0x1eb33f0, 2, 1;
L_0x1eb27f0 .part L_0x1eb33f0, 1, 1;
L_0x1eb2890 .part L_0x1eb33f0, 0, 1;
L_0x1eb2a00 .concat [ 2 1 0 0], L_0x1eb3490, C4<0>;
L_0x1eb2200 .cmp/ge 3, L_0x1eb2a00, C4<000>;
L_0x1eb2ce0 .concat [ 2 30 0 0], L_0x1eb3490, C4<000000000000000000000000000000>;
L_0x1eb2b40 .cmp/gt 32, C4<00000000000000000000000000000100>, L_0x1eb2ce0;
L_0x1eb31b0 .array/port v0x1e92830, L_0x1eb3490;
L_0x1eb3250 .functor MUXZ 1, C4<x>, L_0x1eb31b0, L_0x1eb30b0, C4<>;
S_0x1e91ec0 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1e917e0;
 .timescale 0 0;
P_0x1e91fb8 .param/l "k" 8 62, +C4<00>;
S_0x1e91d30 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1e917e0;
 .timescale 0 0;
P_0x1e91e28 .param/l "k" 8 62, +C4<01>;
S_0x1e91bc0 .scope generate, "gen_block[2]" "gen_block[2]" 8 62, 8 62, S_0x1e917e0;
 .timescale 0 0;
P_0x1e91cb8 .param/l "k" 8 62, +C4<010>;
S_0x1e91ad0 .scope generate, "gen_block[3]" "gen_block[3]" 8 62, 8 62, S_0x1e917e0;
 .timescale 0 0;
P_0x1e91a18 .param/l "k" 8 62, +C4<011>;
S_0x1e910a0 .scope module, "_adder_plus_one" "adder" 5 84, 15 1, S_0x1e8f720;
 .timescale 0 0;
P_0x1e91198 .param/l "WIDTH" 15 2, +C4<00000000000000000000000000100000>;
v0x1e91210_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e91290_0 .alias "load", 0 0, v0x1ea7ce0_0;
v0x1e91310_0 .alias "out", 31 0, v0x1ea6bf0_0;
v0x1e91390_0 .alias "rst", 0 0, v0x1ea8080_0;
v0x1e91410_0 .alias "x", 31 0, v0x1ea5f20_0;
v0x1e91490_0 .net "y", 31 0, C4<00000000000000000000000000000001>; 1 drivers
L_0x1eb35c0 .arith/sum 32, v0x1ea5a20_0, C4<00000000000000000000000000000001>;
S_0x1e90b20 .scope module, "_adder_puls_IMM" "adder" 5 87, 15 1, S_0x1e8f720;
 .timescale 0 0;
P_0x1e90368 .param/l "WIDTH" 15 2, +C4<00000000000000000000000000100000>;
v0x1e90c50_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e90d60_0 .net "load", 0 0, C4<z>; 0 drivers
v0x1e90de0_0 .alias "out", 31 0, v0x1ea6cc0_0;
v0x1e90e80_0 .alias "rst", 0 0, v0x1ea8080_0;
v0x1e90f60_0 .alias "x", 31 0, v0x1ea5f20_0;
v0x1e90fe0_0 .alias "y", 31 0, v0x1ea60d0_0;
L_0x1eb2ea0 .arith/sum 32, v0x1ea5a20_0, L_0x1ea8a20;
S_0x1e8f8a0 .scope module, "_mux_for_PC" "mux" 5 91, 8 48, S_0x1e8f720;
 .timescale 0 0;
P_0x1e8f998 .param/l "CW" 8 51, +C4<00000000000000000000000000000010>;
P_0x1e8f9c0 .param/l "N" 8 50, +C4<00000000000000000000000000000011>;
P_0x1e8f9e8 .param/l "W" 8 49, +C4<00000000000000000000000000100000>;
L_0x1eb41d0 .functor AND 1, L_0x1eb3770, L_0x1eb3d00, C4<1>, C4<1>;
v0x1e8ffb0_0 .net *"_s11", 31 0, L_0x1eb3e90; 1 drivers
v0x1e90050_0 .net *"_s14", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e900f0_0 .net *"_s15", 31 0, C4<00000000000000000000000000000011>; 1 drivers
v0x1e90190_0 .net *"_s17", 0 0, L_0x1eb3d00; 1 drivers
v0x1e90240_0 .net *"_s19", 0 0, L_0x1eb41d0; 1 drivers
v0x1e902e0_0 .net *"_s21", 31 0, L_0x1eb42d0; 1 drivers
v0x1e903c0_0 .net *"_s23", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e90460_0 .net *"_s3", 2 0, C4<000>; 1 drivers
v0x1e90550_0 .net *"_s5", 2 0, L_0x1eb3b60; 1 drivers
v0x1e905f0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1e906f0_0 .net *"_s9", 0 0, L_0x1eb3770; 1 drivers
v0x1e90790 .array "chunk", 2 0;
v0x1e90790_0 .net v0x1e90790 0, 31 0, L_0x1eb3980; 1 drivers
v0x1e90790_1 .net v0x1e90790 1, 31 0, L_0x1eb3a20; 1 drivers
v0x1e90790_2 .net v0x1e90790 2, 31 0, L_0x1eb3ac0; 1 drivers
v0x1e90900_0 .net "in", 95 0, L_0x1eb4550; 1 drivers
v0x1e909a0_0 .alias "n", 1 0, v0x1ea7640_0;
v0x1e90aa0_0 .alias "out", 31 0, v0x1ea6230_0;
L_0x1eb3980 .part L_0x1eb4550, 64, 32;
L_0x1eb3a20 .part L_0x1eb4550, 32, 32;
L_0x1eb3ac0 .part L_0x1eb4550, 0, 32;
L_0x1eb3b60 .concat [ 2 1 0 0], v0x1e8ea00_0, C4<0>;
L_0x1eb3770 .cmp/ge 3, L_0x1eb3b60, C4<000>;
L_0x1eb3e90 .concat [ 2 30 0 0], v0x1e8ea00_0, C4<000000000000000000000000000000>;
L_0x1eb3d00 .cmp/gt 32, C4<00000000000000000000000000000011>, L_0x1eb3e90;
L_0x1eb42d0 .array/port v0x1e90790, v0x1e8ea00_0;
L_0x1eb43c0 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1eb42d0, L_0x1eb41d0, C4<>;
S_0x1e8fe20 .scope generate, "gen_block[0]" "gen_block[0]" 8 62, 8 62, S_0x1e8f8a0;
 .timescale 0 0;
P_0x1e8ff18 .param/l "k" 8 62, +C4<00>;
S_0x1e8fc90 .scope generate, "gen_block[1]" "gen_block[1]" 8 62, 8 62, S_0x1e8f8a0;
 .timescale 0 0;
P_0x1e8fd88 .param/l "k" 8 62, +C4<01>;
S_0x1e8fb60 .scope generate, "gen_block[2]" "gen_block[2]" 8 62, 8 62, S_0x1e8f8a0;
 .timescale 0 0;
P_0x1e8faa8 .param/l "k" 8 62, +C4<010>;
S_0x1e8e780 .scope module, "_control_path_cpu" "control_path_cpu_2" 4 35, 16 4, S_0x1e8e690;
 .timescale 0 0;
P_0x1e8e4f8 .param/l "WIDTH" 16 11, +C4<00000000000000000000000000100000>;
v0x1e8e940_0 .alias "clk", 0 0, v0x1ea75c0_0;
v0x1e8ea00_0 .var "control_mux_for_PC", 1 0;
v0x1e8eaa0_0 .alias "funct", 5 0, v0x1ea76c0_0;
v0x1e8eb40_0 .var "is_I_type", 0 0;
v0x1e8ebf0_0 .var "is_J_type", 0 0;
v0x1e8ec90_0 .var "is_R_type", 0 0;
v0x1e8ed70_0 .alias "is_alu_zero", 0 0, v0x1ea79f0_0;
v0x1e8ee10_0 .alias "is_full_rnum1", 0 0, v0x1ea7a70_0;
v0x1e8ef00_0 .alias "is_full_rnum2", 0 0, v0x1ea7bd0_0;
v0x1e8efa0_0 .var "is_load_PC", 0 0;
v0x1e8f0a0_0 .var "is_nop", 0 0;
v0x1e8f140_0 .var "is_previous_nop", 0 0;
v0x1e8f250_0 .var "is_write_from_mem", 0 0;
v0x1e8f2f0_0 .var "is_write_mem", 0 0;
v0x1e8f410_0 .var "is_write_reg", 0 0;
v0x1e8f4b0_0 .alias "opcode", 5 0, v0x1ea8100_0;
v0x1e8f370_0 .var "opcode_alu", 5 0;
v0x1e8f600_0 .alias "rst", 0 0, v0x1ea8080_0;
E_0x1e8e870/0 .event edge, v0x1e8f600_0, v0x1e8f0a0_0, v0x1e8f4b0_0, v0x1e8eaa0_0;
E_0x1e8e870/1 .event edge, v0x1e8ed70_0;
E_0x1e8e870 .event/or E_0x1e8e870/0, E_0x1e8e870/1;
E_0x1e8e8f0 .event posedge, v0x1e8f600_0, v0x1e8e940_0;
    .scope S_0x1e57480;
T_0 ;
    %wait E_0x1e48bd0;
    %load/v 8, v0x1e8e570_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x1e8e010_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1e8e0b0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1e8dd80_0, 1;
    %load/v 10, v0x1e8de70_0, 1;
    %load/v 11, v0x1e8dc00_0, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %set/v v0x1e8e010_0, 8, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1e57480;
T_1 ;
    %wait E_0x1e47e40;
    %load/v 8, v0x1e8e570_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x1e8e0b0_0, 0, 1;
    %set/v v0x1e8dc00_0, 0, 1;
    %set/v v0x1e8dab0_0, 0, 1;
    %set/v v0x1e8db60_0, 0, 1;
    %set/v v0x1e8e1c0_0, 0, 1;
    %set/v v0x1e8e260_0, 0, 1;
    %set/v v0x1e8e380_0, 0, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %set/v v0x1e8e2e0_0, 0, 6;
    %set/v v0x1e8d970_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1e8e010_0, 1;
    %jmp/0xz  T_1.2, 8;
    %set/v v0x1e8e0b0_0, 0, 1;
    %set/v v0x1e8dc00_0, 0, 1;
    %set/v v0x1e8dab0_0, 0, 1;
    %set/v v0x1e8db60_0, 0, 1;
    %set/v v0x1e8e1c0_0, 0, 1;
    %set/v v0x1e8e260_0, 0, 1;
    %set/v v0x1e8e380_0, 0, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %set/v v0x1e8e2e0_0, 0, 6;
    %set/v v0x1e8d970_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %set/v v0x1e8e0b0_0, 0, 1;
    %load/v 8, v0x1e8e420_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 63, 6;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.10, 6;
    %set/v v0x1e8df10_0, 0, 1;
    %set/v v0x1e8d970_0, 0, 2;
    %jmp T_1.12;
T_1.4 ;
    %set/v v0x1e8dc00_0, 1, 1;
    %set/v v0x1e8dab0_0, 0, 1;
    %set/v v0x1e8db60_0, 0, 1;
    %set/v v0x1e8e1c0_0, 0, 1;
    %set/v v0x1e8e260_0, 0, 1;
    %set/v v0x1e8e380_0, 1, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %load/v 8, v0x1e8da10_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.13, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_1.14, 6;
    %set/v v0x1e8e2e0_0, 0, 6;
    %jmp T_1.16;
T_1.13 ;
    %movi 8, 32, 6;
    %set/v v0x1e8e2e0_0, 8, 6;
    %jmp T_1.16;
T_1.14 ;
    %movi 8, 34, 6;
    %set/v v0x1e8e2e0_0, 8, 6;
    %jmp T_1.16;
T_1.16 ;
    %set/v v0x1e8d970_0, 0, 2;
    %jmp T_1.12;
T_1.5 ;
    %set/v v0x1e8dc00_0, 0, 1;
    %set/v v0x1e8dab0_0, 0, 1;
    %set/v v0x1e8db60_0, 0, 1;
    %set/v v0x1e8e1c0_0, 0, 1;
    %set/v v0x1e8e260_0, 0, 1;
    %set/v v0x1e8e380_0, 0, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %set/v v0x1e8e2e0_0, 0, 6;
    %set/v v0x1e8d970_0, 0, 2;
    %jmp T_1.12;
T_1.6 ;
    %set/v v0x1e8dc00_0, 0, 1;
    %set/v v0x1e8dab0_0, 1, 1;
    %set/v v0x1e8db60_0, 0, 1;
    %set/v v0x1e8e1c0_0, 0, 1;
    %set/v v0x1e8e260_0, 0, 1;
    %set/v v0x1e8e380_0, 1, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e8e2e0_0, 8, 6;
    %set/v v0x1e8d970_0, 0, 2;
    %jmp T_1.12;
T_1.7 ;
    %set/v v0x1e8dc00_0, 0, 1;
    %set/v v0x1e8dab0_0, 1, 1;
    %set/v v0x1e8db60_0, 0, 1;
    %set/v v0x1e8e1c0_0, 1, 1;
    %set/v v0x1e8e260_0, 0, 1;
    %set/v v0x1e8e380_0, 1, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e8e2e0_0, 8, 6;
    %set/v v0x1e8d970_0, 0, 2;
    %jmp T_1.12;
T_1.8 ;
    %set/v v0x1e8dc00_0, 0, 1;
    %set/v v0x1e8dab0_0, 1, 1;
    %set/v v0x1e8db60_0, 0, 1;
    %set/v v0x1e8e1c0_0, 0, 1;
    %set/v v0x1e8e260_0, 1, 1;
    %set/v v0x1e8e380_0, 0, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e8e2e0_0, 8, 6;
    %set/v v0x1e8d970_0, 0, 2;
    %jmp T_1.12;
T_1.9 ;
    %set/v v0x1e8dc00_0, 0, 1;
    %set/v v0x1e8dab0_0, 1, 1;
    %set/v v0x1e8db60_0, 0, 1;
    %set/v v0x1e8e1c0_0, 0, 1;
    %set/v v0x1e8e260_0, 0, 1;
    %set/v v0x1e8e380_0, 0, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %set/v v0x1e8e2e0_0, 0, 6;
    %load/v 8, v0x1e8dce0_0, 1;
    %jmp/0xz  T_1.17, 8;
    %movi 8, 1, 2;
    %set/v v0x1e8d970_0, 8, 2;
    %jmp T_1.18;
T_1.17 ;
    %set/v v0x1e8d970_0, 0, 2;
T_1.18 ;
    %jmp T_1.12;
T_1.10 ;
    %set/v v0x1e8dc00_0, 0, 1;
    %set/v v0x1e8dab0_0, 0, 1;
    %set/v v0x1e8db60_0, 1, 1;
    %set/v v0x1e8e1c0_0, 0, 1;
    %set/v v0x1e8e260_0, 0, 1;
    %set/v v0x1e8e380_0, 0, 1;
    %set/v v0x1e8df10_0, 1, 1;
    %set/v v0x1e8e2e0_0, 0, 6;
    %movi 8, 2, 2;
    %set/v v0x1e8d970_0, 8, 2;
    %jmp T_1.12;
T_1.12 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1ea5650;
T_2 ;
    %wait E_0x1e8e8f0;
    %load/v 8, v0x1ea5aa0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ea5a20_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1ea5950_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x1ea58a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ea5a20_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ea5230;
T_3 ;
    %vpi_call 7 11 "$readmemb", "mem_content.list", v0x1ea54d0;
    %end;
    .thread T_3;
    .scope S_0x1e99f00;
T_4 ;
    %wait E_0x1ea28c0;
    %fork t_1, S_0x1ea3260;
    %jmp t_0;
    .scope S_0x1ea3260;
t_1 ;
    %set/v v0x1ea3350_0, 0, 32;
T_4.0 ;
    %load/v 8, v0x1ea3350_0, 32;
   %cmpi/s 8, 4, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 3, v0x1ea3350_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1ea3410, 0, 1;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ea3350_0, 32;
    %set/v v0x1ea3350_0, 8, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/v 8, v0x1ea35e0_0, 2;
    %mov 10, 0, 30;
   %cmpi/u 8, 4, 32;
    %jmp/0xz  T_4.2, 5;
    %load/v 8, v0x1ea3560_0, 1;
    %ix/getv 3, v0x1ea35e0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1ea3410, 8, 1;
t_3 ;
T_4.2 ;
    %end;
    .scope S_0x1e99f00;
t_0 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1ea1f30;
T_5 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1ea2460_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ea23b0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1e99c10_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x1e99b90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ea23b0_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ea1ac0;
T_6 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1ea1eb0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ea1e30_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1ea1d90_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x1ea1d10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ea1e30_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ea1670;
T_7 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1ea1a40_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ea1990_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1ea1910_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x1ea1860_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ea1990_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1e9d980;
T_8 ;
    %wait E_0x1e9d7d0;
    %load/v 8, v0x1e9dc70_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_8.1, 6;
    %set/v v0x1e9dd20_0, 0, 32;
    %jmp T_8.3;
T_8.0 ;
    %load/v 8, v0x1e9db70_0, 32;
    %load/v 40, v0x1e9dbf0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1e9dd20_0, 8, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/v 8, v0x1e9db70_0, 32;
    %load/v 40, v0x1e9dbf0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1e9dd20_0, 8, 32;
    %jmp T_8.3;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1e9ad70;
T_9 ;
    %wait E_0x1e9b030;
    %fork t_5, S_0x1e9c330;
    %jmp t_4;
    .scope S_0x1e9c330;
t_5 ;
    %set/v v0x1e9c420_0, 0, 32;
T_9.0 ;
    %load/v 8, v0x1e9c420_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 3, v0x1e9c420_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e9c4e0, 0, 1;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1e9c420_0, 32;
    %set/v v0x1e9c420_0, 8, 32;
    %jmp T_9.0;
T_9.1 ;
    %load/v 8, v0x1e9c730_0, 3;
    %mov 11, 0, 29;
   %cmpi/u 8, 8, 32;
    %jmp/0xz  T_9.2, 5;
    %load/v 8, v0x1e9c680_0, 1;
    %ix/getv 3, v0x1e9c730_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e9c4e0, 8, 1;
t_7 ;
T_9.2 ;
    %end;
    .scope S_0x1e9ad70;
t_4 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1e9a8d0;
T_10 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1e9acf0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e9ac40_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1e9aba0_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x1e9ab20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e9ac40_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1e9a430;
T_11 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1e9a850_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e9a7a0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1e9a700_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x1e9a680_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e9a7a0_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1e9a010;
T_12 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1e9a3b0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e9a300_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x1e9a260_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x1e9a1e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e9a300_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1e99940;
T_13 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1e99e80_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e99dd0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1e99d30_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x1e987f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e99dd0_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1e994a0;
T_14 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1e998c0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e99810_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1e99770_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x1e996f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e99810_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1e99030;
T_15 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1e99420_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e993a0_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x1e99300_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x1e99280_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e993a0_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1e98b80;
T_16 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1e98fb0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e98f00_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1e98e80_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1e98dd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e98f00_0, 0, 8;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1e985b0;
T_17 ;
    %wait E_0x1e986e0;
    %load/v 8, v0x1e98a70_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e989c0_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1e98920_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x1e98880_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e989c0_0, 0, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1e93fb0;
T_18 ;
    %wait E_0x1e93ae0;
    %fork t_9, S_0x1e94af0;
    %jmp t_8;
    .scope S_0x1e94af0;
t_9 ;
    %set/v v0x1e94be0_0, 0, 32;
T_18.0 ;
    %load/v 8, v0x1e94be0_0, 32;
   %cmpi/s 8, 4, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 3, v0x1e94be0_0;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e94ca0, 0, 1;
t_10 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1e94be0_0, 32;
    %set/v v0x1e94be0_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %load/v 8, v0x1e94e70_0, 2;
    %mov 10, 0, 30;
   %cmpi/u 8, 4, 32;
    %jmp/0xz  T_18.2, 5;
    %load/v 8, v0x1e94dc0_0, 1;
    %ix/getv 3, v0x1e94e70_0;
   %jmp/1 t_11, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e94ca0, 8, 1;
t_11 ;
T_18.2 ;
    %end;
    .scope S_0x1e93fb0;
t_8 %join;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1e91550;
T_19 ;
    %wait E_0x1e8e8f0;
    %load/v 8, v0x1e95800_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e95040_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1e958f0_0, 2; Only need 2 of 5 bits
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e95040_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1e8e780;
T_20 ;
    %wait E_0x1e8e8f0;
    %load/v 8, v0x1e8f600_0, 1;
    %jmp/0xz  T_20.0, 8;
    %set/v v0x1e8f0a0_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1e8f140_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1e8ee10_0, 1;
    %load/v 10, v0x1e8ef00_0, 1;
    %load/v 11, v0x1e8ec90_0, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %set/v v0x1e8f0a0_0, 8, 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1e8e780;
T_21 ;
    %wait E_0x1e8e870;
    %load/v 8, v0x1e8f600_0, 1;
    %jmp/0xz  T_21.0, 8;
    %set/v v0x1e8f140_0, 0, 1;
    %set/v v0x1e8ec90_0, 0, 1;
    %set/v v0x1e8eb40_0, 0, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 0, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %set/v v0x1e8f370_0, 0, 6;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0x1e8f0a0_0, 1;
    %jmp/0xz  T_21.2, 8;
    %set/v v0x1e8f140_0, 0, 1;
    %set/v v0x1e8ec90_0, 0, 1;
    %set/v v0x1e8eb40_0, 0, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 0, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %set/v v0x1e8f370_0, 0, 6;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.3;
T_21.2 ;
    %set/v v0x1e8f140_0, 0, 1;
    %load/v 8, v0x1e8f4b0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 63, 6;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 63, 6;
    %jmp/1 T_21.6, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_21.7, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_21.8, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_21.9, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_21.10, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_21.11, 6;
    %set/v v0x1e8efa0_0, 0, 1;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.13;
T_21.4 ;
    %set/v v0x1e8ec90_0, 1, 1;
    %set/v v0x1e8eb40_0, 0, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 1, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %load/v 8, v0x1e8eaa0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_21.14, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_21.15, 6;
    %set/v v0x1e8f370_0, 0, 6;
    %jmp T_21.17;
T_21.14 ;
    %movi 8, 32, 6;
    %set/v v0x1e8f370_0, 8, 6;
    %jmp T_21.17;
T_21.15 ;
    %movi 8, 34, 6;
    %set/v v0x1e8f370_0, 8, 6;
    %jmp T_21.17;
T_21.17 ;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.13;
T_21.5 ;
    %set/v v0x1e8ec90_0, 1, 1;
    %set/v v0x1e8eb40_0, 0, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 0, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %set/v v0x1e8f370_0, 0, 6;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.13;
T_21.6 ;
    %set/v v0x1e8ec90_0, 0, 1;
    %set/v v0x1e8eb40_0, 0, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 0, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %set/v v0x1e8f370_0, 0, 6;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.13;
T_21.7 ;
    %set/v v0x1e8ec90_0, 0, 1;
    %set/v v0x1e8eb40_0, 1, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 1, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e8f370_0, 8, 6;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.13;
T_21.8 ;
    %set/v v0x1e8ec90_0, 0, 1;
    %set/v v0x1e8eb40_0, 1, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 1, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 1, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e8f370_0, 8, 6;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.13;
T_21.9 ;
    %set/v v0x1e8ec90_0, 0, 1;
    %set/v v0x1e8eb40_0, 1, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 1, 1;
    %set/v v0x1e8f410_0, 0, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e8f370_0, 8, 6;
    %set/v v0x1e8ea00_0, 0, 2;
    %jmp T_21.13;
T_21.10 ;
    %set/v v0x1e8ec90_0, 0, 1;
    %set/v v0x1e8eb40_0, 1, 1;
    %set/v v0x1e8ebf0_0, 0, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 0, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %set/v v0x1e8f370_0, 0, 6;
    %load/v 8, v0x1e8ed70_0, 1;
    %jmp/0xz  T_21.18, 8;
    %movi 8, 1, 2;
    %set/v v0x1e8ea00_0, 8, 2;
    %jmp T_21.19;
T_21.18 ;
    %set/v v0x1e8ea00_0, 0, 2;
T_21.19 ;
    %jmp T_21.13;
T_21.11 ;
    %set/v v0x1e8ec90_0, 0, 1;
    %set/v v0x1e8eb40_0, 0, 1;
    %set/v v0x1e8ebf0_0, 1, 1;
    %set/v v0x1e8f250_0, 0, 1;
    %set/v v0x1e8f2f0_0, 0, 1;
    %set/v v0x1e8f410_0, 0, 1;
    %set/v v0x1e8efa0_0, 1, 1;
    %set/v v0x1e8f370_0, 0, 6;
    %movi 8, 2, 2;
    %set/v v0x1e8ea00_0, 8, 2;
    %jmp T_21.13;
T_21.13 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1e40700;
T_22 ;
    %delay 50, 0;
    %load/v 8, v0x1ea8290_0, 1;
    %inv 8, 1;
    %set/v v0x1ea8290_0, 8, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1e40700;
T_23 ;
    %vpi_call 3 19 "$dumpfile", "dump.vcd";
    %vpi_call 3 20 "$dumpvars", 1'sb0, S_0x1e40700;
    %vpi_call 3 38 "$display", "time,  clk, curr_inst, out_reg1, out_reg2, out_reg3, mem0, mem1";
    %vpi_call 3 39 "$monitor", " %1d     %1d        %1d        %1d        %1d         %1d        %1d      %1d      ", $time, v0x1ea8290_0, v0x1ea5f20_0, v0x1ea3b70_0, v0x1ea3bf0_0, v0x1ea3cf0_0, v0x1e9d170_0, v0x1e9d220_0;
    %set/v v0x1ea8290_0, 1, 1;
    %set/v v0x1ea8310_0, 1, 1;
    %delay 50, 0;
    %set/v v0x1ea8310_0, 0, 1;
    %delay 1400, 0;
    %vpi_call 3 54 "$finish";
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "control_path.v";
    "testbench.v";
    "cpu.v";
    "data_path_cpu.v";
    "PC.v";
    "instractions.v";
    "mux.v";
    "registers.v";
    "demux.v";
    "register.v";
    "alu.v";
    "memory.v";
    "regs_hazzard.v";
    "adder.v";
    "control_path_2.v";
