module Clock(clk, op);
	input clk;
	output op;
	always @(posedge clk) begin
		if 
	end
endmodule