0.6
2018.2
Jun 14 2018
20:41:02
E:/coding/verilog/Verilog/example5.5/example5.5.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/coding/verilog/Verilog/example5.5/example5.5.srcs/sim_1/new/test.v,1540467222,verilog,,,,test,,,,,,,,
E:/coding/verilog/Verilog/example5.5/example5.5.srcs/sources_1/new/mux4_to_1.v,1540466865,verilog,,E:/coding/verilog/Verilog/example5.5/example5.5.srcs/sim_1/new/test.v,,mux4_to_1,,,,,,,,
