# systemverilog_fulladder_with_ripplecarry