# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../A01_HALF_ADDER.srcs/sources_1/new/HALF_ADDER.vhd" \
"../../../../A01_HALF_ADDER.srcs/sim_1/new/half_adder_tb.vhd" \

# Do not sort compile order
nosort
