set ::env(PROJECT_NAME) fpga-cf_sha1
set ::env(DESIGN_TOP) port_sha1
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/sha1
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/sha1/port_sha1.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

