module testbench();
reg [3:0]i;
reg [1:0]s;
wire y;
mux4_1 uut (i,s,y);
initial
begin
i=4'b0000;s=1;
#10;
i=4'b0001;s=1;
#10;
i=4'b0011;s=1;
#10;
i=4'b0111;s=0;
#10;
i=4'b1111;s=0;
#10;
$finish();
end  
endmodule

