[14:44:31.879] <TB2>     INFO: *** Welcome to pxar ***
[14:44:31.879] <TB2>     INFO: *** Today: 2016/09/26
[14:44:31.885] <TB2>     INFO: *** Version: 47bc-dirty
[14:44:31.885] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C15.dat
[14:44:31.886] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:44:31.886] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//defaultMaskFile.dat
[14:44:31.886] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters_C15.dat
[14:44:31.963] <TB2>     INFO:         clk: 4
[14:44:31.963] <TB2>     INFO:         ctr: 4
[14:44:31.963] <TB2>     INFO:         sda: 19
[14:44:31.963] <TB2>     INFO:         tin: 9
[14:44:31.963] <TB2>     INFO:         level: 15
[14:44:31.963] <TB2>     INFO:         triggerdelay: 0
[14:44:31.963] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:44:31.963] <TB2>     INFO: Log level: DEBUG
[14:44:31.973] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:44:31.981] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:44:31.984] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:44:31.987] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:44:33.548] <TB2>     INFO: DUT info: 
[14:44:33.548] <TB2>     INFO: The DUT currently contains the following objects:
[14:44:33.548] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:44:33.548] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:44:33.548] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:44:33.548] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:44:33.548] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.548] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.549] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.549] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:44:33.549] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:44:33.550] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:44:33.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:44:33.560] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29483008
[14:44:33.560] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x144b6f0
[14:44:33.560] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x13bf770
[14:44:33.560] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa44dd94010
[14:44:33.560] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa453fff510
[14:44:33.560] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29548544 fPxarMemory = 0x7fa44dd94010
[14:44:33.561] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[14:44:33.563] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[14:44:33.563] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[14:44:33.563] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:44:33.963] <TB2>     INFO: enter 'restricted' command line mode
[14:44:33.963] <TB2>     INFO: enter test to run
[14:44:33.963] <TB2>     INFO:   test: FPIXTest no parameter change
[14:44:33.963] <TB2>     INFO:   running: fpixtest
[14:44:33.963] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:44:33.967] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:44:33.967] <TB2>     INFO: ######################################################################
[14:44:33.967] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:44:33.967] <TB2>     INFO: ######################################################################
[14:44:33.970] <TB2>     INFO: ######################################################################
[14:44:33.970] <TB2>     INFO: PixTestPretest::doTest()
[14:44:33.970] <TB2>     INFO: ######################################################################
[14:44:33.973] <TB2>     INFO:    ----------------------------------------------------------------------
[14:44:33.973] <TB2>     INFO:    PixTestPretest::programROC() 
[14:44:33.973] <TB2>     INFO:    ----------------------------------------------------------------------
[14:44:51.990] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:44:51.990] <TB2>     INFO: IA differences per ROC:  17.7 17.7 18.5 20.1 19.3 19.3 20.9 19.3 18.5 17.7 20.1 18.5 17.7 18.5 18.5 18.5
[14:44:52.059] <TB2>     INFO:    ----------------------------------------------------------------------
[14:44:52.060] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:44:52.060] <TB2>     INFO:    ----------------------------------------------------------------------
[14:44:53.313] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:44:53.814] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[14:44:54.316] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:44:54.818] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[14:44:55.319] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[14:44:55.821] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:44:56.323] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:44:56.824] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:44:57.326] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[14:44:57.827] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:44:58.329] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:44:58.831] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[14:44:59.332] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:44:59.834] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[14:45:00.335] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:45:00.837] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[14:45:01.090] <TB2>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 1.6 1.6 
[14:45:01.090] <TB2>     INFO: Test took 9034 ms.
[14:45:01.090] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:45:01.122] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:01.122] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:45:01.122] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:01.224] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[14:45:01.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[14:45:01.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  83 Ia 23.9188 mA
[14:45:01.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.1188 mA
[14:45:01.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  83 Ia 24.7188 mA
[14:45:01.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 23.9188 mA
[14:45:01.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[14:45:01.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[14:45:02.031] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[14:45:02.133] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.7188 mA
[14:45:02.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 23.9188 mA
[14:45:02.335] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[14:45:02.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[14:45:02.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.1188 mA
[14:45:02.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 24.7188 mA
[14:45:02.739] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 23.9188 mA
[14:45:02.840] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 25.5188 mA
[14:45:02.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  70 Ia 23.9188 mA
[14:45:03.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[14:45:03.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[14:45:03.246] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.1188 mA
[14:45:03.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  83 Ia 23.9188 mA
[14:45:03.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[14:45:03.549] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 24.7188 mA
[14:45:03.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  72 Ia 23.9188 mA
[14:45:03.751] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[14:45:03.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[14:45:03.952] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 23.9188 mA
[14:45:04.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.3188 mA
[14:45:04.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.7188 mA
[14:45:04.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  85 Ia 24.7188 mA
[14:45:04.355] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 23.9188 mA
[14:45:04.456] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[14:45:04.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[14:45:04.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[14:45:04.759] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[14:45:04.860] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 23.9188 mA
[14:45:04.961] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.3188 mA
[14:45:05.062] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 24.7188 mA
[14:45:05.163] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  85 Ia 24.7188 mA
[14:45:05.263] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 23.9188 mA
[14:45:05.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  83
[14:45:05.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[14:45:05.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[14:45:05.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  75
[14:45:05.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[14:45:05.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[14:45:05.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  70
[14:45:05.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[14:45:05.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[14:45:05.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  83
[14:45:05.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  72
[14:45:05.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[14:45:05.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[14:45:05.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[14:45:05.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  83
[14:45:05.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[14:45:07.117] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[14:45:07.117] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3
[14:45:07.152] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:07.152] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:45:07.152] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:07.288] <TB2>     INFO: Expecting 231680 events.
[14:45:15.354] <TB2>     INFO: 231680 events read in total (7349ms).
[14:45:15.505] <TB2>     INFO: Test took 8350ms.
[14:45:15.706] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 63
[14:45:15.709] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 60
[14:45:15.712] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 61
[14:45:15.716] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 63
[14:45:15.719] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 59
[14:45:15.723] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 61
[14:45:15.726] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 59
[14:45:15.730] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 90 and Delta(CalDel) = 63
[14:45:15.733] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 58
[14:45:15.737] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 61
[14:45:15.740] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 109 and Delta(CalDel) = 61
[14:45:15.744] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 85 and Delta(CalDel) = 61
[14:45:15.747] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 58
[14:45:15.751] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 60
[14:45:15.754] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 109 and Delta(CalDel) = 62
[14:45:15.758] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 62
[14:45:15.799] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:45:15.835] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:15.835] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:45:15.835] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:15.970] <TB2>     INFO: Expecting 231680 events.
[14:45:24.060] <TB2>     INFO: 231680 events read in total (7375ms).
[14:45:24.064] <TB2>     INFO: Test took 8226ms.
[14:45:24.087] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[14:45:24.396] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[14:45:24.400] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[14:45:24.403] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[14:45:24.407] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28.5
[14:45:24.410] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:45:24.414] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:45:24.417] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:45:24.421] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[14:45:24.424] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[14:45:24.428] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30.5
[14:45:24.431] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[14:45:24.435] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[14:45:24.438] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[14:45:24.442] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31.5
[14:45:24.445] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[14:45:24.483] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:45:24.483] <TB2>     INFO: CalDel:      137   132   125   129   121   131   127   143   118   131   124   136   113   116   132   133
[14:45:24.483] <TB2>     INFO: VthrComp:     54    51    52    51    51    52    51    51    51    51    51    51    51    51    51    51
[14:45:24.486] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C0.dat
[14:45:24.487] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C1.dat
[14:45:24.487] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C2.dat
[14:45:24.487] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C3.dat
[14:45:24.487] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C4.dat
[14:45:24.487] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C5.dat
[14:45:24.487] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C6.dat
[14:45:24.487] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C7.dat
[14:45:24.487] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C8.dat
[14:45:24.488] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C9.dat
[14:45:24.488] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C10.dat
[14:45:24.488] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C11.dat
[14:45:24.488] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C12.dat
[14:45:24.488] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C13.dat
[14:45:24.488] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C14.dat
[14:45:24.488] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C15.dat
[14:45:24.488] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:45:24.488] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:45:24.488] <TB2>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[14:45:24.488] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:45:24.572] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:45:24.572] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:45:24.572] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:45:24.572] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:45:24.575] <TB2>     INFO: ######################################################################
[14:45:24.575] <TB2>     INFO: PixTestTiming::doTest()
[14:45:24.575] <TB2>     INFO: ######################################################################
[14:45:24.575] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:24.575] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:45:24.575] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:24.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:45:26.470] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:45:28.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:45:31.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:45:33.299] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:45:35.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:45:37.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:45:40.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:45:42.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:45:44.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:45:46.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:45:49.211] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:45:50.922] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:45:53.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:45:55.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:45:57.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:46:00.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:46:01.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:46:03.242] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:46:04.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:46:06.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:46:08.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:46:10.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:46:11.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:46:13.487] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:46:15.010] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:46:16.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:46:18.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:46:19.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:46:25.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:46:27.121] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:46:28.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:46:30.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:46:31.684] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:46:33.205] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:46:34.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:46:36.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:46:41.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:46:43.517] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:46:45.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:46:46.561] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:46:48.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:46:50.352] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:46:52.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:46:54.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:47:00.557] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:47:02.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:47:04.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:47:06.623] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:47:08.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:47:11.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:47:13.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:47:15.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:47:23.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:47:25.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:47:27.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:47:30.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:47:32.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:47:34.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:47:36.898] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:47:39.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:47:45.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:47:47.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:47:50.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:47:52.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:47:54.748] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:47:57.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:47:59.294] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:48:01.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:48:03.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:48:05.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:48:07.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:48:10.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:48:12.370] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:48:14.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:48:16.917] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:48:19.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:48:21.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:48:23.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:48:26.010] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:48:28.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:48:29.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:48:31.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:48:32.841] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:48:34.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:48:37.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:48:39.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:48:41.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:48:42.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:48:55.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:48:56.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:48:58.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:48:59.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:49:04.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:49:05.841] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:49:07.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:49:08.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:49:10.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:49:11.923] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:49:13.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:49:14.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:49:22.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:49:23.645] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:49:25.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:49:26.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:49:28.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:49:30.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:49:31.001] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:49:33.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:49:41.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:49:42.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:49:44.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:49:45.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:49:47.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:49:50.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:49:52.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:49:54.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:50:00.369] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:50:02.643] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:50:04.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:50:07.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:50:09.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:50:11.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:50:14.008] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:50:16.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:50:31.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:50:33.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:50:36.204] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:50:38.862] <TB2>     INFO: TBM Phase Settings: 252
[14:50:38.862] <TB2>     INFO: 400MHz Phase: 7
[14:50:38.862] <TB2>     INFO: 160MHz Phase: 7
[14:50:38.862] <TB2>     INFO: Functional Phase Area: 4
[14:50:38.865] <TB2>     INFO: Test took 314290 ms.
[14:50:38.865] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:50:38.865] <TB2>     INFO:    ----------------------------------------------------------------------
[14:50:38.865] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:50:38.865] <TB2>     INFO:    ----------------------------------------------------------------------
[14:50:38.866] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:50:40.008] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:50:41.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:50:43.048] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:50:44.569] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:50:46.089] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:50:47.610] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:50:49.130] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:50:50.651] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:50:52.172] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:50:53.691] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:50:55.211] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:50:56.730] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:50:58.250] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:50:59.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:51:01.290] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:51:02.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:51:04.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:51:05.850] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:51:08.124] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:51:10.398] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:51:12.672] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:51:14.946] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:51:17.218] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:51:18.740] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:51:20.260] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:51:21.780] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:51:24.053] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:51:26.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:51:28.600] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:51:30.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:51:33.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:51:34.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:51:36.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:51:37.707] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:51:39.980] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:51:42.256] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:51:44.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:51:46.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:51:49.074] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:51:50.594] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:51:52.115] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:51:53.634] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:51:55.908] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:51:58.181] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:52:00.454] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:52:02.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:52:04.001] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:52:06.521] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:52:08.042] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:52:09.561] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:52:11.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:52:14.107] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:52:16.381] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:52:18.654] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:52:20.928] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:52:22.447] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:52:23.969] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:52:25.488] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:52:27.008] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:52:28.529] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:52:30.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:52:31.570] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:52:33.089] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:52:34.993] <TB2>     INFO: ROC Delay Settings: 228
[14:52:34.993] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:52:34.993] <TB2>     INFO: ROC Port 0 Delay: 4
[14:52:34.993] <TB2>     INFO: ROC Port 1 Delay: 4
[14:52:34.993] <TB2>     INFO: Functional ROC Area: 5
[14:52:34.996] <TB2>     INFO: Test took 116131 ms.
[14:52:34.996] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:52:34.997] <TB2>     INFO:    ----------------------------------------------------------------------
[14:52:34.997] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:52:34.997] <TB2>     INFO:    ----------------------------------------------------------------------
[14:52:36.136] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4818 4818 4818 4818 4818 4819 4818 4818 e062 c000 a101 80c0 4818 4818 4818 4818 4818 4818 4819 4818 e062 c000 
[14:52:36.136] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4818 4818 4818 4818 4818 4818 4818 4819 e022 c000 a102 8000 4819 4819 4819 4819 4819 4819 4819 4819 e022 c000 
[14:52:36.136] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4818 4818 4818 4818 4818 4818 4818 4819 e022 c000 a103 8040 4819 4819 4819 4819 4819 4819 4818 4819 e022 c000 
[14:52:36.136] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:52:50.288] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:50.288] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:53:04.509] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:04.509] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:53:18.728] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:18.728] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:53:32.969] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:32.969] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:53:47.231] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:47.231] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:54:01.390] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:01.390] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:54:15.552] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:15.552] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:54:29.721] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:29.721] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:54:43.876] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:43.876] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:54:58.037] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:58.419] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:58.431] <TB2>     INFO: Decoding statistics:
[14:54:58.431] <TB2>     INFO:   General information:
[14:54:58.431] <TB2>     INFO: 	 16bit words read:         240000000
[14:54:58.431] <TB2>     INFO: 	 valid events total:       20000000
[14:54:58.431] <TB2>     INFO: 	 empty events:             20000000
[14:54:58.431] <TB2>     INFO: 	 valid events with pixels: 0
[14:54:58.432] <TB2>     INFO: 	 valid pixel hits:         0
[14:54:58.432] <TB2>     INFO:   Event errors: 	           0
[14:54:58.432] <TB2>     INFO: 	 start marker:             0
[14:54:58.432] <TB2>     INFO: 	 stop marker:              0
[14:54:58.432] <TB2>     INFO: 	 overflow:                 0
[14:54:58.432] <TB2>     INFO: 	 invalid 5bit words:       0
[14:54:58.432] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:54:58.432] <TB2>     INFO:   TBM errors: 		           0
[14:54:58.432] <TB2>     INFO: 	 flawed TBM headers:       0
[14:54:58.432] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:54:58.432] <TB2>     INFO: 	 event ID mismatches:      0
[14:54:58.432] <TB2>     INFO:   ROC errors: 		           0
[14:54:58.432] <TB2>     INFO: 	 missing ROC header(s):    0
[14:54:58.432] <TB2>     INFO: 	 misplaced readback start: 0
[14:54:58.432] <TB2>     INFO:   Pixel decoding errors:	   0
[14:54:58.432] <TB2>     INFO: 	 pixel data incomplete:    0
[14:54:58.432] <TB2>     INFO: 	 pixel address:            0
[14:54:58.432] <TB2>     INFO: 	 pulse height fill bit:    0
[14:54:58.432] <TB2>     INFO: 	 buffer corruption:        0
[14:54:58.432] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:58.432] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:54:58.432] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:58.432] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:58.432] <TB2>     INFO:    Read back bit status: 1
[14:54:58.432] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:58.432] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:58.432] <TB2>     INFO:    Timings are good!
[14:54:58.432] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:58.432] <TB2>     INFO: Test took 143435 ms.
[14:54:58.432] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:54:58.432] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:54:58.432] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:54:58.432] <TB2>     INFO: PixTestTiming::doTest took 573860 ms.
[14:54:58.432] <TB2>     INFO: PixTestTiming::doTest() done
[14:54:58.433] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:54:58.433] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:54:58.433] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:54:58.433] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:54:58.433] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:54:58.433] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:54:58.433] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:54:58.785] <TB2>     INFO: ######################################################################
[14:54:58.785] <TB2>     INFO: PixTestAlive::doTest()
[14:54:58.785] <TB2>     INFO: ######################################################################
[14:54:58.788] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:58.788] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:54:58.788] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:58.790] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:54:59.132] <TB2>     INFO: Expecting 41600 events.
[14:55:03.205] <TB2>     INFO: 41600 events read in total (3358ms).
[14:55:03.206] <TB2>     INFO: Test took 4416ms.
[14:55:03.214] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:03.214] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:55:03.214] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:55:03.590] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:55:03.590] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:55:03.590] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:55:03.593] <TB2>     INFO:    ----------------------------------------------------------------------
[14:55:03.593] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:55:03.593] <TB2>     INFO:    ----------------------------------------------------------------------
[14:55:03.594] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:55:03.949] <TB2>     INFO: Expecting 41600 events.
[14:55:06.920] <TB2>     INFO: 41600 events read in total (2256ms).
[14:55:06.920] <TB2>     INFO: Test took 3326ms.
[14:55:06.920] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:06.920] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:55:06.920] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:55:06.921] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:55:07.327] <TB2>     INFO: PixTestAlive::maskTest() done
[14:55:07.327] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:55:07.330] <TB2>     INFO:    ----------------------------------------------------------------------
[14:55:07.330] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:55:07.330] <TB2>     INFO:    ----------------------------------------------------------------------
[14:55:07.331] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:55:07.674] <TB2>     INFO: Expecting 41600 events.
[14:55:11.785] <TB2>     INFO: 41600 events read in total (3396ms).
[14:55:11.786] <TB2>     INFO: Test took 4454ms.
[14:55:11.794] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:11.794] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:55:11.794] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:55:12.169] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:55:12.169] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:55:12.169] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:55:12.169] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:55:12.178] <TB2>     INFO: ######################################################################
[14:55:12.178] <TB2>     INFO: PixTestTrim::doTest()
[14:55:12.178] <TB2>     INFO: ######################################################################
[14:55:12.180] <TB2>     INFO:    ----------------------------------------------------------------------
[14:55:12.180] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:55:12.180] <TB2>     INFO:    ----------------------------------------------------------------------
[14:55:12.258] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:55:12.258] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:55:12.273] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:55:12.273] <TB2>     INFO:     run 1 of 1
[14:55:12.273] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:12.616] <TB2>     INFO: Expecting 5025280 events.
[14:55:57.947] <TB2>     INFO: 1426984 events read in total (44616ms).
[14:56:42.274] <TB2>     INFO: 2839504 events read in total (88943ms).
[14:57:26.810] <TB2>     INFO: 4265104 events read in total (133479ms).
[14:57:50.517] <TB2>     INFO: 5025280 events read in total (157186ms).
[14:57:50.552] <TB2>     INFO: Test took 158279ms.
[14:57:50.604] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:50.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:52.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:53.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:54.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:56.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:57.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:59.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:00.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:01.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:03.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:04.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:06.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:07.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:08.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:10.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:11.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:13.068] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276291584
[14:58:13.071] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.08 minThrLimit = 100.07 minThrNLimit = 117.226 -> result = 100.08 -> 100
[14:58:13.072] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6474 minThrLimit = 92.6012 minThrNLimit = 109.818 -> result = 92.6474 -> 92
[14:58:13.072] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.899 minThrLimit = 103.849 minThrNLimit = 123.578 -> result = 103.899 -> 103
[14:58:13.072] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.317 minThrLimit = 100.267 minThrNLimit = 119.717 -> result = 100.317 -> 100
[14:58:13.073] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2236 minThrLimit = 97.209 minThrNLimit = 115.931 -> result = 97.2236 -> 97
[14:58:13.073] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7989 minThrLimit = 97.7443 minThrNLimit = 116.209 -> result = 97.7989 -> 97
[14:58:13.074] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.834 minThrLimit = 106.817 minThrNLimit = 131.395 -> result = 106.834 -> 106
[14:58:13.074] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5038 minThrLimit = 95.4671 minThrNLimit = 113.628 -> result = 95.5038 -> 95
[14:58:13.074] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.43 minThrLimit = 103.408 minThrNLimit = 123.158 -> result = 103.43 -> 103
[14:58:13.075] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6235 minThrLimit = 96.566 minThrNLimit = 119.386 -> result = 96.6235 -> 96
[14:58:13.075] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6977 minThrLimit = 99.681 minThrNLimit = 123.578 -> result = 99.6977 -> 99
[14:58:13.075] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7274 minThrLimit = 96.719 minThrNLimit = 119.337 -> result = 96.7274 -> 96
[14:58:13.076] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2206 minThrLimit = 94.2147 minThrNLimit = 114.407 -> result = 94.2206 -> 94
[14:58:13.076] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5737 minThrLimit = 99.5135 minThrNLimit = 118.17 -> result = 99.5737 -> 99
[14:58:13.077] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3172 minThrLimit = 99.3122 minThrNLimit = 119.866 -> result = 99.3172 -> 99
[14:58:13.077] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.166 minThrLimit = 102.134 minThrNLimit = 120.885 -> result = 102.166 -> 102
[14:58:13.077] <TB2>     INFO: ROC 0 VthrComp = 100
[14:58:13.077] <TB2>     INFO: ROC 1 VthrComp = 92
[14:58:13.077] <TB2>     INFO: ROC 2 VthrComp = 103
[14:58:13.077] <TB2>     INFO: ROC 3 VthrComp = 100
[14:58:13.077] <TB2>     INFO: ROC 4 VthrComp = 97
[14:58:13.078] <TB2>     INFO: ROC 5 VthrComp = 97
[14:58:13.078] <TB2>     INFO: ROC 6 VthrComp = 106
[14:58:13.078] <TB2>     INFO: ROC 7 VthrComp = 95
[14:58:13.078] <TB2>     INFO: ROC 8 VthrComp = 103
[14:58:13.078] <TB2>     INFO: ROC 9 VthrComp = 96
[14:58:13.078] <TB2>     INFO: ROC 10 VthrComp = 99
[14:58:13.079] <TB2>     INFO: ROC 11 VthrComp = 96
[14:58:13.079] <TB2>     INFO: ROC 12 VthrComp = 94
[14:58:13.079] <TB2>     INFO: ROC 13 VthrComp = 99
[14:58:13.079] <TB2>     INFO: ROC 14 VthrComp = 99
[14:58:13.079] <TB2>     INFO: ROC 15 VthrComp = 102
[14:58:13.079] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:58:13.079] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:58:13.091] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:13.091] <TB2>     INFO:     run 1 of 1
[14:58:13.091] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:13.434] <TB2>     INFO: Expecting 5025280 events.
[14:58:49.242] <TB2>     INFO: 888600 events read in total (35090ms).
[14:59:24.306] <TB2>     INFO: 1775224 events read in total (70154ms).
[14:59:59.412] <TB2>     INFO: 2661520 events read in total (105260ms).
[15:00:34.447] <TB2>     INFO: 3537616 events read in total (140295ms).
[15:01:08.658] <TB2>     INFO: 4408912 events read in total (174506ms).
[15:01:32.749] <TB2>     INFO: 5025280 events read in total (198597ms).
[15:01:32.818] <TB2>     INFO: Test took 199727ms.
[15:01:32.997] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:33.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:34.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:36.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:38.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:39.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:41.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:42.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:44.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:46.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:47.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:49.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:50.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:52.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:54.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:55.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:57.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:58.855] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309735424
[15:01:58.858] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.6139 for pixel 9/2 mean/min/max = 45.9294/31.2241/60.6347
[15:01:58.858] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 64.7646 for pixel 18/0 mean/min/max = 48.9282/32.8162/65.0401
[15:01:58.859] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.8095 for pixel 12/3 mean/min/max = 45.9701/33.0453/58.8948
[15:01:58.859] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.4775 for pixel 2/0 mean/min/max = 45.5378/31.405/59.6706
[15:01:58.859] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.5695 for pixel 42/8 mean/min/max = 44.3603/32.0971/56.6236
[15:01:58.860] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 63.5055 for pixel 0/35 mean/min/max = 47.7446/31.9171/63.5721
[15:01:58.860] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 62.573 for pixel 25/2 mean/min/max = 49.0055/35.4265/62.5846
[15:01:58.860] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.3318 for pixel 11/8 mean/min/max = 45.6971/32.9468/58.4474
[15:01:58.861] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.0558 for pixel 4/0 mean/min/max = 45.1028/32.0293/58.1763
[15:01:58.861] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.6774 for pixel 0/68 mean/min/max = 45.8185/31.8598/59.7772
[15:01:58.861] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.0175 for pixel 17/65 mean/min/max = 44.2657/31.9754/56.5561
[15:01:58.862] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.7782 for pixel 16/16 mean/min/max = 45.6182/32.3385/58.8979
[15:01:58.862] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.3288 for pixel 4/34 mean/min/max = 45.5154/32.3479/58.683
[15:01:58.862] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.5508 for pixel 51/27 mean/min/max = 45.3581/32.1336/58.5827
[15:01:58.863] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.3689 for pixel 4/8 mean/min/max = 46.9548/31.3988/62.5108
[15:01:58.863] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.7406 for pixel 0/1 mean/min/max = 45.2322/31.7055/58.759
[15:01:58.863] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:58.995] <TB2>     INFO: Expecting 411648 events.
[15:02:06.447] <TB2>     INFO: 411648 events read in total (6734ms).
[15:02:06.453] <TB2>     INFO: Expecting 411648 events.
[15:02:14.016] <TB2>     INFO: 411648 events read in total (6891ms).
[15:02:14.024] <TB2>     INFO: Expecting 411648 events.
[15:02:21.508] <TB2>     INFO: 411648 events read in total (6822ms).
[15:02:21.519] <TB2>     INFO: Expecting 411648 events.
[15:02:29.034] <TB2>     INFO: 411648 events read in total (6849ms).
[15:02:29.046] <TB2>     INFO: Expecting 411648 events.
[15:02:36.598] <TB2>     INFO: 411648 events read in total (6889ms).
[15:02:36.613] <TB2>     INFO: Expecting 411648 events.
[15:02:44.178] <TB2>     INFO: 411648 events read in total (6901ms).
[15:02:44.195] <TB2>     INFO: Expecting 411648 events.
[15:02:51.733] <TB2>     INFO: 411648 events read in total (6878ms).
[15:02:51.754] <TB2>     INFO: Expecting 411648 events.
[15:02:59.260] <TB2>     INFO: 411648 events read in total (6860ms).
[15:02:59.281] <TB2>     INFO: Expecting 411648 events.
[15:03:06.828] <TB2>     INFO: 411648 events read in total (6894ms).
[15:03:06.852] <TB2>     INFO: Expecting 411648 events.
[15:03:14.380] <TB2>     INFO: 411648 events read in total (6879ms).
[15:03:14.405] <TB2>     INFO: Expecting 411648 events.
[15:03:22.004] <TB2>     INFO: 411648 events read in total (6950ms).
[15:03:22.033] <TB2>     INFO: Expecting 411648 events.
[15:03:29.517] <TB2>     INFO: 411648 events read in total (6843ms).
[15:03:29.548] <TB2>     INFO: Expecting 411648 events.
[15:03:37.070] <TB2>     INFO: 411648 events read in total (6878ms).
[15:03:37.104] <TB2>     INFO: Expecting 411648 events.
[15:03:44.661] <TB2>     INFO: 411648 events read in total (6919ms).
[15:03:44.698] <TB2>     INFO: Expecting 411648 events.
[15:03:52.259] <TB2>     INFO: 411648 events read in total (6925ms).
[15:03:52.298] <TB2>     INFO: Expecting 411648 events.
[15:03:59.798] <TB2>     INFO: 411648 events read in total (6864ms).
[15:03:59.839] <TB2>     INFO: Test took 120976ms.
[15:04:00.328] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2853 < 35 for itrim = 104; old thr = 33.6622 ... break
[15:04:00.359] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1205 < 35 for itrim+1 = 127; old thr = 34.9437 ... break
[15:04:00.388] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3997 < 35 for itrim = 101; old thr = 32.7141 ... break
[15:04:00.419] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3093 < 35 for itrim+1 = 98; old thr = 34.9297 ... break
[15:04:00.446] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1863 < 35 for itrim = 91; old thr = 34.4742 ... break
[15:04:00.470] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5967 < 35 for itrim+1 = 107; old thr = 34.5967 ... break
[15:04:00.503] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1345 < 35 for itrim+1 = 125; old thr = 33.8981 ... break
[15:04:00.533] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1999 < 35 for itrim = 91; old thr = 34.3756 ... break
[15:04:00.559] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7409 < 35 for itrim+1 = 90; old thr = 34.8011 ... break
[15:04:00.588] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1726 < 35 for itrim = 98; old thr = 34.6424 ... break
[15:04:00.625] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.207 < 35 for itrim = 100; old thr = 34.2741 ... break
[15:04:00.656] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4617 < 35 for itrim+1 = 95; old thr = 34.9851 ... break
[15:04:00.687] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7682 < 35 for itrim+1 = 103; old thr = 34.304 ... break
[15:04:00.716] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1216 < 35 for itrim = 102; old thr = 34.8442 ... break
[15:04:00.744] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7395 < 35 for itrim+1 = 103; old thr = 34.7187 ... break
[15:04:00.773] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7321 < 35 for itrim+1 = 104; old thr = 34.4584 ... break
[15:04:00.851] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:04:00.863] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:04:00.863] <TB2>     INFO:     run 1 of 1
[15:04:00.863] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:01.206] <TB2>     INFO: Expecting 5025280 events.
[15:04:36.856] <TB2>     INFO: 870232 events read in total (34935ms).
[15:05:11.561] <TB2>     INFO: 1738928 events read in total (69640ms).
[15:05:46.448] <TB2>     INFO: 2608048 events read in total (104527ms).
[15:06:21.246] <TB2>     INFO: 3466720 events read in total (139325ms).
[15:06:56.102] <TB2>     INFO: 4320776 events read in total (174182ms).
[15:07:24.725] <TB2>     INFO: 5025280 events read in total (202804ms).
[15:07:24.798] <TB2>     INFO: Test took 203936ms.
[15:07:24.977] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:25.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:26.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:28.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:30.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:31.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:33.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:34.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:36.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:37.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:39.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:40.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:42.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:43.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:45.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:46.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:48.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:50.017] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307179520
[15:07:50.019] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.301629 .. 51.650140
[15:07:50.093] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 61 (-1/-1) hits flags = 528 (plus default)
[15:07:50.103] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:07:50.103] <TB2>     INFO:     run 1 of 1
[15:07:50.103] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:50.445] <TB2>     INFO: Expecting 1830400 events.
[15:08:30.441] <TB2>     INFO: 1103864 events read in total (39277ms).
[15:08:56.007] <TB2>     INFO: 1830400 events read in total (64843ms).
[15:08:56.030] <TB2>     INFO: Test took 65928ms.
[15:08:56.074] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:56.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:57.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:58.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:59.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:00.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:01.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:02.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:03.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:04.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:05.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:06.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:07.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:08.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:09.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:10.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:11.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:12.411] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 198012928
[15:09:12.500] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.011746 .. 51.650140
[15:09:12.574] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 61 (-1/-1) hits flags = 528 (plus default)
[15:09:12.584] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:09:12.584] <TB2>     INFO:     run 1 of 1
[15:09:12.584] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:09:12.930] <TB2>     INFO: Expecting 1797120 events.
[15:09:52.616] <TB2>     INFO: 1082312 events read in total (38971ms).
[15:10:18.624] <TB2>     INFO: 1797120 events read in total (64979ms).
[15:10:18.643] <TB2>     INFO: Test took 66059ms.
[15:10:18.690] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:18.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:19.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:20.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:21.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:22.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:23.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:24.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:25.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:26.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:27.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:28.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:29.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:30.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:31.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:32.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:33.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:35.007] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 211820544
[15:10:35.087] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.398288 .. 51.650140
[15:10:35.161] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 61 (-1/-1) hits flags = 528 (plus default)
[15:10:35.171] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:10:35.171] <TB2>     INFO:     run 1 of 1
[15:10:35.171] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:35.513] <TB2>     INFO: Expecting 1664000 events.
[15:11:13.603] <TB2>     INFO: 1048768 events read in total (37375ms).
[15:11:36.460] <TB2>     INFO: 1664000 events read in total (60232ms).
[15:11:36.478] <TB2>     INFO: Test took 61308ms.
[15:11:36.523] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:36.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:11:37.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:11:38.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:11:39.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:11:40.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:11:41.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:11:42.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:11:43.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:11:45.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:11:46.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:11:47.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:11:48.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:11:49.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:11:50.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:51.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:52.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:53.595] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 215875584
[15:11:53.678] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.947997 .. 51.650140
[15:11:53.753] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 61 (-1/-1) hits flags = 528 (plus default)
[15:11:53.763] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:53.763] <TB2>     INFO:     run 1 of 1
[15:11:53.763] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:54.105] <TB2>     INFO: Expecting 1597440 events.
[15:12:33.496] <TB2>     INFO: 1032680 events read in total (38676ms).
[15:12:54.272] <TB2>     INFO: 1597440 events read in total (59452ms).
[15:12:54.293] <TB2>     INFO: Test took 60530ms.
[15:12:54.338] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:54.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:55.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:56.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:57.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:58.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:59.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:00.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:01.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:02.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:03.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:04.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:05.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:06.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:07.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:08.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:09.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:10.677] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228892672
[15:13:10.762] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:13:10.762] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:13:10.774] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:13:10.774] <TB2>     INFO:     run 1 of 1
[15:13:10.774] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:11.124] <TB2>     INFO: Expecting 1364480 events.
[15:13:50.776] <TB2>     INFO: 1076184 events read in total (38937ms).
[15:14:01.746] <TB2>     INFO: 1364480 events read in total (49907ms).
[15:14:01.760] <TB2>     INFO: Test took 50986ms.
[15:14:01.803] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:01.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:02.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:03.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:04.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:05.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:06.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:07.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:08.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:09.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:10.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:11.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:13.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:14.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:15.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:16.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:17.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:18.034] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251125760
[15:14:18.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C0.dat
[15:14:18.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C1.dat
[15:14:18.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C2.dat
[15:14:18.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C3.dat
[15:14:18.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C4.dat
[15:14:18.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C5.dat
[15:14:18.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C6.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C7.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C8.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C9.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C10.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C11.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C12.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C13.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C14.dat
[15:14:18.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C15.dat
[15:14:18.068] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C0.dat
[15:14:18.075] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C1.dat
[15:14:18.083] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C2.dat
[15:14:18.090] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C3.dat
[15:14:18.096] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C4.dat
[15:14:18.103] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C5.dat
[15:14:18.110] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C6.dat
[15:14:18.117] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C7.dat
[15:14:18.123] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C8.dat
[15:14:18.130] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C9.dat
[15:14:18.137] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C10.dat
[15:14:18.144] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C11.dat
[15:14:18.150] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C12.dat
[15:14:18.157] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C13.dat
[15:14:18.164] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C14.dat
[15:14:18.171] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C15.dat
[15:14:18.178] <TB2>     INFO: PixTestTrim::trimTest() done
[15:14:18.178] <TB2>     INFO: vtrim:     104 127 101  98  91 107 125  91  90  98 100  95 103 102 103 104 
[15:14:18.178] <TB2>     INFO: vthrcomp:  100  92 103 100  97  97 106  95 103  96  99  96  94  99  99 102 
[15:14:18.178] <TB2>     INFO: vcal mean:  34.99  35.00  35.00  34.97  34.99  34.95  35.00  35.00  35.02  34.97  34.95  34.99  35.01  34.98  34.98  35.00 
[15:14:18.178] <TB2>     INFO: vcal RMS:    0.92   0.94   0.88   0.87   0.83   1.03   0.90   0.85   0.87   0.87   0.83   0.88   0.85   0.84   0.91   0.88 
[15:14:18.178] <TB2>     INFO: bits mean:   9.64   9.14   9.64   9.39  10.16   8.89   8.65   9.57   9.20   9.62  10.02   9.66   9.64   9.55   9.48   9.49 
[15:14:18.178] <TB2>     INFO: bits RMS:    2.74   2.51   2.51   2.84   2.51   2.81   2.37   2.59   2.90   2.69   2.60   2.60   2.63   2.73   2.69   2.83 
[15:14:18.188] <TB2>     INFO:    ----------------------------------------------------------------------
[15:14:18.188] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:14:18.188] <TB2>     INFO:    ----------------------------------------------------------------------
[15:14:18.190] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:14:18.190] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:14:18.200] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:14:18.200] <TB2>     INFO:     run 1 of 1
[15:14:18.200] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:14:18.546] <TB2>     INFO: Expecting 4160000 events.
[15:15:05.755] <TB2>     INFO: 1211885 events read in total (46495ms).
[15:15:52.693] <TB2>     INFO: 2407940 events read in total (93433ms).
[15:16:39.340] <TB2>     INFO: 3588135 events read in total (140081ms).
[15:17:01.546] <TB2>     INFO: 4160000 events read in total (162286ms).
[15:17:01.609] <TB2>     INFO: Test took 163409ms.
[15:17:01.725] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:01.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:03.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:05.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:08.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:09.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:11.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:13.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:15.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:17.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:19.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:21.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:23.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:25.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:27.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:28.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:30.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:32.677] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274243584
[15:17:32.678] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:17:32.751] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:17:32.751] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 192 (-1/-1) hits flags = 528 (plus default)
[15:17:32.761] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:17:32.761] <TB2>     INFO:     run 1 of 1
[15:17:32.761] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:33.104] <TB2>     INFO: Expecting 4014400 events.
[15:18:20.219] <TB2>     INFO: 1177480 events read in total (46400ms).
[15:19:06.128] <TB2>     INFO: 2341715 events read in total (92309ms).
[15:19:52.683] <TB2>     INFO: 3491560 events read in total (138864ms).
[15:20:13.954] <TB2>     INFO: 4014400 events read in total (160135ms).
[15:20:14.006] <TB2>     INFO: Test took 161245ms.
[15:20:14.116] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:14.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:16.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:18.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:19.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:21.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:23.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:25.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:27.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:28.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:30.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:32.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:34.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:36.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:38.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:41.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:43.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:44.976] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288354304
[15:20:44.977] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:20:45.053] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:20:45.053] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[15:20:45.063] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:20:45.063] <TB2>     INFO:     run 1 of 1
[15:20:45.063] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:45.405] <TB2>     INFO: Expecting 3744000 events.
[15:21:34.150] <TB2>     INFO: 1225135 events read in total (48026ms).
[15:22:21.625] <TB2>     INFO: 2431540 events read in total (95501ms).
[15:23:08.657] <TB2>     INFO: 3626805 events read in total (142533ms).
[15:23:13.665] <TB2>     INFO: 3744000 events read in total (147541ms).
[15:23:13.717] <TB2>     INFO: Test took 148655ms.
[15:23:13.836] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:14.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:15.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:17.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:19.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:21.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:22.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:24.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:26.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:28.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:29.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:31.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:33.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:35.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:36.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:38.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:40.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:42.427] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361037824
[15:23:42.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:23:42.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:23:42.543] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[15:23:42.561] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:23:42.561] <TB2>     INFO:     run 1 of 1
[15:23:42.561] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:23:42.918] <TB2>     INFO: Expecting 3764800 events.
[15:24:31.091] <TB2>     INFO: 1220580 events read in total (47458ms).
[15:25:18.755] <TB2>     INFO: 2423100 events read in total (95122ms).
[15:26:06.205] <TB2>     INFO: 3613950 events read in total (142572ms).
[15:26:12.431] <TB2>     INFO: 3764800 events read in total (148798ms).
[15:26:12.483] <TB2>     INFO: Test took 149923ms.
[15:26:12.602] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:12.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:14.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:16.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:18.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:19.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:21.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:23.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:25.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:26:26.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:26:28.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:26:30.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:32.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:33.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:35.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:37.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:39.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:41.096] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291651584
[15:26:41.097] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:26:41.171] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:26:41.171] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[15:26:41.181] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:26:41.181] <TB2>     INFO:     run 1 of 1
[15:26:41.181] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:41.524] <TB2>     INFO: Expecting 3723200 events.
[15:27:29.456] <TB2>     INFO: 1228550 events read in total (47217ms).
[15:28:16.691] <TB2>     INFO: 2437880 events read in total (94452ms).
[15:29:03.621] <TB2>     INFO: 3635985 events read in total (141382ms).
[15:29:07.321] <TB2>     INFO: 3723200 events read in total (145082ms).
[15:29:07.361] <TB2>     INFO: Test took 146179ms.
[15:29:07.454] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:07.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:09.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:11.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:13.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:14.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:16.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:18.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:20.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:22.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:24.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:25.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:27.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:29.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:31.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:33.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:34.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:36.782] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380620800
[15:29:36.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.7665, thr difference RMS: 1.33958
[15:29:36.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.52243, thr difference RMS: 1.44706
[15:29:36.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.2636, thr difference RMS: 1.29407
[15:29:36.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.1805, thr difference RMS: 1.25195
[15:29:36.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.4386, thr difference RMS: 1.53357
[15:29:36.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.2859, thr difference RMS: 1.22155
[15:29:36.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.6476, thr difference RMS: 1.63016
[15:29:36.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.0623, thr difference RMS: 1.71921
[15:29:36.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 11.6336, thr difference RMS: 1.29673
[15:29:36.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.0313, thr difference RMS: 1.6449
[15:29:36.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.38231, thr difference RMS: 1.79351
[15:29:36.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.6046, thr difference RMS: 1.6815
[15:29:36.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.17738, thr difference RMS: 1.79731
[15:29:36.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.0168, thr difference RMS: 1.30804
[15:29:36.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.3167, thr difference RMS: 1.22853
[15:29:36.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.823, thr difference RMS: 1.38543
[15:29:36.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.7804, thr difference RMS: 1.33933
[15:29:36.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.45238, thr difference RMS: 1.45488
[15:29:36.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.3071, thr difference RMS: 1.27436
[15:29:36.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.0649, thr difference RMS: 1.26502
[15:29:36.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.4896, thr difference RMS: 1.54321
[15:29:36.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.2221, thr difference RMS: 1.19926
[15:29:36.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.5573, thr difference RMS: 1.61276
[15:29:36.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.1658, thr difference RMS: 1.72551
[15:29:36.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 11.673, thr difference RMS: 1.27721
[15:29:36.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.1143, thr difference RMS: 1.6402
[15:29:36.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.33344, thr difference RMS: 1.78536
[15:29:36.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.6897, thr difference RMS: 1.70501
[15:29:36.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.15662, thr difference RMS: 1.78787
[15:29:36.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.92104, thr difference RMS: 1.34019
[15:29:36.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.4668, thr difference RMS: 1.20125
[15:29:36.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.8302, thr difference RMS: 1.37263
[15:29:36.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.8832, thr difference RMS: 1.3356
[15:29:36.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.44611, thr difference RMS: 1.46963
[15:29:36.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.422, thr difference RMS: 1.25754
[15:29:36.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.0133, thr difference RMS: 1.24696
[15:29:36.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.5982, thr difference RMS: 1.54743
[15:29:36.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.2186, thr difference RMS: 1.21561
[15:29:36.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.6073, thr difference RMS: 1.60336
[15:29:36.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.3488, thr difference RMS: 1.7362
[15:29:36.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.8401, thr difference RMS: 1.25032
[15:29:36.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.2521, thr difference RMS: 1.6676
[15:29:36.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.32972, thr difference RMS: 1.80806
[15:29:36.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.7405, thr difference RMS: 1.68478
[15:29:36.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.15182, thr difference RMS: 1.80825
[15:29:36.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.94873, thr difference RMS: 1.30623
[15:29:36.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.6967, thr difference RMS: 1.2117
[15:29:36.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.8058, thr difference RMS: 1.35646
[15:29:36.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.8821, thr difference RMS: 1.33264
[15:29:36.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.37171, thr difference RMS: 1.4547
[15:29:36.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.5854, thr difference RMS: 1.25018
[15:29:36.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.99079, thr difference RMS: 1.25086
[15:29:36.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.6894, thr difference RMS: 1.55199
[15:29:36.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.2165, thr difference RMS: 1.20356
[15:29:36.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.5543, thr difference RMS: 1.59445
[15:29:36.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.5243, thr difference RMS: 1.75558
[15:29:36.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.9017, thr difference RMS: 1.25352
[15:29:36.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.386, thr difference RMS: 1.6591
[15:29:36.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.36001, thr difference RMS: 1.78698
[15:29:36.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.8346, thr difference RMS: 1.6558
[15:29:36.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.19379, thr difference RMS: 1.79845
[15:29:36.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.9146, thr difference RMS: 1.32785
[15:29:36.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.9291, thr difference RMS: 1.22183
[15:29:36.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.7763, thr difference RMS: 1.37888
[15:29:36.896] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:29:36.899] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2064 seconds
[15:29:36.899] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:29:37.624] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:29:37.624] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:29:37.627] <TB2>     INFO: ######################################################################
[15:29:37.627] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:29:37.627] <TB2>     INFO: ######################################################################
[15:29:37.627] <TB2>     INFO:    ----------------------------------------------------------------------
[15:29:37.627] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:29:37.627] <TB2>     INFO:    ----------------------------------------------------------------------
[15:29:37.627] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:29:37.638] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:29:37.638] <TB2>     INFO:     run 1 of 1
[15:29:37.638] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:37.984] <TB2>     INFO: Expecting 59072000 events.
[15:30:07.105] <TB2>     INFO: 1073200 events read in total (28406ms).
[15:30:34.416] <TB2>     INFO: 2142400 events read in total (55717ms).
[15:31:02.397] <TB2>     INFO: 3213600 events read in total (83698ms).
[15:31:30.526] <TB2>     INFO: 4283800 events read in total (111827ms).
[15:31:58.591] <TB2>     INFO: 5352400 events read in total (139892ms).
[15:32:26.413] <TB2>     INFO: 6424200 events read in total (167714ms).
[15:32:55.014] <TB2>     INFO: 7493400 events read in total (196315ms).
[15:33:23.075] <TB2>     INFO: 8562200 events read in total (224376ms).
[15:33:51.438] <TB2>     INFO: 9634400 events read in total (252740ms).
[15:34:19.648] <TB2>     INFO: 10703200 events read in total (280949ms).
[15:34:48.079] <TB2>     INFO: 11771400 events read in total (309380ms).
[15:35:16.194] <TB2>     INFO: 12844000 events read in total (337495ms).
[15:35:44.681] <TB2>     INFO: 13912800 events read in total (365982ms).
[15:36:13.286] <TB2>     INFO: 14981400 events read in total (394587ms).
[15:36:41.402] <TB2>     INFO: 16053800 events read in total (422703ms).
[15:37:09.686] <TB2>     INFO: 17122200 events read in total (450987ms).
[15:37:38.300] <TB2>     INFO: 18192200 events read in total (479601ms).
[15:38:06.369] <TB2>     INFO: 19263800 events read in total (507670ms).
[15:38:34.762] <TB2>     INFO: 20332200 events read in total (536063ms).
[15:39:03.037] <TB2>     INFO: 21402600 events read in total (564338ms).
[15:39:31.183] <TB2>     INFO: 22473200 events read in total (592484ms).
[15:39:59.761] <TB2>     INFO: 23541600 events read in total (621062ms).
[15:40:28.007] <TB2>     INFO: 24612000 events read in total (649308ms).
[15:40:56.198] <TB2>     INFO: 25682400 events read in total (677499ms).
[15:41:24.886] <TB2>     INFO: 26751000 events read in total (706187ms).
[15:41:53.229] <TB2>     INFO: 27821800 events read in total (734530ms).
[15:42:21.392] <TB2>     INFO: 28892200 events read in total (762693ms).
[15:42:49.866] <TB2>     INFO: 29960600 events read in total (791168ms).
[15:43:18.150] <TB2>     INFO: 31032000 events read in total (819451ms).
[15:43:46.507] <TB2>     INFO: 32101400 events read in total (847808ms).
[15:44:14.811] <TB2>     INFO: 33169800 events read in total (876112ms).
[15:44:43.231] <TB2>     INFO: 34240600 events read in total (904532ms).
[15:45:11.587] <TB2>     INFO: 35310600 events read in total (932888ms).
[15:45:39.945] <TB2>     INFO: 36379000 events read in total (961246ms).
[15:46:08.389] <TB2>     INFO: 37449800 events read in total (989690ms).
[15:46:36.741] <TB2>     INFO: 38519600 events read in total (1018042ms).
[15:47:05.083] <TB2>     INFO: 39588000 events read in total (1046384ms).
[15:47:33.528] <TB2>     INFO: 40658200 events read in total (1074829ms).
[15:48:01.778] <TB2>     INFO: 41728400 events read in total (1103079ms).
[15:48:30.177] <TB2>     INFO: 42796600 events read in total (1131478ms).
[15:48:58.551] <TB2>     INFO: 43865000 events read in total (1159852ms).
[15:49:26.928] <TB2>     INFO: 44937000 events read in total (1188229ms).
[15:49:55.289] <TB2>     INFO: 46005000 events read in total (1216590ms).
[15:50:23.628] <TB2>     INFO: 47073000 events read in total (1244929ms).
[15:50:51.880] <TB2>     INFO: 48144400 events read in total (1273181ms).
[15:51:19.979] <TB2>     INFO: 49213000 events read in total (1301280ms).
[15:51:48.131] <TB2>     INFO: 50280800 events read in total (1329432ms).
[15:52:16.615] <TB2>     INFO: 51351400 events read in total (1357916ms).
[15:52:44.907] <TB2>     INFO: 52420800 events read in total (1386208ms).
[15:53:13.073] <TB2>     INFO: 53488400 events read in total (1414374ms).
[15:53:41.250] <TB2>     INFO: 54556200 events read in total (1442551ms).
[15:54:09.518] <TB2>     INFO: 55627800 events read in total (1470819ms).
[15:54:37.759] <TB2>     INFO: 56696200 events read in total (1499060ms).
[15:55:06.068] <TB2>     INFO: 57764200 events read in total (1527369ms).
[15:55:34.270] <TB2>     INFO: 58833200 events read in total (1555571ms).
[15:55:40.842] <TB2>     INFO: 59072000 events read in total (1562143ms).
[15:55:40.863] <TB2>     INFO: Test took 1563225ms.
[15:55:40.920] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:41.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:41.047] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:42.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:42.224] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:43.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:43.394] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:44.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:44.574] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:45.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:45.743] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:46.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:46.924] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:48.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:48.100] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:49.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:49.279] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:50.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:50.440] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:51.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:51.607] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:52.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:52.775] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:53.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:53.942] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:55.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:55.110] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:56.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:56.298] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:57.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:57.466] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:58.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:58.638] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:55:59.820] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498487296
[15:55:59.850] <TB2>     INFO: PixTestScurves::scurves() done 
[15:55:59.850] <TB2>     INFO: Vcal mean:  35.09  35.11  35.10  35.09  35.12  34.95  35.11  35.10  35.11  35.11  35.05  35.07  35.06  35.06  35.10  35.09 
[15:55:59.850] <TB2>     INFO: Vcal RMS:    0.80   0.82   0.74   0.74   0.72   0.77   0.80   0.71   0.73   0.75   0.70   0.76   0.73   0.72   0.91   0.76 
[15:55:59.851] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:55:59.923] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:55:59.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:55:59.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:55:59.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:55:59.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:55:59.923] <TB2>     INFO: ######################################################################
[15:55:59.923] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:55:59.923] <TB2>     INFO: ######################################################################
[15:55:59.927] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:56:00.275] <TB2>     INFO: Expecting 41600 events.
[15:56:04.345] <TB2>     INFO: 41600 events read in total (3355ms).
[15:56:04.346] <TB2>     INFO: Test took 4419ms.
[15:56:04.353] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:04.353] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:56:04.353] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:56:04.358] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 38, 67] has eff 0/10
[15:56:04.358] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 38, 67]
[15:56:04.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 48, 56] has eff 0/10
[15:56:04.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 48, 56]
[15:56:04.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:56:04.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:56:04.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:56:04.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:56:04.701] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:56:05.053] <TB2>     INFO: Expecting 41600 events.
[15:56:09.207] <TB2>     INFO: 41600 events read in total (3439ms).
[15:56:09.208] <TB2>     INFO: Test took 4507ms.
[15:56:09.217] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:09.217] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:56:09.217] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:56:09.221] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.89
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.707
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.157
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 173
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.467
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.705
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.096
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.382
[15:56:09.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 177
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.191
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.081
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.458
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 177
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.377
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.119
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.294
[15:56:09.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 184
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.676
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.641
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.031
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:56:09.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:56:09.309] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:56:09.652] <TB2>     INFO: Expecting 41600 events.
[15:56:13.794] <TB2>     INFO: 41600 events read in total (3427ms).
[15:56:13.795] <TB2>     INFO: Test took 4486ms.
[15:56:13.803] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:13.803] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:56:13.803] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:56:13.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 3
[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4383
[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 66
[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9452
[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 66
[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8074
[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 64
[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2408
[15:56:13.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 64
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7636
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 82
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1141
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 70
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0052
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 72
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7383
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 77
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8969
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 74
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.3958
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 74
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2435
[15:56:13.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 78
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9043
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 78
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.157
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 86
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6382
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 79
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1555
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 83
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.249
[15:56:13.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 67
[15:56:13.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 0 0
[15:56:14.218] <TB2>     INFO: Expecting 2560 events.
[15:56:15.176] <TB2>     INFO: 2560 events read in total (243ms).
[15:56:15.177] <TB2>     INFO: Test took 1365ms.
[15:56:15.178] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:15.178] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[15:56:15.684] <TB2>     INFO: Expecting 2560 events.
[15:56:16.642] <TB2>     INFO: 2560 events read in total (243ms).
[15:56:16.642] <TB2>     INFO: Test took 1464ms.
[15:56:16.642] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:16.643] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 2 2
[15:56:17.150] <TB2>     INFO: Expecting 2560 events.
[15:56:18.108] <TB2>     INFO: 2560 events read in total (244ms).
[15:56:18.109] <TB2>     INFO: Test took 1466ms.
[15:56:18.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:18.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 3 3
[15:56:18.616] <TB2>     INFO: Expecting 2560 events.
[15:56:19.575] <TB2>     INFO: 2560 events read in total (244ms).
[15:56:19.576] <TB2>     INFO: Test took 1467ms.
[15:56:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 4 4
[15:56:20.083] <TB2>     INFO: Expecting 2560 events.
[15:56:21.041] <TB2>     INFO: 2560 events read in total (243ms).
[15:56:21.043] <TB2>     INFO: Test took 1467ms.
[15:56:21.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:21.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 5 5
[15:56:21.549] <TB2>     INFO: Expecting 2560 events.
[15:56:22.507] <TB2>     INFO: 2560 events read in total (243ms).
[15:56:22.507] <TB2>     INFO: Test took 1463ms.
[15:56:22.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:22.509] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 6 6
[15:56:23.015] <TB2>     INFO: Expecting 2560 events.
[15:56:23.972] <TB2>     INFO: 2560 events read in total (242ms).
[15:56:23.973] <TB2>     INFO: Test took 1464ms.
[15:56:23.973] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:23.973] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 7 7
[15:56:24.480] <TB2>     INFO: Expecting 2560 events.
[15:56:25.438] <TB2>     INFO: 2560 events read in total (243ms).
[15:56:25.438] <TB2>     INFO: Test took 1465ms.
[15:56:25.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:25.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 8 8
[15:56:25.946] <TB2>     INFO: Expecting 2560 events.
[15:56:26.904] <TB2>     INFO: 2560 events read in total (243ms).
[15:56:26.904] <TB2>     INFO: Test took 1465ms.
[15:56:26.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:26.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 9 9
[15:56:27.412] <TB2>     INFO: Expecting 2560 events.
[15:56:28.369] <TB2>     INFO: 2560 events read in total (242ms).
[15:56:28.370] <TB2>     INFO: Test took 1466ms.
[15:56:28.370] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:28.370] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 10 10
[15:56:28.877] <TB2>     INFO: Expecting 2560 events.
[15:56:29.835] <TB2>     INFO: 2560 events read in total (243ms).
[15:56:29.835] <TB2>     INFO: Test took 1465ms.
[15:56:29.835] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:29.835] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 11 11
[15:56:30.342] <TB2>     INFO: Expecting 2560 events.
[15:56:31.300] <TB2>     INFO: 2560 events read in total (243ms).
[15:56:31.300] <TB2>     INFO: Test took 1464ms.
[15:56:31.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:31.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[15:56:31.810] <TB2>     INFO: Expecting 2560 events.
[15:56:32.767] <TB2>     INFO: 2560 events read in total (242ms).
[15:56:32.768] <TB2>     INFO: Test took 1467ms.
[15:56:32.768] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:32.768] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[15:56:33.275] <TB2>     INFO: Expecting 2560 events.
[15:56:34.232] <TB2>     INFO: 2560 events read in total (242ms).
[15:56:34.232] <TB2>     INFO: Test took 1464ms.
[15:56:34.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:34.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[15:56:34.740] <TB2>     INFO: Expecting 2560 events.
[15:56:35.697] <TB2>     INFO: 2560 events read in total (242ms).
[15:56:35.697] <TB2>     INFO: Test took 1464ms.
[15:56:35.697] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:35.697] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 15 15
[15:56:36.205] <TB2>     INFO: Expecting 2560 events.
[15:56:37.162] <TB2>     INFO: 2560 events read in total (242ms).
[15:56:37.162] <TB2>     INFO: Test took 1464ms.
[15:56:37.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC0
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:56:37.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:56:37.167] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:37.672] <TB2>     INFO: Expecting 655360 events.
[15:56:49.336] <TB2>     INFO: 655360 events read in total (10950ms).
[15:56:49.347] <TB2>     INFO: Expecting 655360 events.
[15:57:00.875] <TB2>     INFO: 655360 events read in total (10965ms).
[15:57:00.891] <TB2>     INFO: Expecting 655360 events.
[15:57:12.449] <TB2>     INFO: 655360 events read in total (11001ms).
[15:57:12.469] <TB2>     INFO: Expecting 655360 events.
[15:57:23.951] <TB2>     INFO: 655360 events read in total (10933ms).
[15:57:23.974] <TB2>     INFO: Expecting 655360 events.
[15:57:35.605] <TB2>     INFO: 655360 events read in total (11081ms).
[15:57:35.635] <TB2>     INFO: Expecting 655360 events.
[15:57:47.153] <TB2>     INFO: 655360 events read in total (10976ms).
[15:57:47.185] <TB2>     INFO: Expecting 655360 events.
[15:57:58.728] <TB2>     INFO: 655360 events read in total (11003ms).
[15:57:58.764] <TB2>     INFO: Expecting 655360 events.
[15:58:10.286] <TB2>     INFO: 655360 events read in total (10984ms).
[15:58:10.328] <TB2>     INFO: Expecting 655360 events.
[15:58:21.960] <TB2>     INFO: 655360 events read in total (11106ms).
[15:58:22.006] <TB2>     INFO: Expecting 655360 events.
[15:58:33.364] <TB2>     INFO: 655360 events read in total (10832ms).
[15:58:33.413] <TB2>     INFO: Expecting 655360 events.
[15:58:44.758] <TB2>     INFO: 655360 events read in total (10818ms).
[15:58:44.813] <TB2>     INFO: Expecting 655360 events.
[15:58:56.347] <TB2>     INFO: 655360 events read in total (11006ms).
[15:58:56.404] <TB2>     INFO: Expecting 655360 events.
[15:59:07.924] <TB2>     INFO: 655360 events read in total (10993ms).
[15:59:07.986] <TB2>     INFO: Expecting 655360 events.
[15:59:19.495] <TB2>     INFO: 655360 events read in total (10982ms).
[15:59:19.563] <TB2>     INFO: Expecting 655360 events.
[15:59:31.133] <TB2>     INFO: 655360 events read in total (11043ms).
[15:59:31.203] <TB2>     INFO: Expecting 655360 events.
[15:59:42.825] <TB2>     INFO: 655360 events read in total (11095ms).
[15:59:42.901] <TB2>     INFO: Test took 185734ms.
[15:59:42.995] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:43.301] <TB2>     INFO: Expecting 655360 events.
[15:59:54.986] <TB2>     INFO: 655360 events read in total (10970ms).
[15:59:54.997] <TB2>     INFO: Expecting 655360 events.
[16:00:06.519] <TB2>     INFO: 655360 events read in total (10963ms).
[16:00:06.533] <TB2>     INFO: Expecting 655360 events.
[16:00:18.010] <TB2>     INFO: 655360 events read in total (10918ms).
[16:00:18.029] <TB2>     INFO: Expecting 655360 events.
[16:00:29.589] <TB2>     INFO: 655360 events read in total (11003ms).
[16:00:29.612] <TB2>     INFO: Expecting 655360 events.
[16:00:41.129] <TB2>     INFO: 655360 events read in total (10967ms).
[16:00:41.157] <TB2>     INFO: Expecting 655360 events.
[16:00:52.745] <TB2>     INFO: 655360 events read in total (11048ms).
[16:00:52.777] <TB2>     INFO: Expecting 655360 events.
[16:01:04.305] <TB2>     INFO: 655360 events read in total (10987ms).
[16:01:04.341] <TB2>     INFO: Expecting 655360 events.
[16:01:15.863] <TB2>     INFO: 655360 events read in total (10984ms).
[16:01:15.906] <TB2>     INFO: Expecting 655360 events.
[16:01:27.436] <TB2>     INFO: 655360 events read in total (11000ms).
[16:01:27.482] <TB2>     INFO: Expecting 655360 events.
[16:01:39.086] <TB2>     INFO: 655360 events read in total (11078ms).
[16:01:39.134] <TB2>     INFO: Expecting 655360 events.
[16:01:50.718] <TB2>     INFO: 655360 events read in total (11057ms).
[16:01:50.771] <TB2>     INFO: Expecting 655360 events.
[16:02:02.420] <TB2>     INFO: 655360 events read in total (11123ms).
[16:02:02.477] <TB2>     INFO: Expecting 655360 events.
[16:02:14.017] <TB2>     INFO: 655360 events read in total (11014ms).
[16:02:14.078] <TB2>     INFO: Expecting 655360 events.
[16:02:25.723] <TB2>     INFO: 655360 events read in total (11119ms).
[16:02:25.791] <TB2>     INFO: Expecting 655360 events.
[16:02:37.410] <TB2>     INFO: 655360 events read in total (11093ms).
[16:02:37.484] <TB2>     INFO: Expecting 655360 events.
[16:02:48.991] <TB2>     INFO: 655360 events read in total (10981ms).
[16:02:49.065] <TB2>     INFO: Test took 186070ms.
[16:02:49.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:02:49.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:02:49.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:02:49.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:02:49.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:02:49.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:02:49.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:02:49.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:02:49.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:02:49.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:02:49.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:02:49.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:02:49.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:02:49.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:02:49.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.241] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:02:49.241] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:02:49.241] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:02:49.241] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.248] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:02:49.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.262] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.268] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.275] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.282] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.288] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.295] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.302] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.308] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.315] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.322] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:02:49.329] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.335] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.342] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.348] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.355] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:02:49.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:02:49.390] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C0.dat
[16:02:49.390] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C1.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C2.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C3.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C4.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C5.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C6.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C7.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C8.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C9.dat
[16:02:49.391] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C10.dat
[16:02:49.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C11.dat
[16:02:49.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C12.dat
[16:02:49.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C13.dat
[16:02:49.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C14.dat
[16:02:49.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C15.dat
[16:02:49.738] <TB2>     INFO: Expecting 41600 events.
[16:02:53.571] <TB2>     INFO: 41600 events read in total (3118ms).
[16:02:53.571] <TB2>     INFO: Test took 4175ms.
[16:02:54.220] <TB2>     INFO: Expecting 41600 events.
[16:02:58.031] <TB2>     INFO: 41600 events read in total (3096ms).
[16:02:58.032] <TB2>     INFO: Test took 4158ms.
[16:02:58.677] <TB2>     INFO: Expecting 41600 events.
[16:03:02.500] <TB2>     INFO: 41600 events read in total (3108ms).
[16:03:02.501] <TB2>     INFO: Test took 4168ms.
[16:03:02.798] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:02.932] <TB2>     INFO: Expecting 2560 events.
[16:03:03.888] <TB2>     INFO: 2560 events read in total (241ms).
[16:03:03.888] <TB2>     INFO: Test took 1090ms.
[16:03:03.890] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:04.397] <TB2>     INFO: Expecting 2560 events.
[16:03:05.354] <TB2>     INFO: 2560 events read in total (242ms).
[16:03:05.354] <TB2>     INFO: Test took 1464ms.
[16:03:05.356] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:05.862] <TB2>     INFO: Expecting 2560 events.
[16:03:06.820] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:06.821] <TB2>     INFO: Test took 1465ms.
[16:03:06.823] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:07.329] <TB2>     INFO: Expecting 2560 events.
[16:03:08.287] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:08.287] <TB2>     INFO: Test took 1464ms.
[16:03:08.289] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:08.795] <TB2>     INFO: Expecting 2560 events.
[16:03:09.754] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:09.755] <TB2>     INFO: Test took 1466ms.
[16:03:09.757] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:10.263] <TB2>     INFO: Expecting 2560 events.
[16:03:11.220] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:11.221] <TB2>     INFO: Test took 1465ms.
[16:03:11.222] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:11.729] <TB2>     INFO: Expecting 2560 events.
[16:03:12.688] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:12.689] <TB2>     INFO: Test took 1467ms.
[16:03:12.691] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:13.197] <TB2>     INFO: Expecting 2560 events.
[16:03:14.154] <TB2>     INFO: 2560 events read in total (242ms).
[16:03:14.154] <TB2>     INFO: Test took 1463ms.
[16:03:14.156] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:14.662] <TB2>     INFO: Expecting 2560 events.
[16:03:15.621] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:15.621] <TB2>     INFO: Test took 1465ms.
[16:03:15.623] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:16.129] <TB2>     INFO: Expecting 2560 events.
[16:03:17.087] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:17.088] <TB2>     INFO: Test took 1465ms.
[16:03:17.090] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:17.596] <TB2>     INFO: Expecting 2560 events.
[16:03:18.555] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:18.555] <TB2>     INFO: Test took 1465ms.
[16:03:18.558] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:19.064] <TB2>     INFO: Expecting 2560 events.
[16:03:20.024] <TB2>     INFO: 2560 events read in total (245ms).
[16:03:20.024] <TB2>     INFO: Test took 1466ms.
[16:03:20.026] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:20.533] <TB2>     INFO: Expecting 2560 events.
[16:03:21.491] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:21.491] <TB2>     INFO: Test took 1465ms.
[16:03:21.493] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:21.999] <TB2>     INFO: Expecting 2560 events.
[16:03:22.958] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:22.958] <TB2>     INFO: Test took 1465ms.
[16:03:22.960] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:23.467] <TB2>     INFO: Expecting 2560 events.
[16:03:24.424] <TB2>     INFO: 2560 events read in total (242ms).
[16:03:24.424] <TB2>     INFO: Test took 1464ms.
[16:03:24.427] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:24.933] <TB2>     INFO: Expecting 2560 events.
[16:03:25.890] <TB2>     INFO: 2560 events read in total (242ms).
[16:03:25.891] <TB2>     INFO: Test took 1464ms.
[16:03:25.893] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:26.399] <TB2>     INFO: Expecting 2560 events.
[16:03:27.357] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:27.357] <TB2>     INFO: Test took 1464ms.
[16:03:27.359] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:27.865] <TB2>     INFO: Expecting 2560 events.
[16:03:28.824] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:28.824] <TB2>     INFO: Test took 1465ms.
[16:03:28.826] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:29.333] <TB2>     INFO: Expecting 2560 events.
[16:03:30.291] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:30.291] <TB2>     INFO: Test took 1465ms.
[16:03:30.293] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:30.801] <TB2>     INFO: Expecting 2560 events.
[16:03:31.759] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:31.759] <TB2>     INFO: Test took 1466ms.
[16:03:31.761] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:32.268] <TB2>     INFO: Expecting 2560 events.
[16:03:33.226] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:33.226] <TB2>     INFO: Test took 1465ms.
[16:03:33.228] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:33.734] <TB2>     INFO: Expecting 2560 events.
[16:03:34.692] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:34.693] <TB2>     INFO: Test took 1465ms.
[16:03:34.695] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:35.201] <TB2>     INFO: Expecting 2560 events.
[16:03:36.159] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:36.160] <TB2>     INFO: Test took 1465ms.
[16:03:36.161] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:36.668] <TB2>     INFO: Expecting 2560 events.
[16:03:37.626] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:37.628] <TB2>     INFO: Test took 1467ms.
[16:03:37.629] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:38.135] <TB2>     INFO: Expecting 2560 events.
[16:03:39.094] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:39.094] <TB2>     INFO: Test took 1465ms.
[16:03:39.096] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:39.603] <TB2>     INFO: Expecting 2560 events.
[16:03:40.561] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:40.561] <TB2>     INFO: Test took 1465ms.
[16:03:40.563] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:41.070] <TB2>     INFO: Expecting 2560 events.
[16:03:42.027] <TB2>     INFO: 2560 events read in total (242ms).
[16:03:42.028] <TB2>     INFO: Test took 1465ms.
[16:03:42.029] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:42.536] <TB2>     INFO: Expecting 2560 events.
[16:03:43.494] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:43.494] <TB2>     INFO: Test took 1465ms.
[16:03:43.496] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:44.003] <TB2>     INFO: Expecting 2560 events.
[16:03:44.960] <TB2>     INFO: 2560 events read in total (242ms).
[16:03:44.960] <TB2>     INFO: Test took 1464ms.
[16:03:44.962] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:45.469] <TB2>     INFO: Expecting 2560 events.
[16:03:46.428] <TB2>     INFO: 2560 events read in total (244ms).
[16:03:46.428] <TB2>     INFO: Test took 1466ms.
[16:03:46.431] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:46.937] <TB2>     INFO: Expecting 2560 events.
[16:03:47.895] <TB2>     INFO: 2560 events read in total (243ms).
[16:03:47.895] <TB2>     INFO: Test took 1464ms.
[16:03:47.897] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:48.404] <TB2>     INFO: Expecting 2560 events.
[16:03:49.361] <TB2>     INFO: 2560 events read in total (242ms).
[16:03:49.361] <TB2>     INFO: Test took 1464ms.
[16:03:50.375] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[16:03:50.375] <TB2>     INFO: PH scale (per ROC):    65  69  67  66  68  69  68  65  70  68  80  69  67  69  66  69
[16:03:50.375] <TB2>     INFO: PH offset (per ROC):  190 186 188 190 174 182 179 178 177 176 172 175 171 174 174 184
[16:03:50.552] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:03:50.555] <TB2>     INFO: ######################################################################
[16:03:50.555] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:03:50.555] <TB2>     INFO: ######################################################################
[16:03:50.556] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:03:50.567] <TB2>     INFO: scanning low vcal = 10
[16:03:50.910] <TB2>     INFO: Expecting 41600 events.
[16:03:54.627] <TB2>     INFO: 41600 events read in total (3002ms).
[16:03:54.627] <TB2>     INFO: Test took 4060ms.
[16:03:54.628] <TB2>     INFO: scanning low vcal = 20
[16:03:55.135] <TB2>     INFO: Expecting 41600 events.
[16:03:58.844] <TB2>     INFO: 41600 events read in total (2994ms).
[16:03:58.845] <TB2>     INFO: Test took 4216ms.
[16:03:58.847] <TB2>     INFO: scanning low vcal = 30
[16:03:59.353] <TB2>     INFO: Expecting 41600 events.
[16:04:03.074] <TB2>     INFO: 41600 events read in total (3007ms).
[16:04:03.075] <TB2>     INFO: Test took 4228ms.
[16:04:03.076] <TB2>     INFO: scanning low vcal = 40
[16:04:03.578] <TB2>     INFO: Expecting 41600 events.
[16:04:07.823] <TB2>     INFO: 41600 events read in total (3531ms).
[16:04:07.824] <TB2>     INFO: Test took 4748ms.
[16:04:07.828] <TB2>     INFO: scanning low vcal = 50
[16:04:08.238] <TB2>     INFO: Expecting 41600 events.
[16:04:12.491] <TB2>     INFO: 41600 events read in total (3538ms).
[16:04:12.493] <TB2>     INFO: Test took 4665ms.
[16:04:12.496] <TB2>     INFO: scanning low vcal = 60
[16:04:12.910] <TB2>     INFO: Expecting 41600 events.
[16:04:17.156] <TB2>     INFO: 41600 events read in total (3532ms).
[16:04:17.156] <TB2>     INFO: Test took 4660ms.
[16:04:17.159] <TB2>     INFO: scanning low vcal = 70
[16:04:17.576] <TB2>     INFO: Expecting 41600 events.
[16:04:21.822] <TB2>     INFO: 41600 events read in total (3531ms).
[16:04:21.823] <TB2>     INFO: Test took 4664ms.
[16:04:21.826] <TB2>     INFO: scanning low vcal = 80
[16:04:22.243] <TB2>     INFO: Expecting 41600 events.
[16:04:26.501] <TB2>     INFO: 41600 events read in total (3542ms).
[16:04:26.501] <TB2>     INFO: Test took 4675ms.
[16:04:26.504] <TB2>     INFO: scanning low vcal = 90
[16:04:26.921] <TB2>     INFO: Expecting 41600 events.
[16:04:31.167] <TB2>     INFO: 41600 events read in total (3531ms).
[16:04:31.168] <TB2>     INFO: Test took 4664ms.
[16:04:31.171] <TB2>     INFO: scanning low vcal = 100
[16:04:31.588] <TB2>     INFO: Expecting 41600 events.
[16:04:35.964] <TB2>     INFO: 41600 events read in total (3661ms).
[16:04:35.965] <TB2>     INFO: Test took 4794ms.
[16:04:35.968] <TB2>     INFO: scanning low vcal = 110
[16:04:36.385] <TB2>     INFO: Expecting 41600 events.
[16:04:40.629] <TB2>     INFO: 41600 events read in total (3529ms).
[16:04:40.630] <TB2>     INFO: Test took 4662ms.
[16:04:40.633] <TB2>     INFO: scanning low vcal = 120
[16:04:41.051] <TB2>     INFO: Expecting 41600 events.
[16:04:45.304] <TB2>     INFO: 41600 events read in total (3538ms).
[16:04:45.305] <TB2>     INFO: Test took 4672ms.
[16:04:45.307] <TB2>     INFO: scanning low vcal = 130
[16:04:45.720] <TB2>     INFO: Expecting 41600 events.
[16:04:49.970] <TB2>     INFO: 41600 events read in total (3536ms).
[16:04:49.971] <TB2>     INFO: Test took 4663ms.
[16:04:49.975] <TB2>     INFO: scanning low vcal = 140
[16:04:50.387] <TB2>     INFO: Expecting 41600 events.
[16:04:54.627] <TB2>     INFO: 41600 events read in total (3525ms).
[16:04:54.627] <TB2>     INFO: Test took 4652ms.
[16:04:54.630] <TB2>     INFO: scanning low vcal = 150
[16:04:55.047] <TB2>     INFO: Expecting 41600 events.
[16:04:59.286] <TB2>     INFO: 41600 events read in total (3524ms).
[16:04:59.287] <TB2>     INFO: Test took 4657ms.
[16:04:59.290] <TB2>     INFO: scanning low vcal = 160
[16:04:59.708] <TB2>     INFO: Expecting 41600 events.
[16:05:03.956] <TB2>     INFO: 41600 events read in total (3533ms).
[16:05:03.957] <TB2>     INFO: Test took 4667ms.
[16:05:03.960] <TB2>     INFO: scanning low vcal = 170
[16:05:04.377] <TB2>     INFO: Expecting 41600 events.
[16:05:08.630] <TB2>     INFO: 41600 events read in total (3539ms).
[16:05:08.631] <TB2>     INFO: Test took 4671ms.
[16:05:08.635] <TB2>     INFO: scanning low vcal = 180
[16:05:09.047] <TB2>     INFO: Expecting 41600 events.
[16:05:13.310] <TB2>     INFO: 41600 events read in total (3548ms).
[16:05:13.310] <TB2>     INFO: Test took 4675ms.
[16:05:13.313] <TB2>     INFO: scanning low vcal = 190
[16:05:13.730] <TB2>     INFO: Expecting 41600 events.
[16:05:17.975] <TB2>     INFO: 41600 events read in total (3530ms).
[16:05:17.976] <TB2>     INFO: Test took 4663ms.
[16:05:17.979] <TB2>     INFO: scanning low vcal = 200
[16:05:18.396] <TB2>     INFO: Expecting 41600 events.
[16:05:22.630] <TB2>     INFO: 41600 events read in total (3519ms).
[16:05:22.631] <TB2>     INFO: Test took 4652ms.
[16:05:22.633] <TB2>     INFO: scanning low vcal = 210
[16:05:23.053] <TB2>     INFO: Expecting 41600 events.
[16:05:27.305] <TB2>     INFO: 41600 events read in total (3536ms).
[16:05:27.306] <TB2>     INFO: Test took 4672ms.
[16:05:27.310] <TB2>     INFO: scanning low vcal = 220
[16:05:27.722] <TB2>     INFO: Expecting 41600 events.
[16:05:31.963] <TB2>     INFO: 41600 events read in total (3526ms).
[16:05:31.965] <TB2>     INFO: Test took 4655ms.
[16:05:31.968] <TB2>     INFO: scanning low vcal = 230
[16:05:32.380] <TB2>     INFO: Expecting 41600 events.
[16:05:36.619] <TB2>     INFO: 41600 events read in total (3524ms).
[16:05:36.619] <TB2>     INFO: Test took 4651ms.
[16:05:36.622] <TB2>     INFO: scanning low vcal = 240
[16:05:37.040] <TB2>     INFO: Expecting 41600 events.
[16:05:41.303] <TB2>     INFO: 41600 events read in total (3548ms).
[16:05:41.303] <TB2>     INFO: Test took 4681ms.
[16:05:41.306] <TB2>     INFO: scanning low vcal = 250
[16:05:41.726] <TB2>     INFO: Expecting 41600 events.
[16:05:45.977] <TB2>     INFO: 41600 events read in total (3536ms).
[16:05:45.977] <TB2>     INFO: Test took 4671ms.
[16:05:45.981] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:05:46.399] <TB2>     INFO: Expecting 41600 events.
[16:05:50.648] <TB2>     INFO: 41600 events read in total (3534ms).
[16:05:50.649] <TB2>     INFO: Test took 4668ms.
[16:05:50.652] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:05:51.069] <TB2>     INFO: Expecting 41600 events.
[16:05:55.300] <TB2>     INFO: 41600 events read in total (3516ms).
[16:05:55.300] <TB2>     INFO: Test took 4648ms.
[16:05:55.303] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:05:55.722] <TB2>     INFO: Expecting 41600 events.
[16:05:59.947] <TB2>     INFO: 41600 events read in total (3510ms).
[16:05:59.948] <TB2>     INFO: Test took 4645ms.
[16:05:59.953] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:06:00.367] <TB2>     INFO: Expecting 41600 events.
[16:06:04.600] <TB2>     INFO: 41600 events read in total (3518ms).
[16:06:04.601] <TB2>     INFO: Test took 4648ms.
[16:06:04.604] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:06:05.023] <TB2>     INFO: Expecting 41600 events.
[16:06:09.302] <TB2>     INFO: 41600 events read in total (3564ms).
[16:06:09.303] <TB2>     INFO: Test took 4699ms.
[16:06:09.838] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:06:09.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:06:09.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:06:09.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:06:09.842] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:06:09.842] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:06:09.842] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:06:09.842] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:06:09.842] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:06:09.842] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:06:09.843] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:06:09.843] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:06:09.843] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:06:09.843] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:06:09.843] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:06:09.843] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:06:09.843] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:06:47.961] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:06:47.961] <TB2>     INFO: non-linearity mean:  0.961 0.964 0.960 0.958 0.958 0.954 0.960 0.955 0.954 0.948 0.962 0.953 0.951 0.961 0.960 0.946
[16:06:47.961] <TB2>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.006 0.007 0.007 0.007 0.007 0.007 0.006 0.005 0.005 0.006 0.006 0.008
[16:06:47.961] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:06:47.986] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:06:48.011] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:06:48.034] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:06:48.058] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:06:48.081] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:06:48.105] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:06:48.128] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:06:48.151] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:06:48.174] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:06:48.198] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:06:48.221] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:06:48.245] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:06:48.268] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:06:48.291] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:06:48.314] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-24_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:06:48.338] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[16:06:48.338] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:06:48.345] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:06:48.345] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:06:48.348] <TB2>     INFO: ######################################################################
[16:06:48.348] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:06:48.348] <TB2>     INFO: ######################################################################
[16:06:48.350] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:06:48.361] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:06:48.361] <TB2>     INFO:     run 1 of 1
[16:06:48.362] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:48.710] <TB2>     INFO: Expecting 3120000 events.
[16:07:39.221] <TB2>     INFO: 1306270 events read in total (49796ms).
[16:08:29.062] <TB2>     INFO: 2613440 events read in total (99637ms).
[16:08:48.546] <TB2>     INFO: 3120000 events read in total (119121ms).
[16:08:48.585] <TB2>     INFO: Test took 120224ms.
[16:08:48.656] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:08:48.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:08:50.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:08:51.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:08:52.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:08:54.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:08:55.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:08:57.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:08:58.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:09:00.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:09:01.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:09:03.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:09:04.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:09:06.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:09:07.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:09:08.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:09:10.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:09:11.730] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498782208
[16:09:11.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:09:11.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8608, RMS = 1.84332
[16:09:11.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:09:11.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:09:11.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6091, RMS = 1.59552
[16:09:11.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:09:11.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:09:11.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3497, RMS = 1.19369
[16:09:11.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:09:11.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:09:11.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9243, RMS = 1.62823
[16:09:11.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:09:11.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:09:11.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5455, RMS = 2.04448
[16:09:11.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:09:11.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:09:11.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8335, RMS = 2.2905
[16:09:11.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[16:09:11.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:09:11.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6442, RMS = 2.10856
[16:09:11.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:09:11.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:09:11.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9664, RMS = 1.9398
[16:09:11.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:09:11.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:09:11.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8674, RMS = 1.83367
[16:09:11.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:09:11.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:09:11.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4926, RMS = 1.76192
[16:09:11.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:09:11.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:09:11.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8265, RMS = 1.46759
[16:09:11.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:09:11.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:09:11.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3492, RMS = 1.3981
[16:09:11.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:09:11.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:09:11.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.5627, RMS = 1.65578
[16:09:11.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:09:11.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:09:11.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.7258, RMS = 1.77731
[16:09:11.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:09:11.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:09:11.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.138, RMS = 1.27084
[16:09:11.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:09:11.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:09:11.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2582, RMS = 1.16547
[16:09:11.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:09:11.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:09:11.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9886, RMS = 1.9018
[16:09:11.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:09:11.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:09:11.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.922, RMS = 2.3364
[16:09:11.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:09:11.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:09:11.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1183, RMS = 1.7369
[16:09:11.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:09:11.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:09:11.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5493, RMS = 1.37691
[16:09:11.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:09:11.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:09:11.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6039, RMS = 1.99269
[16:09:11.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:09:11.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:09:11.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4471, RMS = 2.04985
[16:09:11.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:09:11.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:09:11.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0007, RMS = 1.40158
[16:09:11.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:09:11.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:09:11.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3678, RMS = 1.40104
[16:09:11.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:09:11.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:09:11.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.592, RMS = 1.07957
[16:09:11.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:09:11.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:09:11.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5787, RMS = 1.01362
[16:09:11.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:09:11.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:09:11.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5909, RMS = 1.861
[16:09:11.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:09:11.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:09:11.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6179, RMS = 2.05271
[16:09:11.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:09:11.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:09:11.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8819, RMS = 1.55405
[16:09:11.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:09:11.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:09:11.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0751, RMS = 1.57094
[16:09:11.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:09:11.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:09:11.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.4569, RMS = 1.39564
[16:09:11.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:09:11.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:09:11.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.6104, RMS = 1.57873
[16:09:11.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:09:11.793] <TB2>     INFO: PixTestBB3Map::doTest() done with 852 decoding errors: , duration: 143 seconds
[16:09:11.793] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    0    0    0    0    0    0    2    0   48    0
[16:09:11.793] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:09:11.898] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:09:11.898] <TB2>     INFO: enter test to run
[16:09:11.898] <TB2>     INFO:   test:  no parameter change
[16:09:11.899] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[16:09:11.899] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[16:09:11.899] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[16:09:11.899] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:09:12.422] <TB2>    QUIET: Connection to board 141 closed.
[16:09:12.422] <TB2>     INFO: pXar: this is the end, my friend
[16:09:12.422] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
