Determining compilation order of HDL files
Analyzing Verilog file instr_mem_32x512.v
Analyzing Verilog file imem_test.vf
Analyzing Verilog file imem_tb.tfw
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.instr_mem_32x512 into
z:/ee533/lab5_sp26/memory_module/schematics/isim/work/instr_mem_32x512.sdb
Saving Verilog parse-tree work.imem_test into
z:/ee533/lab5_sp26/memory_module/schematics/isim/work/imem_test.sdb
Saving Verilog parse-tree work.imem_tb into
z:/ee533/lab5_sp26/memory_module/schematics/isim/work/imem_tb.sdb
Saving Verilog parse-tree work.glbl into
z:/ee533/lab5_sp26/memory_module/schematics/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree xilinxcorelib_ver.BLKMEMSP_V6_2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.VCC from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 54152 Kb
Fuse CPU Usage: 156 ms
Compiling module glbl
Compiling module BLKMEMSP_V6_2(c_addr_width=9,c_d...
Compiling module instr_mem_32x512
Compiling module VCC
Compiling module imem_test
Compiling module imem_tb
Compiled 6 Verilog Units
Built simulation executable imem_tb_isim_beh.exe
Fuse Memory Usage: 56460 Kb
Fuse CPU Usage: 389 ms
