// Seed: 1501880146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7, id_8;
  generate
    genvar id_9, id_10;
  endgenerate
  wire id_11;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input wor id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri id_10
);
  assign id_0 = 1;
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12, id_12
  );
endmodule
