{
    "DESIGN_NAME": "full_adder",
    "VERILOG_FILES": "dir::src/*.v",
    "RUN_CTS": 0,
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": 1,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 50 50"
}