
*** Running vivado
    with args -log median5x5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source median5x5.tcl -notrace
Command: synth_design -top median5x5 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12430 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1473.375 ; gain = 83.855 ; free physical = 55939 ; free virtual = 61378
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'median5x5' [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/new/median5x5.v:23]
	Parameter H_SIZE bound to: 83 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delayLinieBRAM_WP' [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/new/delayLinieBRAM_WP.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delayLineBRAM' [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.runs/synth_1/.Xil/Vivado-12416-lsriw-rysy/realtime/delayLineBRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'delayLineBRAM' (1#1) [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.runs/synth_1/.Xil/Vivado-12416-lsriw-rysy/realtime/delayLineBRAM_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'delayLineBRAM' [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/new/delayLinieBRAM_WP.v:66]
WARNING: [Synth 8-689] width (36) of port connection 'dina' does not match port width (16) of module 'delayLineBRAM' [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/new/delayLinieBRAM_WP.v:67]
WARNING: [Synth 8-689] width (36) of port connection 'douta' does not match port width (16) of module 'delayLineBRAM' [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/new/delayLinieBRAM_WP.v:68]
INFO: [Synth 8-6155] done synthesizing module 'delayLinieBRAM_WP' (2#1) [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/new/delayLinieBRAM_WP.v:23]
WARNING: [Synth 8-5856] 3D RAM d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element context_valid_delay_reg was removed.  [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/new/median5x5.v:111]
INFO: [Synth 8-6155] done synthesizing module 'median5x5' (3#1) [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/new/median5x5.v:23]
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[23] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[22] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[21] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[20] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[19] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[18] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[17] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[16] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[15] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[14] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[13] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[12] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[11] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[10] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[9] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[8] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[7] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[6] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[5] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[4] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[3] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[2] driven by constant 0
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[15]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[14]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[13]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[12]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[11]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[10]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[9]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[8]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[7]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[6]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[5]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[4]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[3]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[2]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1520.125 ; gain = 130.605 ; free physical = 55952 ; free virtual = 61392
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1520.125 ; gain = 130.605 ; free physical = 55952 ; free virtual = 61392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1520.125 ; gain = 130.605 ; free physical = 55952 ; free virtual = 61392
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM/delayLineBRAM_in_context.xdc] for cell 'BRAM/BRAM'
Finished Parsing XDC File [/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM/delayLineBRAM_in_context.xdc] for cell 'BRAM/BRAM'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.961 ; gain = 0.000 ; free physical = 55672 ; free virtual = 61150
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.961 ; gain = 0.000 ; free physical = 55672 ; free virtual = 61150
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.961 ; gain = 0.000 ; free physical = 55672 ; free virtual = 61150
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55740 ; free virtual = 61217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55740 ; free virtual = 61217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BRAM/BRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55741 ; free virtual = 61218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55731 ; free virtual = 61209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[23] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[22] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[21] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[20] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[19] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[18] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[17] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[16] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[15] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[14] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[13] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[12] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[11] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[10] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[9] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[8] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[7] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[6] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[5] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[4] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[3] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[2] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[1] driven by constant 0
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[15]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[14]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[13]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[12]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[11]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[10]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[9]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[8]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[7]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[6]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[5]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[4]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[3]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[2]
WARNING: [Synth 8-3331] design median5x5 has unconnected port pixel_in[1]
INFO: [Synth 8-3886] merging instance 'd_reg[2][3][0]' (FD) to 'delay1_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_reg[2][3][1]' (FD) to 'delay1_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_reg[2][4][0]' (FD) to 'delay2_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_reg[2][4][1]' (FD) to 'delay2_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_reg[2][3][2]' (FD) to 'delay1_reg[2]'
INFO: [Synth 8-3886] merging instance 'delay2_reg[2]' (FD) to 'd_reg[2][4][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55717 ; free virtual = 61199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55602 ; free virtual = 61072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55602 ; free virtual = 61072
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55599 ; free virtual = 61070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55600 ; free virtual = 61070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55600 ; free virtual = 61070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55600 ; free virtual = 61070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55600 ; free virtual = 61070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55600 ; free virtual = 61070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55600 ; free virtual = 61070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | d_reg[3][4][1] | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|median5x5   | d_reg[0][4][1] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|median5x5   | delay2_reg[0]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |delayLineBRAM |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |delayLineBRAM |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     6|
|4     |LUT1          |     2|
|5     |LUT3          |     7|
|6     |LUT4          |     2|
|7     |LUT5          |    14|
|8     |LUT6          |     7|
|9     |SRL16E        |     8|
|10    |FDRE          |    88|
|11    |IBUF          |     5|
|12    |OBUF          |    27|
+------+--------------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   183|
|2     |  BRAM   |delayLinieBRAM_WP |    41|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55600 ; free virtual = 61070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.961 ; gain = 130.605 ; free physical = 55657 ; free virtual = 61128
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.961 ; gain = 484.441 ; free physical = 55657 ; free virtual = 61128
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.961 ; gain = 0.000 ; free physical = 55596 ; free virtual = 61067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1873.961 ; gain = 496.039 ; free physical = 55651 ; free virtual = 61122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.961 ; gain = 0.000 ; free physical = 55651 ; free virtual = 61122
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lsriw/Desktop/klara/hsvs1/hsvs/median5x5/median5x5.runs/synth_1/median5x5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_utilization_synth.rpt -pb median5x5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 18 14:26:00 2022...
