;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	JMP 121, 110
	JMZ -1, @-20
	JMZ -1, @-20
	SUB <0, @2
	JMZ -30, 9
	SUB <421, 106
	MOV -1, <-20
	SLT #10, <1
	JMP -30, 9
	MOV <-30, 9
	SUB -207, <-120
	SUB -207, <-120
	CMP -207, <-120
	SUB @-127, 100
	MOV -31, <70
	SPL 0, <336
	JMP -31, @70
	SPL 0, <336
	CMP @-127, 100
	CMP <121, 106
	SPL @128, <606
	SPL <-2
	CMP 102, 320
	MOV -207, <-120
	SLT 20, @12
	ADD <121, 106
	SUB <121, 106
	SUB <121, 106
	SUB @-127, 100
	CMP 102, 320
	MOV -7, <-20
	MOV -7, <-20
	SUB -207, <-120
	JMP -9, @-20
	SPL 0, <336
	JMZ -207, @-120
	SPL 0, <336
	SLT 20, @12
	CMP -207, <-120
	SUB <0, @2
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	CMP -207, <-120
