/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [8:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_29z;
  wire [39:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  reg [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_53z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [6:0] celloutsig_0_9z;
  wire [34:0] celloutsig_1_0z;
  wire [27:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_30z[3] ? celloutsig_0_31z[0] : celloutsig_0_32z;
  assign celloutsig_1_8z = celloutsig_1_1z ? celloutsig_1_5z[1] : celloutsig_1_7z[0];
  assign celloutsig_0_8z = in_data[80] ? celloutsig_0_3z : celloutsig_0_1z[2];
  assign celloutsig_0_3z = ~(in_data[74] & in_data[53]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[22] & in_data[83]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[5] & in_data[166]);
  assign celloutsig_1_13z = ~(celloutsig_1_4z[6] & celloutsig_1_10z[11]);
  assign celloutsig_0_20z = ~(celloutsig_0_2z[17] & celloutsig_0_13z[1]);
  assign celloutsig_0_32z = ~((celloutsig_0_21z | celloutsig_0_30z[1]) & (celloutsig_0_30z[10] | celloutsig_0_26z[0]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z[3] | in_data[122]) & (celloutsig_1_5z[2] | celloutsig_1_0z[24]));
  assign celloutsig_1_18z = ~((celloutsig_1_13z | celloutsig_1_13z) & (celloutsig_1_10z[4] | celloutsig_1_1z));
  assign celloutsig_0_14z = ~((celloutsig_0_4z | celloutsig_0_1z[4]) & (celloutsig_0_12z[8] | celloutsig_0_6z[5]));
  assign celloutsig_0_6z = { celloutsig_0_1z[3], celloutsig_0_3z, celloutsig_0_1z } & { in_data[63:59], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_16z = celloutsig_1_10z[13:7] & celloutsig_1_4z[12:6];
  assign celloutsig_0_10z = in_data[24:9] & { celloutsig_0_2z[16:11], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_10z[13:8] & { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[20:17] / { 1'h1, in_data[89:87] };
  assign celloutsig_0_30z = { celloutsig_0_7z[3:0], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_4z } / { 1'h1, celloutsig_0_2z[23:21], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_25z = celloutsig_0_22z[8:2] / { 1'h1, celloutsig_0_2z[27:23], celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_1z[2] & ~(celloutsig_0_2z[20]);
  assign celloutsig_1_2z = in_data[133] & ~(in_data[170]);
  assign celloutsig_0_21z = celloutsig_0_17z[4] & ~(celloutsig_0_8z);
  assign celloutsig_0_37z = celloutsig_0_1z[3] ? { celloutsig_0_12z[4], celloutsig_0_25z } : { celloutsig_0_6z[4:0], celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[157] ? { in_data[176:158], 1'h1, in_data[156:142] } : in_data[150:116];
  assign celloutsig_1_5z = celloutsig_1_0z[17] ? { in_data[170], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } : in_data[172:168];
  assign celloutsig_1_7z = celloutsig_1_1z ? { celloutsig_1_6z, 1'h1, celloutsig_1_6z } : { celloutsig_1_0z[3:2], 1'h0 };
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? { in_data[46:45], celloutsig_0_0z[3:1], 1'h1 } : in_data[72:67];
  assign celloutsig_0_26z = celloutsig_0_5z ? { celloutsig_0_7z[4:3], celloutsig_0_21z } : celloutsig_0_12z[4:2];
  assign celloutsig_0_29z = celloutsig_0_9z[6] ? { celloutsig_0_15z[4:0], celloutsig_0_21z, celloutsig_0_4z } : celloutsig_0_6z[7:1];
  assign celloutsig_0_54z = celloutsig_0_37z << { celloutsig_0_29z[5:3], celloutsig_0_34z, celloutsig_0_14z, celloutsig_0_26z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_5z } << { celloutsig_0_1z[3:0], celloutsig_0_5z };
  assign celloutsig_1_10z = in_data[185:158] << { celloutsig_1_4z[14:6], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_9z[3:2], celloutsig_0_4z, celloutsig_0_6z } << { in_data[80:72], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_10z[6:4] << celloutsig_0_10z[6:4];
  assign celloutsig_0_16z = celloutsig_0_6z[4:2] << { celloutsig_0_6z[1:0], celloutsig_0_14z };
  assign celloutsig_0_18z = { celloutsig_0_16z[2:1], celloutsig_0_4z } << celloutsig_0_16z;
  assign celloutsig_1_3z = { celloutsig_1_0z[16:15], celloutsig_1_2z, celloutsig_1_1z } >> { in_data[168:166], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[112:99], celloutsig_1_2z } >> celloutsig_1_0z[31:17];
  assign celloutsig_1_19z = celloutsig_1_16z[5:2] >> celloutsig_1_3z;
  assign celloutsig_0_11z = celloutsig_0_2z[27:24] >> { celloutsig_0_10z[10:8], celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_2z[25:22], celloutsig_0_3z } >> { celloutsig_0_13z[1], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_2z = { in_data[61:26], celloutsig_0_0z } >> { in_data[95:68], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_31z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_31z = celloutsig_0_17z[3:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_53z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_53z = { celloutsig_0_9z[1:0], celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_9z = { in_data[27:25], celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_22z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_22z = { celloutsig_0_20z, celloutsig_0_6z };
  assign { out_data[128], out_data[99:96], out_data[34:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
