

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Fri Nov  3 04:16:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17257942|  17258605|  0.173 sec|  0.173 sec|  17257942|  17258605|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  17257941|  17258604|  338391 ~ 338404|          -|          -|    51|        no|
        | + EXPORTH  |      4671|      4679|             1557|          -|          -|     3|        no|
        | + CLEARH   |      1554|      1557|              777|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 23 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 15 
32 --> 33 35 
33 --> 34 
34 --> 35 
35 --> 36 2 
36 --> 37 
37 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 38 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_30, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_31, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615" [src/conv3.cpp:19]   --->   Operation 42 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615" [src/conv3.cpp:19]   --->   Operation 43 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 44 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv3_biases_0_0_val" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 45 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 46 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 47 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %conv3_biases_0_0_val_read, i7 0" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 50 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln119" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 51 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv3.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h" [src/conv3.cpp:32]   --->   Operation 54 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_IN.split, void %for.end132" [src/conv3.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/conv3.cpp:68]   --->   Operation 57 'ret' 'ret_ln68' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 59 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 61 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 64 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 65 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 66 [2/2] (4.44ns)   --->   "%call_ln35 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2" [src/conv3.cpp:35]   --->   Operation 66 'call' 'call_ln35' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln119 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i18 %weight_buffer_0" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 67 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln35 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2" [src/conv3.cpp:35]   --->   Operation 68 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln119 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i18 %weight_buffer_0" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 69 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i18 %weight_buffer_0"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %h_2" [src/conv3.cpp:132->src/conv3.cpp:65]   --->   Operation 71 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:32]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv3.cpp:32]   --->   Operation 73 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i18 %weight_buffer_0"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln136 = br void %RELU.0.i" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 75 'br' 'br_ln136' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.73>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln136, void %for.body8.1.i.preheader, i3 0, void %TILE_IN.split" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 76 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.67ns)   --->   "%icmp_ln136 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 77 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 78 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %bh" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 79 'zext' 'zext_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 80 [2/2] (1.23ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i3 %bh, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 80 'call' 'call_ln136' <Predicate = (icmp_ln136)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln139 = add i9 %zext_ln136, i9 %zext_ln132" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 81 'add' 'add_ln139' <Predicate = (icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln139, i10 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 82 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i19 %shl_ln2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 83 'zext' 'zext_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln139_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln139, i2 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 84 'bitconcatenate' 'shl_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i11 %shl_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 85 'zext' 'zext_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.88ns)   --->   "%sub_ln139 = sub i20 %zext_ln139, i20 %zext_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 86 'sub' 'sub_ln139' <Predicate = (icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i20 %sub_ln139" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 87 'sext' 'sext_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (1.08ns)   --->   "%add_ln139_1 = add i64 %sext_ln139, i64 %output_ftmap_read" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 88 'add' 'add_ln139_1' <Predicate = (icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln139_1, i32 2, i32 63" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 89 'partselect' 'trunc_ln4' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln139 = or i3 %bh, i3 1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 90 'or' 'or_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i3 %or_ln139" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 91 'zext' 'zext_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln139_2 = add i9 %zext_ln139_2, i9 %zext_ln132" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 92 'add' 'add_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln139_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln139_2, i10 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 93 'bitconcatenate' 'shl_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i19 %shl_ln139_2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 94 'zext' 'zext_ln139_3' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln139_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln139_2, i2 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 95 'bitconcatenate' 'shl_ln139_3' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln139_4 = zext i11 %shl_ln139_3" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 96 'zext' 'zext_ln139_4' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.88ns)   --->   "%sub_ln139_1 = sub i20 %zext_ln139_3, i20 %zext_ln139_4" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 97 'sub' 'sub_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i20 %sub_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 98 'sext' 'sext_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln139_3 = add i64 %sext_ln139_1, i64 %output_ftmap_read" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 99 'add' 'add_ln139_3' <Predicate = (icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i3 %bh, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 100 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i62 %trunc_ln4" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 101 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln149" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 102 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (7.30ns)   --->   "%empty_220 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 103 'writereq' 'empty_220' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 104 [2/2] (1.23ns)   --->   "%call_ln149 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 104 'call' 'call_ln149' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln149 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 105 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 106 [5/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 106 'writeresp' 'empty_221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 107 [4/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 107 'writeresp' 'empty_221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 108 [3/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 108 'writeresp' 'empty_221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 109 [2/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 109 'writeresp' 'empty_221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 111 'specloopname' 'specloopname_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 112 [1/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 112 'writeresp' 'empty_221' <Predicate = (icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 113 [1/1] (0.67ns)   --->   "%icmp_ln136_1 = icmp_ult  i3 %or_ln139, i3 5" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 113 'icmp' 'icmp_ln136_1' <Predicate = (icmp_ln136)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 114 'br' 'br_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 115 [2/2] (1.23ns)   --->   "%call_ln139 = call void @conv3_Pipeline_RELU1, i3 %or_ln139, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 115 'call' 'call_ln139' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln139_3, i32 2, i32 63" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 116 'partselect' 'trunc_ln149_1' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (0.67ns)   --->   "%add_ln136 = add i3 %bh, i3 2" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 117 'add' 'add_ln136' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln72 = br void %CLEARW.0.i.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 118 'br' 'br_ln72' <Predicate = (!icmp_ln136_1) | (!icmp_ln136)> <Delay = 0.42>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln139 = call void @conv3_Pipeline_RELU1, i3 %or_ln139, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 119 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln149_1 = sext i62 %trunc_ln149_1" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 120 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln149_1" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 121 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (7.30ns)   --->   "%empty_222 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 122 'writereq' 'empty_222' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 123 [2/2] (1.23ns)   --->   "%call_ln149 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln149_1, i3 %or_ln139, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 123 'call' 'call_ln149' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln149 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln149_1, i3 %or_ln139, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 124 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 125 [5/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 125 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 126 [4/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 126 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 127 [3/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 127 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 128 [2/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 128 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 129 [1/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 129 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln136 = br void %RELU.0.i" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 130 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 1.90>
ST_32 : Operation 131 [1/1] (0.00ns)   --->   "%h_1 = phi i3 %add_ln72_2, void %for.body8.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 131 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 132 [1/1] (0.67ns)   --->   "%icmp_ln72 = icmp_ult  i3 %h_1, i3 5" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 132 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %_Z23export_output_buffer_c3PA5_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi15ELi1ELS0_5ELS1_3ELi0EEii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 133 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW, i3 %h_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 134 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW, i3 %h_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 135 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 1.90>
ST_34 : Operation 136 [1/1] (0.67ns)   --->   "%add_ln72 = add i3 %h_1, i3 1" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 136 'add' 'add_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 137 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln72, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 137 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 1.77>
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 139 'specloopname' 'specloopname_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln72, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 140 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 141 [1/1] (0.67ns)   --->   "%add_ln72_1 = add i3 %h_1, i3 2" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 141 'add' 'add_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 142 [1/1] (0.67ns)   --->   "%icmp_ln72_1 = icmp_ult  i3 %add_ln72_1, i3 5" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 142 'icmp' 'icmp_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72_1, void %_Z23export_output_buffer_c3PA5_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi15ELi1ELS0_5ELS1_3ELi0EEii.exit, void %for.body8.2.i.i.preheader" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 143 'br' 'br_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 144 [1/1] (0.67ns)   --->   "%add_ln72_2 = add i3 %h_1, i3 3" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 144 'add' 'add_ln72_2' <Predicate = (icmp_ln72 & icmp_ln72_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 145 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_2, i8 5" [src/conv3.cpp:32]   --->   Operation 145 'add' 'add_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv3.cpp:32]   --->   Operation 146 'store' 'store_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.42>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 147 'br' 'br_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.00>

State 36 <SV = 27> <Delay = 1.23>
ST_36 : Operation 148 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln72_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 148 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 0.00>
ST_37 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln72_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 149 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln72 = br void %CLEARW.0.i.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 150 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [13]  (0.000 ns)
	'store' operation ('store_ln32', src/conv3.cpp:32) of constant 0 on local variable 'h' [27]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv3.cpp:32) on local variable 'h' [30]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv3.cpp:32) [31]  (0.765 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:119->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:119->src/conv3.cpp:36) [38]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:119->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:119->src/conv3.cpp:36) [38]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:119->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:119->src/conv3.cpp:36) [38]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:119->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:119->src/conv3.cpp:36) [38]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:119->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:119->src/conv3.cpp:36) [38]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:119->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:119->src/conv3.cpp:36) [38]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:119->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:119->src/conv3.cpp:36) [38]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:119->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:119->src/conv3.cpp:36) [38]  (7.300 ns)

 <State 11>: 4.444ns
The critical path consists of the following:
	'call' operation ('call_ln35', src/conv3.cpp:35) to 'load_input_buffer_c3' [37]  (4.444 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bh', src/conv3.cpp:136->src/conv3.cpp:65) with incoming values : ('add_ln136', src/conv3.cpp:136->src/conv3.cpp:65) [43]  (0.427 ns)

 <State 15>: 2.734ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:136->src/conv3.cpp:65) with incoming values : ('add_ln136', src/conv3.cpp:136->src/conv3.cpp:65) [43]  (0.000 ns)
	'add' operation ('add_ln139', src/conv3.cpp:139->src/conv3.cpp:65) [51]  (0.765 ns)
	'sub' operation ('sub_ln139', src/conv3.cpp:139->src/conv3.cpp:65) [56]  (0.884 ns)
	'add' operation ('add_ln139_1', src/conv3.cpp:139->src/conv3.cpp:65) [58]  (1.085 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr', src/conv3.cpp:149->src/conv3.cpp:65) [61]  (0.000 ns)
	bus request operation ('empty_220', src/conv3.cpp:149->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:149->src/conv3.cpp:65) [62]  (7.300 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln149', src/conv3.cpp:149->src/conv3.cpp:65) to 'conv3_Pipeline_4' [63]  (1.237 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_221', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [74]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_221', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [74]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_221', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [74]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_221', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [74]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_221', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [74]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr_1', src/conv3.cpp:149->src/conv3.cpp:65) [81]  (0.000 ns)
	bus request operation ('empty_222', src/conv3.cpp:149->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:149->src/conv3.cpp:65) [82]  (7.300 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln149', src/conv3.cpp:149->src/conv3.cpp:65) to 'conv3_Pipeline_6' [83]  (1.237 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_223', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [84]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_223', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [84]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_223', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [84]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_223', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [84]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_223', src/conv3.cpp:136->src/conv3.cpp:65) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:65) [84]  (7.300 ns)

 <State 32>: 1.910ns
The critical path consists of the following:
	'phi' operation ('h', src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65) with incoming values : ('add_ln72_2', src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65) [90]  (0.000 ns)
	'call' operation ('call_ln72', src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65) to 'conv3_Pipeline_CLEARW' [96]  (1.237 ns)
	blocking operation 0.6725 ns on control path)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 1.910ns
The critical path consists of the following:
	'add' operation ('add_ln72', src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65) [97]  (0.673 ns)
	'call' operation ('call_ln72', src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65) to 'conv3_Pipeline_CLEARW2' [98]  (1.237 ns)

 <State 35>: 1.772ns
The critical path consists of the following:
	'add' operation ('add_ln72_1', src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65) [99]  (0.673 ns)
	'icmp' operation ('icmp_ln72_1', src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65) [100]  (0.673 ns)
	blocking operation 0.427 ns on control path)

 <State 36>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln72', src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65) to 'conv3_Pipeline_CLEARW3' [103]  (1.237 ns)

 <State 37>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
