<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="23574fs"></ZoomStartTime>
      <ZoomEndTime time="67286fs"></ZoomEndTime>
      <Cursor1Time time="27484fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="300"></NameColumnWidth>
      <ValueColumnWidth column_width="130"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="32" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/instruction_from_testbench" type="array">
      <obj_property name="ElementShortName">instruction_from_testbench[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_from_testbench[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/instruction_from_testbench_transfer" type="array">
      <obj_property name="ElementShortName">instruction_from_testbench_transfer[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_from_testbench_transfer[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider97">
      <obj_property name="label">Instruction Mem</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group103" type="group">
      <obj_property name="label">Instruction Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/Instrucmem_inst/pc" type="array">
         <obj_property name="ElementShortName">pc[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/instruction31_0" type="array">
         <obj_property name="ElementShortName">instruction31_0[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider101">
      <obj_property name="label">Program Counter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group102" type="group">
      <obj_property name="label">Program Counter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider173">
      <obj_property name="label">CPU Overall</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group172" type="group">
      <obj_property name="label">CPU Overall</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider180">
      <obj_property name="label">IFID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group181" type="group">
      <obj_property name="label">IFID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/instruction31_0_in" type="array">
         <obj_property name="ElementShortName">instruction31_0_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/pc_in" type="array">
         <obj_property name="ElementShortName">pc_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/instruction31_0_out" type="array">
         <obj_property name="ElementShortName">instruction31_0_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0_out[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/pc_out" type="array">
         <obj_property name="ElementShortName">pc_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_out[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider187">
      <obj_property name="label">IDEX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group188" type="group">
      <obj_property name="label">IDEX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/pc_in" type="array">
         <obj_property name="ElementShortName">pc_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/read_data_1_in" type="array">
         <obj_property name="ElementShortName">read_data_1_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_1_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/read_data_2_in" type="array">
         <obj_property name="ElementShortName">read_data_2_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_2_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/sign_extend_in" type="array">
         <obj_property name="ElementShortName">sign_extend_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">sign_extend_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/instruction_31_to_21_in" type="array">
         <obj_property name="ElementShortName">instruction_31_to_21_in[10:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_31_to_21_in[10:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/instruction_4_to_0_in" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/alu_op_in" type="array">
         <obj_property name="ElementShortName">alu_op_in[1:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op_in[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/ALUSrc_in" type="logic">
         <obj_property name="ElementShortName">ALUSrc_in</obj_property>
         <obj_property name="ObjectShortName">ALUSrc_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Branch_zero_in" type="logic">
         <obj_property name="ElementShortName">Branch_zero_in</obj_property>
         <obj_property name="ObjectShortName">Branch_zero_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Memwrite_in" type="logic">
         <obj_property name="ElementShortName">Memwrite_in</obj_property>
         <obj_property name="ObjectShortName">Memwrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Memread_in" type="logic">
         <obj_property name="ElementShortName">Memread_in</obj_property>
         <obj_property name="ObjectShortName">Memread_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/MemToReg_in" type="logic">
         <obj_property name="ElementShortName">MemToReg_in</obj_property>
         <obj_property name="ObjectShortName">MemToReg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/RegWrite_in" type="logic">
         <obj_property name="ElementShortName">RegWrite_in</obj_property>
         <obj_property name="ObjectShortName">RegWrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/pc_out" type="array">
         <obj_property name="ElementShortName">pc_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/read_data_1_out" type="array">
         <obj_property name="ElementShortName">read_data_1_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_1_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/read_data_2_out" type="array">
         <obj_property name="ElementShortName">read_data_2_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_2_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/sign_extend_out" type="array">
         <obj_property name="ElementShortName">sign_extend_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">sign_extend_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/instruction_31_to_21_out" type="array">
         <obj_property name="ElementShortName">instruction_31_to_21_out[10:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_31_to_21_out[10:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/instruction_4_to_0_out" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_out[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_out[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/alu_op_out" type="array">
         <obj_property name="ElementShortName">alu_op_out[1:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op_out[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/ALUSrc_out" type="logic">
         <obj_property name="ElementShortName">ALUSrc_out</obj_property>
         <obj_property name="ObjectShortName">ALUSrc_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Branch_zero_out" type="logic">
         <obj_property name="ElementShortName">Branch_zero_out</obj_property>
         <obj_property name="ObjectShortName">Branch_zero_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Memwrite_out" type="logic">
         <obj_property name="ElementShortName">Memwrite_out</obj_property>
         <obj_property name="ObjectShortName">Memwrite_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Memread_out" type="logic">
         <obj_property name="ElementShortName">Memread_out</obj_property>
         <obj_property name="ObjectShortName">Memread_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/MemToReg_out" type="logic">
         <obj_property name="ElementShortName">MemToReg_out</obj_property>
         <obj_property name="ObjectShortName">MemToReg_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/RegWrite_out" type="logic">
         <obj_property name="ElementShortName">RegWrite_out</obj_property>
         <obj_property name="ObjectShortName">RegWrite_out</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider217">
      <obj_property name="label">Signextend</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group216" type="group">
      <obj_property name="label">Signextend</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider118">
      <obj_property name="label">EXMEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group119" type="group">
      <obj_property name="label">EXMEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/add_result_in" type="array">
         <obj_property name="ElementShortName">add_result_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">add_result_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/read_data_2_in" type="array">
         <obj_property name="ElementShortName">read_data_2_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_2_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/instruction_4_to_0_in" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/ALU_result_in" type="array">
         <obj_property name="ElementShortName">ALU_result_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">ALU_result_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/ALU_zero_in" type="logic">
         <obj_property name="ElementShortName">ALU_zero_in</obj_property>
         <obj_property name="ObjectShortName">ALU_zero_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Branch_zero_in" type="logic">
         <obj_property name="ElementShortName">Branch_zero_in</obj_property>
         <obj_property name="ObjectShortName">Branch_zero_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Memwrite_in" type="logic">
         <obj_property name="ElementShortName">Memwrite_in</obj_property>
         <obj_property name="ObjectShortName">Memwrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Memread_in" type="logic">
         <obj_property name="ElementShortName">Memread_in</obj_property>
         <obj_property name="ObjectShortName">Memread_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/MemToReg_in" type="logic">
         <obj_property name="ElementShortName">MemToReg_in</obj_property>
         <obj_property name="ObjectShortName">MemToReg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/RegWrite_in" type="logic">
         <obj_property name="ElementShortName">RegWrite_in</obj_property>
         <obj_property name="ObjectShortName">RegWrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/add_result_out" type="array">
         <obj_property name="ElementShortName">add_result_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">add_result_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/read_data_2_out" type="array">
         <obj_property name="ElementShortName">read_data_2_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_2_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/instruction_4_to_0_out" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_out[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_out[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/ALU_result_out" type="array">
         <obj_property name="ElementShortName">ALU_result_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">ALU_result_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/ALU_zero_out" type="logic">
         <obj_property name="ElementShortName">ALU_zero_out</obj_property>
         <obj_property name="ObjectShortName">ALU_zero_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Branch_zero_out" type="logic">
         <obj_property name="ElementShortName">Branch_zero_out</obj_property>
         <obj_property name="ObjectShortName">Branch_zero_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Memwrite_out" type="logic">
         <obj_property name="ElementShortName">Memwrite_out</obj_property>
         <obj_property name="ObjectShortName">Memwrite_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Memread_out" type="logic">
         <obj_property name="ElementShortName">Memread_out</obj_property>
         <obj_property name="ObjectShortName">Memread_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/MemToReg_out" type="logic">
         <obj_property name="ElementShortName">MemToReg_out</obj_property>
         <obj_property name="ObjectShortName">MemToReg_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/RegWrite_out" type="logic">
         <obj_property name="ElementShortName">RegWrite_out</obj_property>
         <obj_property name="ObjectShortName">RegWrite_out</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider143">
      <obj_property name="label">MEMWB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group141" type="group">
      <obj_property name="label">MEMWB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/RegWrite_in" type="logic">
         <obj_property name="ElementShortName">RegWrite_in</obj_property>
         <obj_property name="ObjectShortName">RegWrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/MemToReg_in" type="logic">
         <obj_property name="ElementShortName">MemToReg_in</obj_property>
         <obj_property name="ObjectShortName">MemToReg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/data_memory_in" type="array">
         <obj_property name="ElementShortName">data_memory_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">data_memory_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/alu_result_in" type="array">
         <obj_property name="ElementShortName">alu_result_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/instruction_4_to_0_in" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/RegWrite_out" type="logic">
         <obj_property name="ElementShortName">RegWrite_out</obj_property>
         <obj_property name="ObjectShortName">RegWrite_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/MemToReg_out" type="logic">
         <obj_property name="ElementShortName">MemToReg_out</obj_property>
         <obj_property name="ObjectShortName">MemToReg_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/data_memory_out" type="array">
         <obj_property name="ElementShortName">data_memory_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">data_memory_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/alu_result_out" type="array">
         <obj_property name="ElementShortName">alu_result_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/instruction_4_to_0_out" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_out[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_out[4:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider155">
      <obj_property name="label">Datamemory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group156" type="group">
      <obj_property name="label">Datamemory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/datamem_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/main_aluresult" type="array">
         <obj_property name="ElementShortName">main_aluresult[63:0]</obj_property>
         <obj_property name="ObjectShortName">main_aluresult[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/datamem_writedata" type="array">
         <obj_property name="ElementShortName">datamem_writedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_writedata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/memwrite" type="logic">
         <obj_property name="ElementShortName">memwrite</obj_property>
         <obj_property name="ObjectShortName">memwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/memread" type="logic">
         <obj_property name="ElementShortName">memread</obj_property>
         <obj_property name="ObjectShortName">memread</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/datamem_readdata" type="array">
         <obj_property name="ElementShortName">datamem_readdata[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_readdata[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider165">
      <obj_property name="label">Instructionmemory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group166" type="group">
      <obj_property name="label">Instructionmemory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/Instrucmem_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/pc" type="array">
         <obj_property name="ElementShortName">pc[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/instruction31_0" type="array">
         <obj_property name="ElementShortName">instruction31_0[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/instructions" type="array">
         <obj_property name="ElementShortName">instructions[63:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">instructions[63:0][31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider171">
      <obj_property name="label">Mux3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group172" type="group">
      <obj_property name="label">Mux3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/memtoreg" type="logic">
         <obj_property name="ElementShortName">memtoreg</obj_property>
         <obj_property name="ObjectShortName">memtoreg</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/y" type="array">
         <obj_property name="ElementShortName">y[63:0]</obj_property>
         <obj_property name="ObjectShortName">y[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/datamem_readdata" type="array">
         <obj_property name="ElementShortName">datamem_readdata[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_readdata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/writedata" type="array">
         <obj_property name="ElementShortName">writedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">writedata[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider179">
      <obj_property name="label">ALU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group178" type="group">
      <obj_property name="label">Alu</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/readdata1" type="array">
         <obj_property name="ElementShortName">readdata1[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata1[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/main_aluinput2" type="array">
         <obj_property name="ElementShortName">main_aluinput2[63:0]</obj_property>
         <obj_property name="ObjectShortName">main_aluinput2[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/ALU" type="array">
         <obj_property name="ElementShortName">ALU[3:0]</obj_property>
         <obj_property name="ObjectShortName">ALU[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/y" type="array">
         <obj_property name="ElementShortName">y[63:0]</obj_property>
         <obj_property name="ObjectShortName">y[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/z" type="logic">
         <obj_property name="ElementShortName">z</obj_property>
         <obj_property name="ObjectShortName">z</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider256">
      <obj_property name="label">Mux1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group255" type="group">
      <obj_property name="label">Mux1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider323">
      <obj_property name="label">Registers</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group324" type="group">
      <obj_property name="label">Registers</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regwrite" type="logic">
         <obj_property name="ElementShortName">regwrite</obj_property>
         <obj_property name="ObjectShortName">regwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readregaddr1" type="array">
         <obj_property name="ElementShortName">readregaddr1[4:0]</obj_property>
         <obj_property name="ObjectShortName">readregaddr1[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readregaddr2" type="array">
         <obj_property name="ElementShortName">readregaddr2[4:0]</obj_property>
         <obj_property name="ObjectShortName">readregaddr2[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/writedata" type="array">
         <obj_property name="ElementShortName">writedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">writedata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/writeregaddr" type="array">
         <obj_property name="ElementShortName">writeregaddr[4:0]</obj_property>
         <obj_property name="ObjectShortName">writeregaddr[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readdata1" type="array">
         <obj_property name="ElementShortName">readdata1[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata1[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readdata2" type="array">
         <obj_property name="ElementShortName">readdata2[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata2[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs" type="array">
         <obj_property name="ElementShortName">regs[31:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">regs[31:0][63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/i" type="array">
         <obj_property name="ElementShortName">i[31:0]</obj_property>
         <obj_property name="ObjectShortName">i[31:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
