V3 73
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/bbfifo_16x8.vhd 2003/12/03.14:53:56 P.20131013
EN work/bbfifo_16x8 1560682992 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/bbfifo_16x8.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/bbfifo_16x8/low_level_definition 1560682993 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/bbfifo_16x8.vhd \
      EN work/bbfifo_16x8 1560682992 CP string CP label CP SRL16E CP FDRE CP LUT4 \
      CP MUXCY CP XORCY CP FDR CP LUT3
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/clk_div.vhd 2019/06/10.12:44:22 P.20131013
EN work/clk_div 1560683004 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/clk_div.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/clk_div/BEHAVIORAL 1560683005 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/clk_div.vhd \
      EN work/clk_div 1560683004 CP BUFG CP IBUFG CP DCM_SP
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd 2005/07/20.08:50:38 P.20131013
EN work/kcpsm3 1560682996 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/kcpsm3/low_level_definition 1560682997 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd \
      EN work/kcpsm3 1560682996 CP LUT1 CP FDR CP FDS CP LUT4 CP FD CP FDE CP LUT3 \
      CP FDRE CP LUT2 CP MUXCY CP XORCY CP INV CP string CP label CP FDRSE CP RAM16X1D \
      CP RAM64X1S CP MUXF5 CP RAM32X1S
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_rx.vhd 2003/12/03.14:53:38 P.20131013
EN work/kcuart_rx 1560682990 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_rx.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/kcuart_rx/low_level_definition 1560682991 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_rx.vhd \
      EN work/kcuart_rx 1560682990 CP FD CP string CP label CP SRL16E CP FDE CP LUT4 \
      CP LUT3 CP LUT2
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd 2003/12/03.14:53:48 P.20131013
EN work/kcuart_tx 1560682994 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/kcuart_tx/low_level_definition 1560682995 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd \
      EN work/kcuart_tx 1560682994 CP LUT4 CP MUXF5 CP MUXF6 CP FDRS CP string \
      CP label CP FDRE CP LUT2 CP MULT_AND CP MUXCY CP XORCY CP LUT3 CP FDE CP SRL16E \
      CP FD
EN work/led8a_driver 0 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/led8a_driver.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/led8a_driver/Behavioral 0 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/led8a_driver.vhd \
      EN work/led8a_driver 0 CP an CP sseg CP with
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd 2019/06/02.16:12:09 P.20131013
EN work/uclock 1560682998 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/uclock/low_level_definition 1560682999 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd \
      EN work/uclock 1560682998 CP RAMB16_S18
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/top.vhd 2019/06/10.13:12:27 P.20131013
EN work/top 1560683008 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/top.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/top/Behavioral 1560683009 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/top.vhd \
      EN work/top 1560683008 CP clk_div CP uart_clock
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_clock.vhd 2019/06/16.13:00:16 P.20131013
EN work/uart_clock 1560683006 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_clock.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/uart_clock/Behavioral 1560683007 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_clock.vhd \
      EN work/uart_clock 1560683006 CP kcpsm3 CP uclock CP uart_tx CP uart_rx
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_rx.vhd 2003/12/03.14:53:26 P.20131013
EN work/uart_rx 1560683002 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_rx.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/uart_rx/macro_level_definition 1560683003 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_rx.vhd \
      EN work/uart_rx 1560683002 CP kcuart_rx CP bbfifo_16x8
FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_tx.vhd 2003/12/03.14:53:16 P.20131013
EN work/uart_tx 1560683000 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_tx.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/uart_tx/macro_level_definition 1560683001 \
      FL /home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_tx.vhd \
      EN work/uart_tx 1560683000 CP kcuart_tx CP bbfifo_16x8
