/*****************************************************************************/
/*     Generator - Sega Genesis emulation - (c) James Ponder 1997-2001       */
/*****************************************************************************/
/*                                                                           */
/* cpu68k-8.c                                                                */
/*                                                                           */
/*****************************************************************************/

#include "cpu68k-inline.h"

void cpu_op_8000a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8000 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8000 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8000b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8000 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8000 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8001a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8001 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8001 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8001b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8001 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8001 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8002a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8002 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8002 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8002b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8002 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8002 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8003a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8003 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8003 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8003b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8003 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8003 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8004a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8004 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8004 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8004b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8004 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8004 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8005a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8005 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8005 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8005b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8005 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8005 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8006a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8006 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8006 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8006b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8006 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8006 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8007a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8007 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8007 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8007b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8007 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8007 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8010a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8010 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8010b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8010 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8011a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8011 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8011b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8011 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8012a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8012 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8012b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8012 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8013a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8013 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8013b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8013 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8014a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8014 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8014b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8014 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8015a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8015 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8015b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8015 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8016a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8016 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8016b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8016 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8017a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8017 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8017b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8017 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8018a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8018 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8018 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8018b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8018 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8018 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8019a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8019 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8019 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8019b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8019 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8019 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_801aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_801ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_801ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_801bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_801ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_801cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_801da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_801db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_801ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_801eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_801fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_801fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x801f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x801f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8020a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8020 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8020 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8020b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8020 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8020 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8021a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8021 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8021 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8021b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8021 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8021 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8022a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8022 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8022 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8022b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8022 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8022 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8023a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8023 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8023 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8023b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8023 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8023 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8024a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8024 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8024 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8024b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8024 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8024 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8025a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8025 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8025 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8025b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8025 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8025 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8026a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8026 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8026 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8026b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8026 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8026 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8027a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8027 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8027 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8027b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8027 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8027 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8028a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8028 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8028b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8028 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8029a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8029 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8029b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8029 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_802aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_802ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_802ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_802bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_802ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_802cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_802da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_802db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_802ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_802eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_802fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_802fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x802f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x802f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8030a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8030 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8030b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8030 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8031a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8031 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8031b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8031 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8032a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8032 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8032b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8032 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8033a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8033 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8033b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8033 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8034a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8034 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8034b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8034 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8035a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8035 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8035b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8035 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8036a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8036 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8036b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8036 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8037a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8037 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8037b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8037 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8038a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8038 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8038b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8038 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8039a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8039 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_8039b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8039 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_803aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x803a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_803ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x803a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_803ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x803b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_803bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x803b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_803ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x803c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_803cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x803c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8040a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8040 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8040 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8040b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8040 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8040 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8041a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8041 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8041 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8041b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8041 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8041 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8042a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8042 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8042 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8042b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8042 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8042 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8043a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8043 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8043 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8043b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8043 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8043 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8044a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8044 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8044 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8044b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8044 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8044 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8045a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8045 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8045 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8045b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8045 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8045 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8046a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8046 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8046 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8046b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8046 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8046 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8047a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8047 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8047 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8047b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8047 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8047 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8050a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8050 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8050 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8050b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8050 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8050 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8051a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8051 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8051 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8051b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8051 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8051 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8052a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8052 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8052 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8052b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8052 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8052 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8053a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8053 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8053 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8053b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8053 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8053 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8054a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8054 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8054 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8054b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8054 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8054 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8055a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8055 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8055 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8055b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8055 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8055 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8056a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8056 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8056 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8056b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8056 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8056 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8057a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8057 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8057 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8057b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8057 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8057 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8058a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8058 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8058 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8058b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8058 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8058 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8059a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8059 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8059 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8059b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8059 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8059 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_805aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_805ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_805ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_805bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_805ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_805cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_805da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_805db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_805ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_805eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_805fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_805fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x805f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x805f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8060a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8060 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8060 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8060b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8060 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8060 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8061a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8061 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8061 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8061b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8061 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8061 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8062a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8062 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8062 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8062b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8062 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8062 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8063a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8063 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8063 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8063b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8063 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8063 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8064a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8064 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8064 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8064b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8064 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8064 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8065a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8065 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8065 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8065b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8065 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8065 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8066a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8066 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8066 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8066b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8066 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8066 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8067a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8067 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8067 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8067b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8067 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8067 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8068a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8068 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8068 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8068b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8068 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8068 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8069a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8069 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8069 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8069b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8069 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8069 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_806aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_806ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_806ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_806bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_806ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_806cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_806da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_806db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_806ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_806eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_806fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_806fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x806f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x806f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8070a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8070 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8070 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8070b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8070 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8070 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8071a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8071 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8071 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8071b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8071 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8071 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8072a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8072 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8072 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8072b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8072 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8072 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8073a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8073 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8073 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8073b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8073 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8073 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8074a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8074 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8074 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8074b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8074 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8074 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8075a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8075 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8075 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8075b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8075 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8075 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8076a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8076 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8076 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8076b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8076 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8076 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8077a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8077 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8077 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8077b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8077 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8077 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8078a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8078 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8078b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8078 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8079a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8079 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_8079b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8079 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_807aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x807a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_807ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x807a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_807ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x807b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_807bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x807b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_807ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x807c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_807cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x807c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8080a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8080 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8080 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8080b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8080 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8080 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8081a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8081 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8081 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8081b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8081 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8081 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8082a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8082 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8082 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8082b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8082 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8082 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8083a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8083 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8083 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8083b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8083 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8083 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8084a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8084 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8084 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8084b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8084 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8084 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8085a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8085 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8085 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8085b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8085 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8085 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8086a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8086 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8086 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8086b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8086 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8086 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8087a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8087 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8087 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8087b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8087 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8087 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8090a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8090 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8090b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8090 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8091a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8091 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8091b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8091 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8092a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8092 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8092b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8092 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8093a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8093 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8093b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8093 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8094a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8094 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8094b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8094 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8095a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8095 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8095b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8095 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8096a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8096 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8096b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8096 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8097a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8097 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8097b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8097 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8098a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8098 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8098 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8098b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8098 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8098 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8099a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8099 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8099 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8099b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8099 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8099 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_809aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_809ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_809ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_809bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_809ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_809cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_809da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_809db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_809ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_809eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_809fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_809fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x809f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x809f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_80a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_80a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_80a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_80a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_80a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_80a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_80a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_80a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_80b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_80baa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80bab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80bba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_80bbb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x80bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80bca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x80bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_80bcb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x80bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_80c0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80c0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80c1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80c1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80c2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80c2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80c3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80c3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80c4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80c4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80c5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80c5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80c6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80c6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80c7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80c7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x80c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80d9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80d9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80daa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80dab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80dba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80dbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80dca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80dcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80dda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80ddb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80dea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80deb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80dfa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80dfb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80e0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80e1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80e2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80e3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80e4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80e5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80e6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_80e7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_80e8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80e8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80e9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80e9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80eaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80eab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80eba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80ebb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80eca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80ecb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80eda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80edb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80eea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80eeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80efa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80efb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x80f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80f8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80f9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 6;
}

void cpu_op_80f9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_80faa(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80fab(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80fba(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80fbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x80fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_80fca(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x80fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_80fcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x80fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8100a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8100 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8100 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8100b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8100 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8100 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8101a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8101 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8101 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8101b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8101 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8101 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8102a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8102 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8102 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8102b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8102 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8102 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8103a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8103 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8103 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8103b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8103 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8103 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8104a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8104 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8104 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8104b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8104 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8104 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8105a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8105 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8105 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8105b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8105 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8105 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8106a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8106 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8106 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8106b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8106 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8106 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8107a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8107 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8107 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8107b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8107 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8107 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8108a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8108 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8108 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8108b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8108 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8108 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8109a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8109 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8109 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8109b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8109 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8109 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810aa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810ab(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810ba(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810bb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810ca(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810cb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810da(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810db(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810ea(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810eb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810fa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_810fb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x810f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x810f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8110a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8110 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8110 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8110b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8110 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8110 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8111a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8111 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8111 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8111b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8111 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8111 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8112a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8112 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8112 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8112b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8112 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8112 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8113a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8113 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8113 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8113b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8113 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8113 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8114a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8114 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8114 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8114b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8114 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8114 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8115a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8115 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8115 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8115b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8115 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8115 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8116a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8116 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8116 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8116b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8116 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8116 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8117a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8117 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8117 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8117b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8117 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8117 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8118a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8118 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8118 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8118b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8118 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8118 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8119a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8119 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8119 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8119b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8119 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8119 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_811aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_811ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_811ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_811bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_811ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_811cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_811da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_811db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_811ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_811eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_811fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_811fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x811f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x811f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8120a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8120 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8120 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8120b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8120 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8120 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8121a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8121 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8121 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8121b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8121 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8121 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8122a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8122 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8122 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8122b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8122 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8122 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8123a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8123 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8123 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8123b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8123 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8123 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8124a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8124 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8124 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8124b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8124 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8124 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8125a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8125 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8125 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8125b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8125 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8125 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8126a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8126 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8126 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8126b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8126 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8126 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8127a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8127 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8127 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8127b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8127 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8127 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8128a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8128 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8128 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8128b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8128 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8128 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8129a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8129 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8129 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8129b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8129 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8129 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_812aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_812ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_812ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_812bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_812ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_812cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_812da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_812db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_812ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_812eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_812fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_812fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x812f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x812f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8130a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8130 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8130 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8130b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8130 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8130 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8131a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8131 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8131 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8131b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8131 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8131 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8132a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8132 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8132 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8132b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8132 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8132 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8133a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8133 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8133 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8133b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8133 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8133 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8134a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8134 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8134 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8134b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8134 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8134 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8135a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8135 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8135 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8135b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8135 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8135 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8136a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8136 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8136 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8136b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8136 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8136 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8137a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8137 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8137 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8137b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8137 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8137 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8138a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8138 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8138b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8138 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8139a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8139 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8139b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8139 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8150a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8150 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8150 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8150b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8150 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8150 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8151a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8151 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8151 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8151b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8151 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8151 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8152a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8152 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8152 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8152b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8152 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8152 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8153a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8153 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8153 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8153b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8153 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8153 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8154a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8154 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8154 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8154b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8154 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8154 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8155a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8155 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8155 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8155b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8155 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8155 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8156a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8156 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8156 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8156b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8156 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8156 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8157a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8157 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8157 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8157b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8157 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8157 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8158a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8158 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8158 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8158b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8158 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8158 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8159a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8159 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8159 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8159b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8159 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8159 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_815aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_815ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_815ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_815bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_815ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_815cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_815da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_815db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_815ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_815eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_815fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_815fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x815f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x815f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8160a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8160 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8160 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8160b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8160 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8160 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8161a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8161 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8161 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8161b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8161 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8161 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8162a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8162 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8162 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8162b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8162 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8162 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8163a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8163 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8163 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8163b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8163 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8163 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8164a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8164 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8164 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8164b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8164 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8164 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8165a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8165 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8165 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8165b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8165 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8165 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8166a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8166 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8166 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8166b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8166 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8166 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8167a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8167 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8167 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8167b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8167 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8167 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8168a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8168 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8168 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8168b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8168 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8168 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8169a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8169 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8169 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8169b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8169 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8169 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_816aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_816ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_816ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_816bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_816ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_816cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_816da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_816db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_816ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_816eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_816fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_816fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x816f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x816f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8170a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8170 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8170 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8170b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8170 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8170 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8171a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8171 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8171 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8171b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8171 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8171 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8172a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8172 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8172 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8172b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8172 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8172 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8173a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8173 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8173 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8173b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8173 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8173 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8174a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8174 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8174 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8174b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8174 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8174 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8175a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8175 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8175 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8175b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8175 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8175 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8176a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8176 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8176 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8176b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8176 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8176 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8177a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8177 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8177 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8177b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8177 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8177 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8178a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8178 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8178b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8178 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8179a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8179 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8179b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8179 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8190a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8190 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8190 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8190b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8190 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8190 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8191a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8191 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8191 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8191b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8191 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8191 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8192a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8192 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8192 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8192b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8192 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8192 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8193a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8193 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8193 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8193b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8193 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8193 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8194a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8194 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8194 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8194b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8194 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8194 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8195a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8195 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8195 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8195b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8195 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8195 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8196a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8196 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8196 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8196b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8196 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8196 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8197a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8197 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8197 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8197b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8197 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8197 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8198a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8198 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8198 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8198b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8198 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8198 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8199a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8199 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8199 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8199b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8199 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8199 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_819aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_819ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_819ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_819bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_819ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_819cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_819da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_819db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_819ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_819eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_819fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_819fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x819f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x819f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_81a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_81a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_81a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_81a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_81a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_81a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_81a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_81a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_81b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_81b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x81b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_81c0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81c0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81c1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81c1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81c2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81c2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81c3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81c3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81c4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81c4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81c5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81c5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81c6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81c6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81c7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81c7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x81c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81d9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81d9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81daa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81dab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81dba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81dbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81dca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81dcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81dda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81ddb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81dea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81deb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81dfa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81dfb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81e0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81e1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81e2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81e3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81e4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81e5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81e6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_81e7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_81e8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81e8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81e9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81e9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81eaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81eab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81eba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81ebb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81eca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81ecb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81eda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81edb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81eea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81eeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81efa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81efb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x81f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81f8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81f9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 6;
}

void cpu_op_81f9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_81faa(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81fab(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81fba(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81fbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x81fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_81fca(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x81fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_81fcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x81fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8200a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8200 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8200 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8200b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8200 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8200 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8201a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8201 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8201 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8201b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8201 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8201 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8202a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8202 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8202 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8202b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8202 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8202 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8203a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8203 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8203 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8203b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8203 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8203 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8204a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8204 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8204 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8204b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8204 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8204 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8205a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8205 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8205 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8205b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8205 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8205 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8206a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8206 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8206 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8206b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8206 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8206 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8207a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8207 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8207 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8207b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8207 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8207 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8210a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8210 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8210b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8210 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8211a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8211 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8211b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8211 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8212a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8212 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8212b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8212 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8213a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8213 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8213b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8213 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8214a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8214 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8214b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8214 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8215a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8215 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8215b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8215 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8216a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8216 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8216b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8216 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8217a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8217 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8217b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8217 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8218a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8218 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8218 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8218b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8218 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8218 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8219a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8219 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8219 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8219b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8219 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8219 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_821aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_821ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_821ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_821bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_821ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_821cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_821da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_821db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_821ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_821eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_821fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_821fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x821f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x821f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8220a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8220 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8220 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8220b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8220 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8220 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8221a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8221 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8221 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8221b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8221 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8221 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8222a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8222 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8222 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8222b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8222 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8222 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8223a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8223 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8223 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8223b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8223 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8223 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8224a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8224 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8224 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8224b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8224 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8224 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8225a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8225 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8225 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8225b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8225 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8225 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8226a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8226 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8226 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8226b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8226 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8226 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8227a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8227 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8227 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8227b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8227 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8227 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8228a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8228 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8228b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8228 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8229a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8229 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8229b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8229 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_822aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_822ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_822ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_822bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_822ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_822cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_822da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_822db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_822ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_822eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_822fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_822fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x822f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x822f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8230a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8230 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8230b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8230 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8231a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8231 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8231b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8231 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8232a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8232 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8232b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8232 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8233a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8233 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8233b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8233 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8234a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8234 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8234b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8234 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8235a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8235 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8235b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8235 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8236a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8236 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8236b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8236 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8237a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8237 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8237b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8237 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8238a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8238 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8238b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8238 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8239a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8239 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_8239b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8239 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_823aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x823a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_823ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x823a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_823ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x823b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_823bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x823b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_823ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x823c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_823cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x823c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8240a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8240 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8240 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8240b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8240 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8240 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8241a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8241 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8241 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8241b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8241 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8241 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8242a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8242 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8242 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8242b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8242 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8242 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8243a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8243 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8243 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8243b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8243 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8243 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8244a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8244 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8244 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8244b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8244 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8244 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8245a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8245 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8245 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8245b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8245 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8245 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8246a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8246 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8246 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8246b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8246 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8246 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8247a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8247 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8247 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8247b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8247 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8247 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8250a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8250 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8250 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8250b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8250 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8250 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8251a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8251 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8251 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8251b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8251 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8251 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8252a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8252 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8252 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8252b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8252 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8252 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8253a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8253 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8253 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8253b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8253 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8253 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8254a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8254 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8254 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8254b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8254 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8254 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8255a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8255 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8255 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8255b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8255 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8255 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8256a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8256 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8256 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8256b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8256 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8256 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8257a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8257 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8257 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8257b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8257 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8257 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8258a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8258 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8258 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8258b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8258 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8258 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8259a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8259 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8259 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8259b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8259 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8259 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_825aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_825ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_825ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_825bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_825ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_825cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_825da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_825db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_825ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_825eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_825fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_825fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x825f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x825f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8260a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8260 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8260 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8260b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8260 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8260 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8261a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8261 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8261 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8261b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8261 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8261 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8262a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8262 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8262 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8262b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8262 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8262 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8263a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8263 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8263 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8263b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8263 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8263 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8264a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8264 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8264 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8264b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8264 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8264 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8265a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8265 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8265 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8265b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8265 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8265 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8266a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8266 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8266 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8266b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8266 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8266 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8267a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8267 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8267 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8267b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8267 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8267 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8268a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8268 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8268 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8268b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8268 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8268 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8269a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8269 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8269 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8269b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8269 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8269 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_826aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_826ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_826ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_826bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_826ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_826cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_826da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_826db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_826ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_826eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_826fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_826fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x826f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x826f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8270a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8270 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8270 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8270b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8270 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8270 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8271a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8271 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8271 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8271b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8271 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8271 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8272a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8272 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8272 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8272b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8272 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8272 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8273a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8273 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8273 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8273b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8273 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8273 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8274a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8274 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8274 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8274b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8274 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8274 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8275a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8275 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8275 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8275b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8275 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8275 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8276a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8276 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8276 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8276b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8276 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8276 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8277a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8277 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8277 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8277b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8277 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8277 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8278a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8278 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8278b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8278 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8279a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8279 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_8279b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8279 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_827aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x827a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_827ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x827a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_827ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x827b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_827bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x827b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_827ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x827c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_827cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x827c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8280a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8280 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8280 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8280b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8280 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8280 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8281a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8281 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8281 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8281b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8281 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8281 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8282a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8282 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8282 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8282b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8282 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8282 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8283a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8283 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8283 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8283b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8283 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8283 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8284a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8284 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8284 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8284b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8284 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8284 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8285a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8285 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8285 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8285b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8285 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8285 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8286a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8286 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8286 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8286b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8286 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8286 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8287a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8287 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8287 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8287b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8287 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8287 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8290a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8290 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8290b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8290 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8291a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8291 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8291b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8291 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8292a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8292 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8292b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8292 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8293a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8293 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8293b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8293 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8294a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8294 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8294b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8294 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8295a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8295 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8295b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8295 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8296a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8296 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8296b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8296 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8297a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8297 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8297b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8297 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8298a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8298 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8298 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8298b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8298 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8298 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8299a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8299 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8299 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8299b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8299 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8299 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_829aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_829ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_829ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_829bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_829ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_829cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_829da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_829db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_829ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_829eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_829fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_829fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x829f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x829f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_82a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_82a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_82a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_82a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_82a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_82a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_82a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_82a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_82b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_82baa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82bab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82bba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_82bbb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x82bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82bca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x82bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_82bcb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x82bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_82c0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82c0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82c1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82c1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82c2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82c2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82c3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82c3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82c4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82c4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82c5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82c5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82c6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82c6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82c7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82c7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x82c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82d9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82d9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82daa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82dab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82dba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82dbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82dca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82dcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82dda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82ddb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82dea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82deb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82dfa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82dfb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82e0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82e1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82e2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82e3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82e4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82e5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82e6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_82e7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_82e8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82e8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82e9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82e9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82eaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82eab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82eba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82ebb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82eca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82ecb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82eda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82edb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82eea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82eeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82efa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82efb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x82f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82f8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82f9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 6;
}

void cpu_op_82f9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_82faa(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82fab(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82fba(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82fbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x82fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_82fca(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x82fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_82fcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x82fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8300a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8300 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8300 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8300b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8300 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8300 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8301a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8301 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8301 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8301b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8301 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8301 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8302a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8302 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8302 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8302b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8302 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8302 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8303a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8303 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8303 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8303b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8303 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8303 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8304a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8304 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8304 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8304b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8304 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8304 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8305a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8305 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8305 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8305b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8305 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8305 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8306a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8306 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8306 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8306b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8306 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8306 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8307a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8307 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8307 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8307b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8307 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8307 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8308a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8308 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8308 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8308b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8308 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8308 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8309a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8309 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8309 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8309b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8309 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8309 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830aa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830ab(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830ba(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830bb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830ca(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830cb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830da(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830db(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830ea(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830eb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830fa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_830fb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x830f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x830f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8310a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8310 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8310 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8310b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8310 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8310 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8311a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8311 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8311 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8311b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8311 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8311 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8312a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8312 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8312 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8312b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8312 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8312 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8313a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8313 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8313 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8313b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8313 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8313 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8314a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8314 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8314 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8314b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8314 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8314 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8315a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8315 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8315 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8315b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8315 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8315 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8316a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8316 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8316 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8316b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8316 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8316 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8317a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8317 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8317 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8317b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8317 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8317 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8318a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8318 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8318 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8318b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8318 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8318 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8319a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8319 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8319 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8319b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8319 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8319 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_831aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_831ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_831ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_831bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_831ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_831cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_831da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_831db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_831ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_831eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_831fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_831fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x831f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x831f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8320a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8320 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8320 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8320b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8320 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8320 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8321a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8321 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8321 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8321b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8321 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8321 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8322a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8322 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8322 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8322b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8322 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8322 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8323a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8323 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8323 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8323b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8323 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8323 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8324a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8324 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8324 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8324b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8324 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8324 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8325a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8325 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8325 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8325b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8325 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8325 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8326a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8326 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8326 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8326b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8326 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8326 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8327a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8327 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8327 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8327b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8327 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8327 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8328a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8328 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8328 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8328b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8328 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8328 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8329a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8329 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8329 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8329b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8329 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8329 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_832aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_832ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_832ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_832bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_832ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_832cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_832da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_832db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_832ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_832eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_832fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_832fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x832f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x832f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8330a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8330 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8330 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8330b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8330 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8330 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8331a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8331 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8331 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8331b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8331 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8331 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8332a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8332 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8332 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8332b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8332 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8332 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8333a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8333 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8333 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8333b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8333 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8333 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8334a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8334 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8334 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8334b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8334 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8334 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8335a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8335 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8335 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8335b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8335 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8335 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8336a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8336 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8336 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8336b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8336 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8336 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8337a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8337 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8337 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8337b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8337 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8337 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8338a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8338 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8338b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8338 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8339a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8339 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8339b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8339 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8350a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8350 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8350 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8350b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8350 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8350 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8351a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8351 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8351 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8351b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8351 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8351 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8352a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8352 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8352 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8352b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8352 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8352 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8353a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8353 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8353 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8353b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8353 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8353 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8354a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8354 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8354 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8354b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8354 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8354 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8355a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8355 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8355 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8355b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8355 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8355 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8356a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8356 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8356 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8356b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8356 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8356 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8357a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8357 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8357 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8357b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8357 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8357 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8358a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8358 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8358 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8358b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8358 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8358 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8359a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8359 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8359 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8359b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8359 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8359 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_835aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_835ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_835ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_835bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_835ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_835cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_835da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_835db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_835ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_835eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_835fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_835fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x835f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x835f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8360a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8360 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8360 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8360b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8360 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8360 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8361a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8361 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8361 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8361b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8361 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8361 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8362a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8362 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8362 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8362b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8362 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8362 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8363a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8363 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8363 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8363b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8363 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8363 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8364a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8364 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8364 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8364b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8364 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8364 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8365a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8365 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8365 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8365b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8365 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8365 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8366a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8366 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8366 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8366b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8366 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8366 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8367a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8367 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8367 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8367b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8367 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8367 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8368a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8368 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8368 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8368b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8368 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8368 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8369a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8369 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8369 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8369b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8369 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8369 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_836aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_836ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_836ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_836bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_836ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_836cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_836da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_836db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_836ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_836eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_836fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_836fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x836f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x836f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8370a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8370 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8370 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8370b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8370 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8370 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8371a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8371 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8371 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8371b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8371 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8371 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8372a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8372 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8372 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8372b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8372 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8372 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8373a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8373 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8373 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8373b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8373 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8373 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8374a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8374 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8374 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8374b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8374 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8374 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8375a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8375 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8375 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8375b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8375 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8375 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8376a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8376 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8376 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8376b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8376 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8376 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8377a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8377 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8377 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8377b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8377 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8377 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8378a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8378 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8378b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8378 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8379a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8379 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8379b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8379 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8390a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8390 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8390 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8390b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8390 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8390 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8391a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8391 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8391 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8391b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8391 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8391 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8392a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8392 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8392 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8392b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8392 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8392 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8393a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8393 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8393 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8393b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8393 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8393 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8394a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8394 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8394 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8394b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8394 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8394 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8395a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8395 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8395 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8395b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8395 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8395 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8396a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8396 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8396 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8396b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8396 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8396 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8397a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8397 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8397 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8397b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8397 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8397 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8398a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8398 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8398 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8398b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8398 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8398 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8399a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8399 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8399 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8399b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8399 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8399 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_839aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_839ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_839ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_839bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_839ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_839cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_839da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_839db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_839ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_839eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_839fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_839fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x839f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x839f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_83a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_83a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_83a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_83a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_83a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_83a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_83a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_83a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_83b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_83b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x83b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_83c0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83c0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83c1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83c1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83c2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83c2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83c3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83c3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83c4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83c4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83c5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83c5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83c6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83c6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83c7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83c7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x83c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83d9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83d9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83daa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83dab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83dba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83dbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83dca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83dcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83dda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83ddb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83dea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83deb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83dfa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83dfb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83e0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83e1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83e2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83e3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83e4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83e5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83e6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_83e7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_83e8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83e8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83e9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83e9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83eaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83eab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83eba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83ebb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83eca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83ecb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83eda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83edb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83eea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83eeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83efa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83efb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x83f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83f8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83f9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 6;
}

void cpu_op_83f9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_83faa(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83fab(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83fba(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83fbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x83fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_83fca(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x83fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_83fcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x83fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8400a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8400 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8400 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8400b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8400 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8400 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8401a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8401 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8401 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8401b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8401 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8401 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8402a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8402 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8402 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8402b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8402 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8402 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8403a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8403 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8403 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8403b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8403 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8403 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8404a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8404 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8404 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8404b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8404 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8404 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8405a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8405 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8405 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8405b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8405 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8405 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8406a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8406 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8406 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8406b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8406 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8406 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8407a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8407 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8407 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8407b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8407 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8407 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8410a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8410 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8410b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8410 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8411a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8411 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8411b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8411 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8412a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8412 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8412b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8412 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8413a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8413 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8413b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8413 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8414a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8414 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8414b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8414 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8415a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8415 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8415b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8415 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8416a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8416 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8416b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8416 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8417a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8417 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8417b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8417 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8418a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8418 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8418 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8418b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8418 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8418 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8419a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8419 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8419 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8419b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8419 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8419 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_841aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_841ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_841ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_841bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_841ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_841cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_841da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_841db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_841ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_841eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_841fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_841fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x841f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x841f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8420a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8420 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8420 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8420b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8420 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8420 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8421a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8421 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8421 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8421b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8421 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8421 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8422a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8422 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8422 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8422b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8422 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8422 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8423a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8423 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8423 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8423b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8423 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8423 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8424a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8424 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8424 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8424b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8424 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8424 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8425a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8425 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8425 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8425b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8425 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8425 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8426a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8426 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8426 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8426b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8426 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8426 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8427a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8427 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8427 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8427b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8427 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8427 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8428a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8428 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8428b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8428 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8429a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8429 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8429b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8429 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_842aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_842ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_842ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_842bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_842ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_842cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_842da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_842db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_842ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_842eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_842fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_842fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x842f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x842f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8430a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8430 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8430b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8430 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8431a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8431 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8431b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8431 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8432a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8432 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8432b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8432 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8433a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8433 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8433b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8433 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8434a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8434 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8434b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8434 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8435a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8435 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8435b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8435 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8436a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8436 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8436b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8436 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8437a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8437 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8437b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8437 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8438a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8438 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8438b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8438 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8439a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8439 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_8439b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8439 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_843aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x843a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_843ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x843a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_843ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x843b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_843bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x843b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_843ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x843c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_843cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x843c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8440a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8440 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8440 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8440b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8440 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8440 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8441a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8441 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8441 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8441b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8441 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8441 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8442a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8442 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8442 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8442b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8442 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8442 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8443a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8443 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8443 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8443b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8443 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8443 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8444a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8444 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8444 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8444b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8444 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8444 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8445a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8445 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8445 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8445b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8445 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8445 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8446a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8446 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8446 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8446b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8446 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8446 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8447a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8447 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8447 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8447b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8447 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8447 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8450a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8450 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8450 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8450b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8450 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8450 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8451a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8451 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8451 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8451b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8451 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8451 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8452a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8452 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8452 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8452b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8452 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8452 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8453a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8453 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8453 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8453b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8453 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8453 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8454a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8454 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8454 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8454b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8454 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8454 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8455a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8455 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8455 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8455b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8455 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8455 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8456a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8456 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8456 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8456b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8456 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8456 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8457a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8457 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8457 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8457b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8457 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8457 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8458a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8458 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8458 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8458b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8458 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8458 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8459a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8459 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8459 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8459b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8459 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8459 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_845aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_845ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_845ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_845bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_845ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_845cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_845da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_845db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_845ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_845eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_845fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_845fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x845f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x845f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8460a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8460 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8460 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8460b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8460 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8460 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8461a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8461 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8461 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8461b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8461 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8461 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8462a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8462 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8462 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8462b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8462 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8462 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8463a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8463 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8463 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8463b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8463 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8463 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8464a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8464 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8464 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8464b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8464 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8464 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8465a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8465 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8465 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8465b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8465 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8465 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8466a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8466 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8466 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8466b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8466 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8466 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8467a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8467 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8467 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8467b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8467 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8467 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8468a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8468 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8468 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8468b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8468 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8468 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8469a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8469 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8469 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8469b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8469 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8469 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_846aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_846ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_846ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_846bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_846ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_846cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_846da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_846db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_846ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_846eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_846fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_846fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x846f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x846f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8470a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8470 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8470 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8470b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8470 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8470 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8471a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8471 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8471 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8471b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8471 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8471 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8472a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8472 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8472 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8472b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8472 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8472 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8473a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8473 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8473 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8473b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8473 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8473 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8474a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8474 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8474 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8474b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8474 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8474 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8475a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8475 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8475 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8475b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8475 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8475 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8476a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8476 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8476 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8476b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8476 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8476 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8477a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8477 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8477 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8477b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8477 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8477 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8478a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8478 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8478b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8478 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8479a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8479 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_8479b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8479 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_847aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x847a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_847ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x847a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_847ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x847b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_847bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x847b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_847ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x847c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_847cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x847c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8480a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8480 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8480 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8480b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8480 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8480 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8481a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8481 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8481 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8481b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8481 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8481 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8482a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8482 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8482 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8482b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8482 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8482 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8483a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8483 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8483 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8483b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8483 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8483 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8484a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8484 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8484 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8484b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8484 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8484 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8485a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8485 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8485 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8485b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8485 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8485 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8486a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8486 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8486 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8486b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8486 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8486 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8487a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8487 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8487 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8487b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8487 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8487 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8490a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8490 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8490b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8490 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8491a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8491 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8491b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8491 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8492a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8492 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8492b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8492 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8493a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8493 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8493b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8493 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8494a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8494 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8494b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8494 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8495a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8495 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8495b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8495 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8496a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8496 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8496b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8496 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8497a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8497 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8497b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8497 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8498a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8498 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8498 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8498b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8498 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8498 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8499a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8499 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8499 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8499b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8499 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8499 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_849aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_849ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_849ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_849bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_849ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_849cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_849da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_849db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_849ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_849eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_849fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_849fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x849f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x849f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_84a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_84a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_84a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_84a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_84a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_84a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_84a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_84a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_84b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_84baa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84bab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84bba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_84bbb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x84bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84bca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x84bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_84bcb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x84bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_84c0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84c0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84c1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84c1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84c2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84c2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84c3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84c3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84c4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84c4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84c5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84c5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84c6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84c6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84c7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84c7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x84c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84d9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84d9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84daa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84dab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84dba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84dbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84dca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84dcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84dda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84ddb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84dea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84deb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84dfa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84dfb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84e0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84e1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84e2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84e3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84e4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84e5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84e6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_84e7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_84e8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84e8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84e9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84e9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84eaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84eab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84eba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84ebb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84eca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84ecb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84eda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84edb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84eea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84eeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84efa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84efb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x84f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84f8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84f9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 6;
}

void cpu_op_84f9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_84faa(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84fab(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84fba(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84fbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x84fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_84fca(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x84fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_84fcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x84fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8500a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8500 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8500 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8500b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8500 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8500 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8501a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8501 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8501 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8501b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8501 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8501 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8502a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8502 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8502 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8502b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8502 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8502 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8503a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8503 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8503 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8503b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8503 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8503 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8504a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8504 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8504 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8504b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8504 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8504 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8505a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8505 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8505 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8505b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8505 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8505 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8506a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8506 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8506 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8506b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8506 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8506 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8507a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8507 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8507 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8507b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8507 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8507 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8508a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8508 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8508 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8508b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8508 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8508 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8509a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8509 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8509 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8509b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8509 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8509 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850aa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850ab(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850ba(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850bb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850ca(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850cb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850da(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850db(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850ea(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850eb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850fa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_850fb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x850f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x850f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8510a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8510 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8510 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8510b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8510 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8510 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8511a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8511 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8511 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8511b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8511 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8511 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8512a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8512 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8512 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8512b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8512 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8512 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8513a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8513 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8513 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8513b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8513 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8513 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8514a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8514 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8514 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8514b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8514 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8514 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8515a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8515 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8515 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8515b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8515 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8515 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8516a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8516 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8516 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8516b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8516 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8516 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8517a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8517 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8517 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8517b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8517 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8517 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8518a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8518 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8518 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8518b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8518 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8518 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8519a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8519 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8519 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8519b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8519 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8519 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_851aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_851ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_851ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_851bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_851ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_851cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_851da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_851db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_851ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_851eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_851fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_851fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x851f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x851f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8520a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8520 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8520 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8520b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8520 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8520 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8521a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8521 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8521 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8521b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8521 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8521 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8522a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8522 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8522 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8522b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8522 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8522 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8523a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8523 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8523 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8523b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8523 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8523 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8524a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8524 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8524 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8524b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8524 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8524 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8525a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8525 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8525 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8525b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8525 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8525 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8526a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8526 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8526 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8526b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8526 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8526 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8527a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8527 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8527 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8527b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8527 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8527 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8528a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8528 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8528 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8528b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8528 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8528 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8529a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8529 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8529 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8529b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8529 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8529 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_852aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_852ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_852ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_852bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_852ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_852cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_852da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_852db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_852ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_852eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_852fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_852fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x852f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x852f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8530a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8530 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8530 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8530b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8530 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8530 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8531a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8531 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8531 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8531b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8531 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8531 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8532a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8532 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8532 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8532b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8532 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8532 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8533a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8533 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8533 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8533b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8533 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8533 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8534a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8534 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8534 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8534b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8534 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8534 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8535a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8535 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8535 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8535b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8535 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8535 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8536a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8536 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8536 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8536b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8536 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8536 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8537a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8537 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8537 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8537b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8537 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8537 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8538a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8538 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8538b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8538 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8539a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8539 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8539b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8539 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8550a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8550 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8550 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8550b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8550 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8550 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8551a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8551 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8551 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8551b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8551 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8551 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8552a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8552 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8552 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8552b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8552 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8552 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8553a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8553 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8553 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8553b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8553 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8553 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8554a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8554 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8554 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8554b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8554 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8554 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8555a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8555 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8555 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8555b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8555 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8555 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8556a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8556 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8556 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8556b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8556 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8556 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8557a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8557 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8557 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8557b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8557 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8557 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8558a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8558 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8558 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8558b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8558 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8558 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8559a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8559 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8559 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8559b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8559 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8559 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_855aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_855ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_855ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_855bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_855ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_855cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_855da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_855db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_855ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_855eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_855fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_855fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x855f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x855f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8560a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8560 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8560 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8560b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8560 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8560 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8561a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8561 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8561 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8561b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8561 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8561 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8562a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8562 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8562 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8562b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8562 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8562 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8563a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8563 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8563 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8563b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8563 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8563 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8564a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8564 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8564 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8564b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8564 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8564 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8565a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8565 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8565 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8565b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8565 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8565 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8566a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8566 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8566 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8566b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8566 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8566 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8567a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8567 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8567 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8567b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8567 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8567 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8568a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8568 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8568 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8568b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8568 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8568 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8569a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8569 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8569 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8569b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8569 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8569 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_856aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_856ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_856ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_856bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_856ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_856cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_856da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_856db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_856ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_856eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_856fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_856fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x856f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x856f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8570a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8570 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8570 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8570b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8570 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8570 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8571a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8571 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8571 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8571b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8571 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8571 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8572a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8572 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8572 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8572b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8572 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8572 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8573a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8573 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8573 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8573b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8573 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8573 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8574a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8574 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8574 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8574b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8574 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8574 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8575a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8575 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8575 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8575b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8575 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8575 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8576a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8576 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8576 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8576b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8576 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8576 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8577a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8577 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8577 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8577b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8577 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8577 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8578a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8578 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8578b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8578 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8579a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8579 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8579b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8579 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8590a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8590 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8590 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8590b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8590 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8590 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8591a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8591 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8591 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8591b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8591 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8591 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8592a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8592 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8592 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8592b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8592 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8592 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8593a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8593 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8593 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8593b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8593 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8593 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8594a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8594 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8594 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8594b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8594 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8594 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8595a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8595 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8595 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8595b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8595 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8595 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8596a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8596 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8596 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8596b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8596 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8596 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8597a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8597 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8597 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8597b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8597 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8597 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8598a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8598 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8598 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8598b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8598 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8598 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8599a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8599 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8599 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8599b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8599 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8599 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_859aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_859ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_859ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_859bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_859ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_859cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_859da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_859db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_859ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_859eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_859fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_859fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x859f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x859f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_85a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_85a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_85a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_85a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_85a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_85a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_85a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_85a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_85b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_85b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x85b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_85c0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85c0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85c1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85c1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85c2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85c2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85c3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85c3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85c4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85c4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85c5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85c5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85c6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85c6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85c7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85c7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x85c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85d9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85d9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85daa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85dab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85dba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85dbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85dca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85dcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85dda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85ddb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85dea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85deb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85dfa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85dfb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85e0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85e1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85e2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85e3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85e4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85e5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85e6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_85e7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_85e8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85e8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85e9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85e9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85eaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85eab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85eba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85ebb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85eca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85ecb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85eda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85edb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85eea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85eeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85efa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85efb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x85f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85f8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85f9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 6;
}

void cpu_op_85f9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_85faa(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85fab(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85fba(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85fbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x85fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_85fca(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x85fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_85fcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x85fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8600a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8600 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8600 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8600b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8600 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8600 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8601a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8601 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8601 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8601b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8601 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8601 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8602a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8602 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8602 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8602b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8602 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8602 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8603a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8603 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8603 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8603b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8603 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8603 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8604a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8604 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8604 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8604b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8604 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8604 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8605a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8605 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8605 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8605b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8605 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8605 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8606a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8606 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8606 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8606b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8606 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8606 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8607a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8607 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8607 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8607b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8607 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8607 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8610a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8610 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8610b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8610 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8611a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8611 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8611b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8611 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8612a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8612 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8612b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8612 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8613a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8613 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8613b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8613 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8614a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8614 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8614b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8614 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8615a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8615 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8615b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8615 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8616a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8616 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8616b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8616 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8617a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8617 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8617b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8617 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8618a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8618 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8618 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8618b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8618 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8618 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8619a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8619 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8619 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8619b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8619 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8619 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_861aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_861ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_861ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_861bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_861ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_861cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_861da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_861db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_861ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_861eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_861fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_861fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x861f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x861f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8620a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8620 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8620 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8620b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8620 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8620 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8621a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8621 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8621 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8621b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8621 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8621 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8622a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8622 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8622 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8622b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8622 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8622 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8623a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8623 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8623 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8623b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8623 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8623 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8624a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8624 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8624 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8624b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8624 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8624 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8625a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8625 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8625 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8625b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8625 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8625 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8626a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8626 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8626 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8626b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8626 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8626 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8627a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8627 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8627 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8627b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8627 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8627 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8628a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8628 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8628b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8628 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8629a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8629 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8629b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8629 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_862aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_862ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_862ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_862bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_862ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_862cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_862da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_862db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_862ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_862eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_862fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_862fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x862f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x862f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8630a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8630 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8630b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8630 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8631a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8631 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8631b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8631 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8632a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8632 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8632b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8632 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8633a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8633 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8633b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8633 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8634a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8634 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8634b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8634 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8635a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8635 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8635b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8635 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8636a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8636 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8636b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8636 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8637a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8637 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8637b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8637 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8638a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8638 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8638b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8638 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8639a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8639 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_8639b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8639 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_863aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x863a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_863ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x863a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_863ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x863b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_863bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x863b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_863ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x863c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_863cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x863c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8640a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8640 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8640 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8640b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8640 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8640 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8641a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8641 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8641 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8641b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8641 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8641 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8642a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8642 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8642 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8642b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8642 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8642 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8643a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8643 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8643 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8643b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8643 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8643 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8644a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8644 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8644 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8644b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8644 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8644 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8645a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8645 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8645 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8645b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8645 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8645 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8646a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8646 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8646 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8646b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8646 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8646 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8647a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8647 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8647 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8647b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8647 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8647 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8650a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8650 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8650 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8650b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8650 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8650 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8651a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8651 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8651 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8651b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8651 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8651 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8652a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8652 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8652 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8652b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8652 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8652 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8653a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8653 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8653 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8653b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8653 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8653 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8654a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8654 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8654 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8654b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8654 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8654 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8655a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8655 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8655 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8655b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8655 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8655 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8656a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8656 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8656 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8656b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8656 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8656 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8657a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8657 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8657 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8657b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8657 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8657 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8658a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8658 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8658 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8658b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8658 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8658 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8659a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8659 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8659 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8659b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8659 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8659 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_865aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_865ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_865ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_865bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_865ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_865cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_865da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_865db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_865ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_865eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_865fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_865fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x865f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x865f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8660a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8660 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8660 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8660b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8660 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8660 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8661a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8661 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8661 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8661b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8661 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8661 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8662a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8662 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8662 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8662b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8662 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8662 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8663a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8663 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8663 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8663b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8663 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8663 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8664a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8664 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8664 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8664b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8664 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8664 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8665a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8665 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8665 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8665b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8665 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8665 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8666a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8666 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8666 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8666b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8666 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8666 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8667a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8667 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8667 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8667b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8667 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8667 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8668a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8668 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8668 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8668b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8668 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8668 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8669a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8669 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8669 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8669b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8669 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8669 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_866aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_866ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_866ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_866bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_866ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_866cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_866da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_866db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_866ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_866eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_866fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_866fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x866f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x866f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8670a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8670 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8670 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8670b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8670 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8670 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8671a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8671 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8671 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8671b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8671 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8671 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8672a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8672 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8672 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8672b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8672 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8672 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8673a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8673 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8673 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8673b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8673 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8673 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8674a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8674 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8674 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8674b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8674 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8674 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8675a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8675 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8675 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8675b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8675 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8675 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8676a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8676 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8676 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8676b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8676 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8676 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8677a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8677 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8677 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8677b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8677 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8677 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8678a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8678 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8678b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8678 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8679a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8679 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_8679b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8679 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_867aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x867a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_867ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x867a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_867ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x867b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_867bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x867b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_867ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x867c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_867cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x867c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8680a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8680 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8680 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8680b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8680 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8680 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8681a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8681 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8681 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8681b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8681 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8681 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8682a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8682 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8682 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8682b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8682 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8682 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8683a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8683 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8683 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8683b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8683 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8683 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8684a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8684 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8684 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8684b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8684 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8684 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8685a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8685 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8685 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8685b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8685 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8685 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8686a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8686 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8686 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8686b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8686 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8686 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8687a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8687 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8687 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8687b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8687 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8687 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8690a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8690 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8690b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8690 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8691a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8691 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8691b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8691 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8692a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8692 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8692b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8692 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8693a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8693 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8693b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8693 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8694a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8694 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8694b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8694 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8695a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8695 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8695b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8695 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8696a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8696 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8696b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8696 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8697a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8697 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8697b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8697 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8698a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8698 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8698 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8698b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8698 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8698 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8699a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8699 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8699 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8699b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8699 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8699 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_869aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_869ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_869ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_869bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_869ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_869cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_869da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_869db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_869ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_869eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_869fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_869fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x869f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x869f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_86a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_86a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_86a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_86a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_86a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_86a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_86a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_86a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_86b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_86baa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86bab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86bba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_86bbb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x86bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86bca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x86bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_86bcb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x86bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_86c0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86c0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86c1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86c1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86c2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86c2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86c3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86c3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86c4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86c4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86c5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86c5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86c6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86c6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86c7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86c7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x86c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86d9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86d9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86daa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86dab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86dba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86dbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86dca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86dcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86dda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86ddb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86dea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86deb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86dfa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86dfb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86e0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86e1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86e2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86e3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86e4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86e5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86e6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_86e7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_86e8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86e8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86e9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86e9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86eaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86eab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86eba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86ebb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86eca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86ecb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86eda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86edb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86eea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86eeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86efa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86efb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x86f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86f8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86f9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 6;
}

void cpu_op_86f9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_86faa(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86fab(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86fba(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86fbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x86fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_86fca(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x86fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_86fcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x86fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8700a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8700 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8700 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8700b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8700 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8700 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8701a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8701 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8701 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8701b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8701 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8701 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8702a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8702 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8702 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8702b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8702 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8702 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8703a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8703 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8703 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8703b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8703 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8703 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8704a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8704 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8704 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8704b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8704 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8704 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8705a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8705 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8705 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8705b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8705 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8705 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8706a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8706 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8706 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8706b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8706 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8706 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8707a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8707 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8707 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8707b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8707 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8707 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8708a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8708 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8708 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8708b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8708 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8708 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8709a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8709 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8709 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8709b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8709 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8709 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870aa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870ab(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870ba(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870bb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870ca(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870cb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870da(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870db(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870ea(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870eb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870fa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_870fb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x870f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x870f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8710a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8710 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8710 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8710b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8710 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8710 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8711a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8711 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8711 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8711b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8711 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8711 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8712a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8712 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8712 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8712b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8712 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8712 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8713a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8713 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8713 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8713b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8713 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8713 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8714a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8714 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8714 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8714b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8714 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8714 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8715a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8715 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8715 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8715b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8715 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8715 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8716a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8716 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8716 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8716b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8716 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8716 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8717a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8717 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8717 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8717b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8717 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8717 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8718a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8718 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8718 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8718b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8718 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8718 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8719a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8719 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8719 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8719b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8719 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8719 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_871aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_871ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_871ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_871bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_871ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_871cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_871da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_871db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_871ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_871eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_871fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_871fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x871f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x871f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8720a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8720 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8720 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8720b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8720 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8720 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8721a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8721 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8721 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8721b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8721 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8721 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8722a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8722 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8722 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8722b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8722 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8722 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8723a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8723 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8723 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8723b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8723 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8723 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8724a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8724 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8724 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8724b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8724 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8724 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8725a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8725 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8725 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8725b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8725 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8725 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8726a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8726 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8726 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8726b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8726 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8726 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8727a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8727 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8727 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8727b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8727 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8727 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8728a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8728 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8728 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8728b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8728 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8728 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8729a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8729 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8729 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8729b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8729 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8729 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_872aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_872ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_872ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_872bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_872ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_872cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_872da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_872db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_872ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_872eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_872fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_872fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x872f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x872f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8730a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8730 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8730 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8730b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8730 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8730 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8731a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8731 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8731 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8731b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8731 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8731 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8732a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8732 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8732 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8732b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8732 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8732 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8733a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8733 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8733 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8733b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8733 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8733 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8734a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8734 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8734 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8734b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8734 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8734 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8735a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8735 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8735 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8735b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8735 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8735 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8736a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8736 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8736 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8736b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8736 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8736 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8737a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8737 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8737 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8737b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8737 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8737 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8738a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8738 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8738b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8738 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8739a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8739 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8739b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8739 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8750a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8750 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8750 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8750b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8750 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8750 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8751a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8751 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8751 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8751b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8751 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8751 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8752a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8752 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8752 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8752b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8752 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8752 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8753a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8753 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8753 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8753b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8753 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8753 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8754a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8754 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8754 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8754b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8754 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8754 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8755a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8755 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8755 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8755b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8755 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8755 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8756a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8756 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8756 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8756b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8756 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8756 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8757a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8757 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8757 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8757b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8757 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8757 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8758a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8758 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8758 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8758b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8758 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8758 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8759a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8759 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8759 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8759b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8759 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8759 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_875aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_875ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_875ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_875bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_875ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_875cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_875da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_875db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_875ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_875eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_875fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_875fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x875f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x875f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8760a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8760 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8760 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8760b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8760 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8760 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8761a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8761 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8761 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8761b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8761 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8761 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8762a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8762 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8762 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8762b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8762 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8762 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8763a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8763 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8763 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8763b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8763 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8763 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8764a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8764 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8764 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8764b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8764 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8764 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8765a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8765 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8765 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8765b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8765 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8765 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8766a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8766 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8766 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8766b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8766 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8766 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8767a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8767 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8767 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8767b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8767 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8767 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8768a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8768 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8768 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8768b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8768 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8768 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8769a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8769 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8769 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8769b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8769 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8769 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_876aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_876ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_876ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_876bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_876ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_876cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_876da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_876db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_876ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_876eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_876fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_876fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x876f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x876f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8770a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8770 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8770 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8770b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8770 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8770 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8771a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8771 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8771 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8771b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8771 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8771 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8772a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8772 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8772 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8772b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8772 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8772 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8773a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8773 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8773 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8773b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8773 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8773 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8774a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8774 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8774 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8774b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8774 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8774 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8775a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8775 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8775 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8775b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8775 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8775 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8776a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8776 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8776 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8776b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8776 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8776 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8777a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8777 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8777 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8777b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8777 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8777 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8778a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8778 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8778b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8778 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8779a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8779 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8779b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8779 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8790a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8790 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8790 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8790b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8790 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8790 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8791a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8791 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8791 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8791b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8791 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8791 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8792a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8792 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8792 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8792b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8792 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8792 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8793a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8793 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8793 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8793b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8793 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8793 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8794a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8794 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8794 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8794b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8794 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8794 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8795a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8795 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8795 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8795b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8795 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8795 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8796a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8796 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8796 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8796b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8796 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8796 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8797a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8797 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8797 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8797b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8797 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8797 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8798a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8798 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8798 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8798b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8798 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8798 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8799a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8799 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8799 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8799b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8799 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8799 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_879aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_879ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_879ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_879bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_879ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_879cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_879da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_879db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_879ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_879eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_879fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_879fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x879f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x879f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_87a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_87a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_87a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_87a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_87a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_87a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_87a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_87a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_87b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_87b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x87b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_87c0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87c0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87c1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87c1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87c2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87c2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87c3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87c3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87c4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87c4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87c5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87c5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87c6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87c6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87c7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87c7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x87c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87d9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87d9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87daa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87dab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87dba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87dbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87dca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87dcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87dda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87ddb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87dea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87deb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87dfa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87dfb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87e0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87e1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87e2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87e3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87e4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87e5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87e6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_87e7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_87e8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87e8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87e9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87e9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87eaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87eab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87eba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87ebb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87eca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87ecb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87eda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87edb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87eea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87eeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87efa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87efb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x87f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87f8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87f9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 6;
}

void cpu_op_87f9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_87faa(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87fab(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87fba(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87fbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x87fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_87fca(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x87fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_87fcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x87fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8800a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8800 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8800 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8800b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8800 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8800 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8801a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8801 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8801 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8801b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8801 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8801 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8802a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8802 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8802 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8802b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8802 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8802 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8803a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8803 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8803 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8803b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8803 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8803 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8804a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8804 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8804 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8804b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8804 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8804 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8805a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8805 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8805 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8805b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8805 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8805 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8806a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8806 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8806 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8806b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8806 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8806 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8807a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8807 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8807 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8807b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8807 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8807 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8810a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8810 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8810b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8810 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8811a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8811 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8811b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8811 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8812a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8812 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8812b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8812 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8813a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8813 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8813b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8813 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8814a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8814 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8814b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8814 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8815a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8815 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8815b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8815 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8816a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8816 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8816b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8816 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8817a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8817 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8817b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8817 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8818a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8818 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8818 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8818b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8818 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8818 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8819a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8819 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8819 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8819b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8819 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8819 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_881aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_881ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_881ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_881bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_881ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_881cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_881da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_881db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_881ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_881eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_881fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_881fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x881f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x881f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8820a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8820 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8820 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8820b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8820 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8820 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8821a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8821 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8821 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8821b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8821 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8821 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8822a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8822 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8822 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8822b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8822 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8822 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8823a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8823 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8823 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8823b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8823 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8823 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8824a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8824 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8824 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8824b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8824 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8824 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8825a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8825 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8825 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8825b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8825 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8825 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8826a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8826 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8826 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8826b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8826 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8826 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8827a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8827 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8827 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8827b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8827 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8827 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8828a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8828 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8828b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8828 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8829a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8829 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8829b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8829 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_882aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_882ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_882ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_882bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_882ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_882cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_882da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_882db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_882ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_882eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_882fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_882fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x882f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x882f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8830a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8830 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8830b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8830 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8831a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8831 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8831b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8831 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8832a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8832 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8832b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8832 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8833a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8833 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8833b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8833 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8834a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8834 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8834b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8834 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8835a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8835 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8835b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8835 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8836a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8836 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8836b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8836 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8837a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8837 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8837b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8837 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8838a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8838 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8838b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8838 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8839a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8839 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_8839b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8839 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_883aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x883a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_883ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x883a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_883ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x883b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_883bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x883b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_883ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x883c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_883cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x883c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8840a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8840 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8840 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8840b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8840 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8840 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8841a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8841 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8841 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8841b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8841 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8841 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8842a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8842 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8842 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8842b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8842 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8842 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8843a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8843 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8843 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8843b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8843 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8843 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8844a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8844 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8844 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8844b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8844 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8844 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8845a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8845 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8845 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8845b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8845 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8845 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8846a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8846 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8846 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8846b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8846 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8846 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8847a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8847 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8847 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8847b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8847 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8847 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8850a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8850 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8850 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8850b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8850 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8850 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8851a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8851 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8851 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8851b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8851 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8851 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8852a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8852 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8852 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8852b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8852 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8852 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8853a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8853 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8853 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8853b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8853 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8853 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8854a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8854 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8854 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8854b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8854 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8854 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8855a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8855 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8855 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8855b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8855 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8855 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8856a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8856 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8856 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8856b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8856 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8856 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8857a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8857 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8857 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8857b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8857 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8857 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8858a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8858 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8858 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8858b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8858 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8858 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8859a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8859 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8859 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8859b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8859 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8859 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_885aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_885ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_885ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_885bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_885ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_885cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_885da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_885db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_885ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_885eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_885fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_885fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x885f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x885f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8860a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8860 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8860 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8860b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8860 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8860 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8861a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8861 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8861 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8861b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8861 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8861 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8862a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8862 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8862 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8862b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8862 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8862 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8863a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8863 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8863 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8863b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8863 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8863 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8864a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8864 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8864 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8864b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8864 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8864 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8865a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8865 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8865 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8865b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8865 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8865 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8866a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8866 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8866 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8866b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8866 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8866 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8867a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8867 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8867 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8867b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8867 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8867 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8868a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8868 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8868 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8868b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8868 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8868 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8869a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8869 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8869 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8869b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8869 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8869 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_886aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_886ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_886ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_886bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_886ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_886cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_886da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_886db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_886ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_886eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_886fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_886fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x886f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x886f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8870a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8870 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8870 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8870b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8870 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8870 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8871a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8871 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8871 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8871b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8871 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8871 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8872a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8872 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8872 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8872b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8872 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8872 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8873a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8873 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8873 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8873b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8873 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8873 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8874a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8874 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8874 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8874b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8874 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8874 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8875a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8875 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8875 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8875b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8875 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8875 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8876a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8876 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8876 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8876b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8876 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8876 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8877a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8877 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8877 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8877b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8877 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8877 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8878a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8878 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8878b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8878 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8879a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8879 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_8879b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8879 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_887aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x887a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_887ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x887a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_887ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x887b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_887bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x887b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_887ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x887c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_887cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x887c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8880a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8880 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8880 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8880b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8880 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8880 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8881a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8881 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8881 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8881b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8881 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8881 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8882a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8882 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8882 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8882b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8882 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8882 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8883a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8883 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8883 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8883b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8883 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8883 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8884a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8884 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8884 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8884b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8884 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8884 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8885a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8885 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8885 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8885b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8885 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8885 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8886a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8886 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8886 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8886b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8886 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8886 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8887a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8887 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8887 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8887b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8887 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8887 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8890a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8890 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8890b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8890 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8891a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8891 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8891b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8891 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8892a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8892 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8892b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8892 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8893a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8893 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8893b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8893 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8894a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8894 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8894b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8894 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8895a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8895 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8895b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8895 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8896a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8896 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8896b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8896 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8897a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8897 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8897b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8897 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8898a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8898 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8898 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8898b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8898 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8898 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8899a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8899 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8899 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8899b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8899 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8899 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_889aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_889ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_889ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_889bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_889ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_889cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_889da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_889db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_889ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_889eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_889fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_889fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x889f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x889f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_88a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_88a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_88a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_88a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_88a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_88a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_88a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_88a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_88b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_88baa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88bab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88bba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_88bbb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x88bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88bca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x88bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_88bcb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x88bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_88c0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88c0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88c1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88c1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88c2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88c2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88c3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88c3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88c4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88c4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88c5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88c5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88c6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88c6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88c7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88c7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x88c7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88d9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88d9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88d9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88daa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88dab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88da >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88dba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88dbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88db >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88dca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88dcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88dc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88dda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88ddb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88dd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88dea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88deb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88de >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88dfa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88dfb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88df >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88e0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88e1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88e2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88e3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88e4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88e5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88e6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_88e7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_88e8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88e8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88e9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88e9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88e9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88eaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88eab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88eba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88ebb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88eb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88eca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88ecb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88eda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88edb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88eea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88eeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88efa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88efb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88ef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x88f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88f8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88f9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 6;
}

void cpu_op_88f9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88f9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_88faa(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88fab(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88fa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88fba(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88fbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x88fb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_88fca(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x88fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_88fcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x88fc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8900a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8900 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8900 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8900b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8900 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8900 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8901a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8901 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8901 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8901b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8901 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8901 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8902a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8902 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8902 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8902b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8902 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8902 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8903a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8903 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8903 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8903b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8903 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8903 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8904a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8904 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8904 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8904b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8904 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8904 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8905a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8905 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8905 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8905b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8905 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8905 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8906a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8906 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8906 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8906b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8906 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8906 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8907a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8907 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8907 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8907b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8907 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8907 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8908a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8908 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8908 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8908b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8908 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8908 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8909a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8909 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8909 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8909b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8909 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8909 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890aa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890ab(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890ba(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890bb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890ca(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890cb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890da(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890db(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890ea(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890eb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890fa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_890fb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x890f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x890f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8910a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8910 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8910 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8910b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8910 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8910 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8911a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8911 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8911 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8911b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8911 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8911 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8912a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8912 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8912 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8912b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8912 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8912 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8913a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8913 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8913 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8913b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8913 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8913 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8914a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8914 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8914 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8914b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8914 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8914 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8915a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8915 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8915 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8915b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8915 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8915 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8916a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8916 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8916 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8916b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8916 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8916 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8917a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8917 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8917 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8917b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8917 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8917 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8918a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8918 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8918 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8918b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8918 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8918 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8919a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8919 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8919 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8919b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8919 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8919 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_891aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_891ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_891ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_891bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_891ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_891cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_891da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_891db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_891ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_891eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_891fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_891fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x891f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x891f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8920a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8920 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8920 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8920b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8920 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8920 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8921a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8921 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8921 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8921b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8921 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8921 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8922a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8922 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8922 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8922b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8922 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8922 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8923a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8923 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8923 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8923b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8923 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8923 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8924a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8924 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8924 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8924b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8924 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8924 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8925a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8925 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8925 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8925b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8925 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8925 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8926a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8926 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8926 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8926b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8926 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8926 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8927a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8927 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8927 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8927b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8927 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8927 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8928a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8928 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8928 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8928b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8928 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8928 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8929a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8929 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8929 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8929b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8929 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8929 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_892aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_892ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_892ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_892bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_892ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_892cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_892da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_892db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_892ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_892eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_892fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_892fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x892f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x892f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8930a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8930 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8930 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8930b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8930 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8930 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8931a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8931 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8931 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8931b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8931 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8931 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8932a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8932 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8932 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8932b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8932 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8932 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8933a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8933 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8933 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8933b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8933 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8933 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8934a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8934 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8934 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8934b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8934 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8934 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8935a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8935 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8935 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8935b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8935 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8935 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8936a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8936 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8936 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8936b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8936 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8936 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8937a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8937 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8937 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8937b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8937 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8937 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8938a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8938 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8938b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8938 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8939a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8939 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8939b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8939 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8950a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8950 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8950 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8950b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8950 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8950 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8951a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8951 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8951 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8951b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8951 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8951 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8952a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8952 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8952 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8952b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8952 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8952 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8953a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8953 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8953 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8953b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8953 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8953 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8954a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8954 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8954 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8954b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8954 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8954 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8955a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8955 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8955 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8955b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8955 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8955 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8956a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8956 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8956 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8956b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8956 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8956 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8957a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8957 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8957 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8957b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8957 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8957 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8958a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8958 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8958 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8958b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8958 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8958 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8959a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8959 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8959 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8959b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8959 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8959 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_895aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_895ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_895ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_895bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_895ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_895cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_895da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_895db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_895ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_895eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_895fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_895fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x895f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x895f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8960a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8960 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8960 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8960b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8960 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8960 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8961a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8961 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8961 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8961b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8961 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8961 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8962a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8962 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8962 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8962b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8962 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8962 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8963a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8963 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8963 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8963b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8963 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8963 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8964a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8964 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8964 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8964b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8964 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8964 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8965a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8965 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8965 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8965b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8965 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8965 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8966a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8966 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8966 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8966b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8966 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8966 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8967a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8967 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8967 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8967b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8967 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8967 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8968a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8968 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8968 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8968b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8968 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8968 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8969a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8969 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8969 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8969b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8969 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8969 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_896aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_896ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_896ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_896bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_896ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_896cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_896da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_896db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_896ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_896eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_896fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_896fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x896f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x896f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8970a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8970 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8970 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8970b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8970 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8970 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8971a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8971 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8971 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8971b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8971 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8971 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8972a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8972 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8972 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8972b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8972 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8972 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8973a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8973 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8973 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8973b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8973 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8973 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8974a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8974 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8974 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8974b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8974 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8974 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8975a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8975 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8975 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8975b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8975 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8975 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8976a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8976 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8976 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8976b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8976 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8976 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8977a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8977 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8977 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8977b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8977 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8977 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8978a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8978 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8978b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8978 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8979a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8979 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8979b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8979 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8990a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8990 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8990 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8990b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8990 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8990 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8991a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8991 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8991 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8991b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8991 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8991 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8992a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8992 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8992 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8992b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8992 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8992 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8993a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8993 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8993 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8993b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8993 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8993 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8994a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8994 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8994 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8994b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8994 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8994 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8995a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8995 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8995 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8995b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8995 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8995 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8996a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8996 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8996 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8996b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8996 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8996 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8997a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8997 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8997 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8997b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8997 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8997 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8998a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8998 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8998 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8998b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8998 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8998 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8999a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8999 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8999 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8999b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8999 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8999 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_899aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_899ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_899ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_899bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_899ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_899cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_899da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_899db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_899ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_899eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_899fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_899fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x899f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x899f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_89a0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_89a1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_89a2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_89a3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_89a4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_89a5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_89a6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_89a7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89a8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89a8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89a9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89a9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89aaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89aab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89aba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89abb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89aca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89acb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89ada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89adb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89aea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89aeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89afa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89afb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_89b8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89b9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_89b9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x89b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_89c0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89c0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89c1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89c1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89c2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89c2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89c3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89c3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89c4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89c4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89c5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89c5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89c6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89c6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89c7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89c7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x89c7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89d9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89d9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89d9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89daa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89dab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89da >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89dba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89dbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89db >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89dca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89dcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89dc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89dda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89ddb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89dd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89dea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89deb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89de >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89dfa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89dfb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89df >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89e0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89e1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89e2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89e3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89e4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89e5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89e6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_89e7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_89e8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89e8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89e9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89e9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89e9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89eaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89eab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89eba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89ebb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89eb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89eca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89ecb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89eda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89edb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89eea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89eeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89efa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89efb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89ef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x89f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89f8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89f9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 6;
}

void cpu_op_89f9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89f9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_89faa(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89fab(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89fa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89fba(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89fbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x89fb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_89fca(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x89fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_89fcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x89fc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a00a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a00b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a01a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a01b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a02a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a02b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a03a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a03b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a04a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a04b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a05a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a05b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a06a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a06b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a07a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a07b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a10a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a10b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a11a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a11b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a12a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a12b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a13a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a13b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a14a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a14b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a15a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a15b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a16a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a16b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a17a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a17b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a18a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a18b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a19a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a19b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a1aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a1ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a1ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a1bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a1ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a1cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a1da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a1db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a1ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a1eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a1fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a1fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a20a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a20b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a21a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a21b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a22a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a22b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a23a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a23b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a24a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a24b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a25a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a25b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a26a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a26b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a27a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8a27b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a28a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a28b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a29a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a29b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a2aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a2ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a2ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a2bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a2ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a2cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a2da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a2db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a2ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a2eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a2fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a2fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a30a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a30b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a31a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a31b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a32a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a32b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a33a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a33b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a34a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a34b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a35a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a35b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a36a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a36b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a37a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a37b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a38a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a38b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a39a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_8a39b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8a3aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a3ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a3ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a3bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8a3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a3ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x8a3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8a3cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x8a3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a40a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a40b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a41a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a41b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a42a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a42b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a43a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a43b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a44a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a44b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a45a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a45b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a46a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a46b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a47a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a47b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a50a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a50b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a51a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a51b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a52a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a52b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a53a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a53b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a54a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a54b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a55a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a55b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a56a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a56b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a57a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a57b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a58a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a58b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a59a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a59b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a5aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a5ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a5ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a5bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a5ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a5cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a5da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a5db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a5ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a5eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a5fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a5fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a60a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a60b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a61a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a61b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a62a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a62b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a63a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a63b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a64a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a64b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a65a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a65b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a66a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a66b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a67a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8a67b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a68a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a68b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a69a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a69b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a6aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a6ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a6ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a6bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a6ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a6cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a6da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a6db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a6ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a6eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a6fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a6fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a70a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a70b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a71a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a71b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a72a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a72b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a73a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a73b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a74a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a74b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a75a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a75b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a76a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a76b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a77a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a77b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a78a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a78b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a79a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_8a79b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8a7aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a7ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a7ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a7bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8a7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a7ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8a7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8a7cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8a7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8a80a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a80b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a81a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a81b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a82a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a82b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a83a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a83b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a84a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a84b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a85a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a85b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a86a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a86b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a87a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a87b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8a87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a90a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a90b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a91a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a91b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a92a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a92b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a93a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a93b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a94a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a94b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a95a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a95b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a96a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a96b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a97a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a97b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a98a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a98b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a99a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a99b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a9aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a9ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a9ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a9bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a9ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a9cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a9da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a9db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a9ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a9eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8a9fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8a9fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8a9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8a9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8aa0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8aa1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8aa2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8aa3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8aa4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8aa5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8aa6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8aa7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8aa8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8aa8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aa9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8aa9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aa9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aaaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8aaab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aaba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8aabb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aaca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8aacb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8aadb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aaea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8aaeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aafa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8aafb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ab8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ab9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_8ab9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ab9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8abaa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8abab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8aba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8abba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8abb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8abbb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8abb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8abca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x8abc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_8abcb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x8abc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8ac0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ac0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ac1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ac1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ac2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ac2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ac3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ac3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ac4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ac4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ac5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ac5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ac6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ac6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ac7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ac7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ac7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ac7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ad9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ad9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ad9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ad9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8adaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ada >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ada >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8adab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ada >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ada >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8adba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8adb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8adb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8adbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8adb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8adb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8adca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8adc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8adc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8adcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8adc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8adc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8adda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8add >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8add >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8addb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8add >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8add >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8adea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ade >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ade >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8adeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ade >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ade >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8adfa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8adf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8adf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8adfb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8adf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8adf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ae0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ae1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ae2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ae3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ae4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ae5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ae6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ae7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ae8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ae8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ae9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ae9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ae9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aeaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8aeab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aeba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aeb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8aebb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aeb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aeca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8aecb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aeda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8aedb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aeea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8aeeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8aefa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8aefb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8aef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8aef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8af7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8af8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8af9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 6;
}

void cpu_op_8af9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8af9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8afaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8afa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8afab(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8afa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8afba(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8afb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8afbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8afb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8afca(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8afc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8afcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8afc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b00a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b00b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b01a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b01b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b02a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b02b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b03a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b03b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b04a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b04b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b05a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b05b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b06a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b06b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b07a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b07b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8b08a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b08b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b09a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b09b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0aa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0ab(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0ba(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0bb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0ca(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0cb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0da(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0db(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0ea(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0eb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0fa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b0fb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8b0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8b0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b10a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b10b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b11a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b11b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b12a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b12b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b13a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b13b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b14a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b14b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b15a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b15b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b16a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b16b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b17a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b17b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b18a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b18b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b19a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b19b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b1aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b1ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b1ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b1bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b1ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b1cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b1da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b1db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b1ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b1eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b1fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b1fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b20a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b20b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b21a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b21b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b22a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b22b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b23a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b23b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b24a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b24b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b25a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b25b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b26a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b26b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b27a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b27b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b28a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b28b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b29a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b29b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b2aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b2ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b2ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b2bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b2ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b2cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b2da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b2db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b2ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b2eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b2fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b2fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b30a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b30b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b31a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b31b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b32a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b32b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b33a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b33b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b34a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b34b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b35a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b35b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b36a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b36b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b37a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b37b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b38a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b38b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b39a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8b39b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8b50a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b50b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b51a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b51b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b52a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b52b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b53a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b53b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b54a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b54b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b55a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b55b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b56a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b56b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b57a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b57b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b58a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b58b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b59a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b59b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b5aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b5ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b5ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b5bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b5ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b5cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b5da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b5db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b5ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b5eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b5fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b5fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b60a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b60b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b61a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b61b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b62a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b62b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b63a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b63b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b64a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b64b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b65a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b65b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b66a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b66b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b67a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b67b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b68a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b68b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b69a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b69b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b6aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b6ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b6ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b6bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b6ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b6cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b6da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b6db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b6ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b6eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b6fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b6fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b70a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b70b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b71a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b71b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b72a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b72b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b73a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b73b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b74a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b74b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b75a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b75b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b76a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b76b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b77a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b77b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b78a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8b78b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8b79a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8b79b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8b90a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b90b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b91a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b91b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b92a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b92b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b93a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b93b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b94a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b94b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b95a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b95b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b96a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b96b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b97a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b97b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b98a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b98b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b99a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b99b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b9aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b9ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b9ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b9bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b9ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b9cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b9da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b9db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b9ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b9eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8b9fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8b9fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8b9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8b9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8ba0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8ba1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8ba2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8ba3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8ba4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8ba5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8ba6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8ba7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ba8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8ba8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ba9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8ba9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8ba9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ba9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8baaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8baa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8baa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8baab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8baa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8baa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8baba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8babb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8baca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bacb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8badb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8baea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8baeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bafa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8baf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8baf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bafb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8baf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8baf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8bb8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bb9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8bb9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8bb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8bc0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bc0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bc1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bc1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bc2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bc2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bc3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bc3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bc4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bc4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bc5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bc5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bc6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bc6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bc7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bc7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8bc7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bd9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bd9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bd9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bdaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bda >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bdab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bda >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bdba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bdb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bdbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bdb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bdca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bdc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bdcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bdc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bdda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bdd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bddb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bdd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bdea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bde >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bdeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bde >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8bdfa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bdf >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8bdfb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bdf >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8be0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8be1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8be2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8be3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8be4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8be5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8be6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8be7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8be8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8be8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8be9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8be9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8be9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8be9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8beaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8beab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8beba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8beb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8beb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bebb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8beb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8beb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8beca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8becb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8beda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bedb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8beea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8beeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8befa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8befb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8bf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bf8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bf9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 6;
}

void cpu_op_8bf9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bf9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8bfaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bfa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bfab(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bfa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bfba(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bfb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bfbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8bfb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8bfca(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8bfc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8bfcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8bfc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c00a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c00b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c01a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c01b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c02a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c02b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c03a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c03b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c04a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c04b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c05a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c05b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c06a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c06b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c07a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c07b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c10a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c10b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c11a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c11b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c12a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c12b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c13a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c13b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c14a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c14b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c15a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c15b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c16a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c16b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c17a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c17b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c18a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c18b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c19a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c19b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c1aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c1ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c1ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c1bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c1ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c1cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c1da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c1db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c1ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c1eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c1fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c1fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c20a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c20b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c21a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c21b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c22a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c22b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c23a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c23b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c24a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c24b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c25a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c25b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c26a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c26b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c27a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8c27b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c28a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c28b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c29a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c29b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c2aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c2ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c2ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c2bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c2ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c2cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c2da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c2db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c2ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c2eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c2fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c2fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c30a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c30b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c31a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c31b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c32a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c32b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c33a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c33b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c34a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c34b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c35a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c35b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c36a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c36b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c37a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c37b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c38a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c38b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c39a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_8c39b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8c3aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c3ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c3ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c3bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8c3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c3ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x8c3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8c3cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x8c3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c40a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c40b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c41a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c41b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c42a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c42b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c43a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c43b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c44a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c44b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c45a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c45b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c46a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c46b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c47a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c47b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c50a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c50b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c51a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c51b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c52a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c52b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c53a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c53b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c54a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c54b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c55a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c55b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c56a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c56b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c57a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c57b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c58a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c58b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c59a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c59b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c5aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c5ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c5ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c5bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c5ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c5cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c5da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c5db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c5ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c5eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c5fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c5fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c60a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c60b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c61a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c61b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c62a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c62b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c63a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c63b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c64a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c64b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c65a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c65b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c66a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c66b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c67a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8c67b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c68a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c68b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c69a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c69b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c6aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c6ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c6ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c6bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c6ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c6cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c6da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c6db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c6ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c6eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c6fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c6fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c70a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c70b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c71a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c71b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c72a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c72b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c73a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c73b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c74a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c74b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c75a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c75b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c76a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c76b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c77a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c77b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c78a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c78b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c79a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_8c79b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8c7aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c7ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c7ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c7bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8c7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c7ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8c7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8c7cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8c7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8c80a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c80b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c81a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c81b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c82a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c82b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c83a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c83b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c84a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c84b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c85a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c85b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c86a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c86b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c87a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c87b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8c87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c90a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c90b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c91a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c91b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c92a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c92b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c93a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c93b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c94a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c94b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c95a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c95b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c96a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c96b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c97a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c97b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c98a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c98b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c99a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c99b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c9aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c9ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c9ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c9bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c9ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c9cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c9da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c9db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c9ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c9eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8c9fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8c9fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8c9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8c9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ca0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ca1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ca2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ca3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ca4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ca5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ca6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ca7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ca8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ca8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ca9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ca9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ca9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8caaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8caa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8caa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8caab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8caa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8caa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8caba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cabb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8caca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cacb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cadb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8caea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8caeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cafa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8caf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8caf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cafb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8caf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8caf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cb8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cb9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_8cb9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cb9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8cbaa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cbab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cbba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cbb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8cbbb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8cbb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cbca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x8cbc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_8cbcb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x8cbc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8cc0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cc0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cc1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cc1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cc2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cc2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cc3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cc3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cc4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cc4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cc5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cc5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cc6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cc6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cc7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cc7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8cc7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cd9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cd9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cd9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cdaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cda >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cdab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cda >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cdba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cdb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cdbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cdb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cdca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cdc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cdcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cdc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cdda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cdd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cddb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cdd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cdea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cde >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cdeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cde >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8cdfa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cdf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8cdfb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cdf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ce0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ce1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ce2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ce3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ce4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ce5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ce6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ce7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ce8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ce8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ce9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ce9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ce9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ceaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ceab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ceba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ceb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cebb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ceb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ceca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cecb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ceda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ced >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cedb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ced >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ceea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ceeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cefa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cefb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8cf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cf8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cf9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 6;
}

void cpu_op_8cf9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cf9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8cfaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cfa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cfab(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cfa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cfba(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cfb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cfbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8cfb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8cfca(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8cfc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8cfcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8cfc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d00a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d00b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d01a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d01b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d02a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d02b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d03a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d03b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d04a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d04b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d05a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d05b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d06a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d06b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d07a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d07b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8d08a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d08b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d09a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d09b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0aa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0ab(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0ba(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0bb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0ca(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0cb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0da(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0db(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0ea(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0eb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0fa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d0fb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8d0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8d0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d10a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d10b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d11a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d11b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d12a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d12b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d13a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d13b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d14a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d14b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d15a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d15b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d16a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d16b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d17a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d17b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d18a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d18b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d19a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d19b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d1aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d1ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d1ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d1bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d1ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d1cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d1da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d1db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d1ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d1eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d1fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d1fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d20a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d20b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d21a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d21b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d22a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d22b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d23a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d23b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d24a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d24b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d25a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d25b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d26a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d26b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d27a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d27b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d28a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d28b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d29a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d29b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d2aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d2ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d2ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d2bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d2ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d2cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d2da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d2db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d2ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d2eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d2fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d2fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d30a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d30b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d31a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d31b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d32a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d32b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d33a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d33b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d34a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d34b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d35a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d35b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d36a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d36b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d37a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d37b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d38a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d38b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d39a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8d39b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8d50a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d50b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d51a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d51b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d52a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d52b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d53a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d53b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d54a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d54b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d55a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d55b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d56a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d56b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d57a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d57b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d58a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d58b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d59a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d59b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d5aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d5ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d5ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d5bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d5ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d5cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d5da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d5db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d5ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d5eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d5fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d5fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d60a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d60b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d61a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d61b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d62a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d62b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d63a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d63b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d64a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d64b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d65a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d65b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d66a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d66b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d67a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d67b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d68a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d68b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d69a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d69b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d6aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d6ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d6ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d6bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d6ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d6cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d6da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d6db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d6ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d6eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d6fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d6fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d70a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d70b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d71a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d71b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d72a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d72b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d73a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d73b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d74a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d74b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d75a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d75b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d76a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d76b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d77a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d77b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d78a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8d78b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8d79a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8d79b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8d90a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d90b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d91a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d91b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d92a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d92b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d93a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d93b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d94a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d94b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d95a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d95b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d96a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d96b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d97a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d97b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d98a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d98b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d99a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d99b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d9aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d9ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d9ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d9bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d9ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d9cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d9da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d9db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d9ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d9eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8d9fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8d9fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8d9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8d9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8da0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8da1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8da2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8da3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8da4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8da5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8da6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8da7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8da8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8da8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8da9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8da9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8da9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8da9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8daaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8daa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8daa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8daab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8daa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8daa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8daba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8dab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8dabb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8dab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8daca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8dac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8dacb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8dac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8dada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8dad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8dadb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8dad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8daea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8dae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8daeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8dae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8dafa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8daf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8daf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8dafb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8daf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8daf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8db7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8db8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8db9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8db9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8db9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8dc0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dc0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dc1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dc1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dc2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dc2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dc3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dc3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dc4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dc4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dc5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dc5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dc6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dc6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dc7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dc7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8dc7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8dd9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dd9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dd9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ddaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dda >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8ddab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dda >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ddba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ddb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ddb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8ddbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ddb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ddb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ddca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ddc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ddc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8ddcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ddc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ddc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ddda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ddd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ddd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8dddb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ddd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ddd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ddea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dde >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8ddeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dde >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ddfa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ddf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ddf >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8ddfb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ddf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ddf >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8de0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8de1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8de2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8de3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8de4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8de5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8de6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8de7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8de8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8de8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8de9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8de9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8de9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8de9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8deaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8deab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8deba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8deb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8deb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8debb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8deb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8deb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8deca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8decb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8deda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ded >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ded >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8dedb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ded >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ded >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8deea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8deeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8dee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8defa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8def >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8def >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8defb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8def >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8def >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8df7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8df8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8df9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 6;
}

void cpu_op_8df9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8df9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8dfaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dfa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8dfab(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dfa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8dfba(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dfb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8dfbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8dfb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8dfca(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8dfc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8dfcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8dfc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e00a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e00b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e01a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e01b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e02a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e02b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e03a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e03b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e04a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e04b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e05a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e05b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e06a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e06b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e07a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e07b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8000, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e10a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e10b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e11a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e11b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e12a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e12b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e13a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e13b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e14a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e14b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e15a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e15b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e16a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e16b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e17a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e17b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8010, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e18a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e18b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e19a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e19b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e1aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e1ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e1ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e1bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e1ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e1cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e1da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e1db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e1ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e1eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e1fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e1fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8018, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e20a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e20b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e21a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e21b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e22a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e22b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e23a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e23b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e24a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e24b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e25a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e25b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e26a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e26b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e27a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8e27b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8020, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e28a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e28b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e29a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e29b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e2aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e2ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e2ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e2bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e2ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e2cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e2da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e2db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e2ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e2eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e2fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e2fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8028, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e30a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e30b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e31a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e31b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e32a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e32b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e33a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e33b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e34a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e34b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e35a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e35b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e36a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e36b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e37a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e37b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8030, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e38a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e38b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8038, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e39a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_8e39b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8039, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8e3aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e3ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e3ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e3bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8e3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e3ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x8e3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_8e3cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 803c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x8e3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e40a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e40b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e41a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e41b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e42a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e42b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e43a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e43b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e44a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e44b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e45a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e45b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e46a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e46b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e47a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e47b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8040, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e50a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e50b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e51a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e51b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e52a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e52b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e53a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e53b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e54a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e54b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e55a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e55b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e56a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e56b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e57a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e57b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8050, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e58a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e58b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e59a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e59b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e5aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e5ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e5ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e5bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e5ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e5cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e5da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e5db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e5ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e5eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e5fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e5fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8058, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e60a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e60b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e61a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e61b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e62a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e62b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e63a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e63b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e64a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e64b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e65a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e65b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e66a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e66b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e67a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_8e67b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8060, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e68a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e68b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e69a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e69b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e6aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e6ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e6ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e6bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e6ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e6cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e6da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e6db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e6ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e6eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e6fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e6fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8068, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e70a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e70b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e71a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e71b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e72a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e72b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e73a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e73b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e74a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e74b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e75a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e75b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e76a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e76b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e77a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e77b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8070, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e78a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e78b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8078, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e79a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_8e79b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8079, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8e7aa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e7ab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807a, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e7ba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e7bb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807b, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8e7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e7ca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8e7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_8e7cb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 807c, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8e7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8e80a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e80b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e81a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e81b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e82a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e82b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e83a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e83b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e84a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e84b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e85a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e85b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e86a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e86b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e87a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e87b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8080, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8e87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e90a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e90b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e91a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e91b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e92a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e92b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e93a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e93b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e94a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e94b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e95a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e95b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e96a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e96b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e97a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e97b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8090, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e98a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e98b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e99a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e99b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e9aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e9ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e9ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e9bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e9ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e9cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e9da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e9db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e9ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e9eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8e9fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8e9fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8098, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8e9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8e9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ea0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ea1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ea2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ea3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ea4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ea5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ea6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_8ea7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ea8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ea8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ea9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ea9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ea9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eaaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eaab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eaba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eabb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eaca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eacb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ead >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eadb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ead >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eaea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eaeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eafa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eafb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 80b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8eb8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eb9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_8eb9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eb9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8ebaa(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ebab(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80ba, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8eba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ebba(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ebb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_8ebbb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bb, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x8ebb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ebca(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x8ebc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_8ebcb(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 80bc, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x8ebc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8ec0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ec0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ec1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ec1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ec2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ec2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ec3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ec3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ec4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ec4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ec5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ec5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ec6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ec6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ec7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ec7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80c0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ec7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8ec7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ed9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ed9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ed9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ed9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8edaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eda >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8edab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eda >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8edba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8edb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8edb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8edbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8edb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8edb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8edca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8edc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8edc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8edcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8edc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8edc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8edda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8edd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8edd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8eddb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8edd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8edd >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8edea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ede >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ede >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8edeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ede >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ede >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8edfa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8edf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8edf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8edfb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80d8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8edf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8edf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ee0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ee1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ee2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ee3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ee4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ee5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ee6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 2;
}

void cpu_op_8ee7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8ee8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ee8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ee9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ee9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ee9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eeaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8eeab(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eea >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eeba(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eeb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8eebb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eeb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eeca(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8eecb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eec >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eeda(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8eedb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eed >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eeea(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8eeeb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eee >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8eefa(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8eefb(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80e8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8eef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8eef >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef0a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef0b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef1a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef1b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef2a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef2b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef3a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef3b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef4a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef4b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef5a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef5b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef6a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef6b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef7a(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef7b(t_ipc *ipc) /* DIVU */ {
  /* mask f1f8, bits 80f0, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef8a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8ef8b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f8, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ef9a(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 6;
}

void cpu_op_8ef9b(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80f9, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ef9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8efaa(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8efa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8efab(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fa, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8efa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8efba(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8efb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8efbb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fb, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8efb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8efca(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8efc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
  }
  PC+= 4;
}

void cpu_op_8efcb(t_ipc *ipc) /* DIVU */ {
  /* mask f1ff, bits 80fc, mnemonic 64, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8efc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 quotient;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / srcdata;
  if ((quotient & 0xffff0000) == 0) {
    DATAREG(dstreg) = quotient | (((uint16)(dstdata \*rcdata))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
  ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f00a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f00b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f01a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f01b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f02a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f02b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f03a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f03b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f04a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f04b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f05a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f05b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f06a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f06b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f07a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f07b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8100, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_8f08a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f08b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f09a(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f09b(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0aa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0ab(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0ba(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0bb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0ca(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0cb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0da(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0db(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0ea(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0eb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0fa(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f0fb(t_ipc *ipc) /* SBCD */ {
  /* mask f1f8, bits 8108, mnemonic 36, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8f0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x8f0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  sint8 outdata_low = (dstdata & 0xF) - (srcdata & 0xF) - XFLAG;
  sint16 precalc = dstdata - srcdata - XFLAG;
  sint16 outdata_tmp = precalc;

  if (outdata_low < 0)
    outdata_tmp-= 0x06;
  if (outdata_tmp < 0) {
    outdata_tmp-= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = (precalc & 1<<7) && ((outdata & 1<<7) == 0);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f10a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f10b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f11a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f11b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f12a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f12b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f13a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f13b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f14a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f14b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f15a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f15b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f16a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f16b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f17a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f17b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8110, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f18a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f18b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f19a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f19b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f1aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f1ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f1ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f1bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f1ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f1cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f1da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f1db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f1ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f1eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f1fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f1fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8118, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f20a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f20b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f21a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f21b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f22a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f22b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f23a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f23b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f24a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f24b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f25a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f25b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f26a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f26b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f27a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f27b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8120, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f28a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f28b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f29a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f29b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f2aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f2ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f2ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f2bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f2ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f2cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f2da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f2db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f2ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f2eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f2fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f2fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8128, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f30a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f30b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f31a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f31b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f32a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f32b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f33a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f33b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f34a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f34b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f35a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f35b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f36a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f36b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f37a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f37b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8130, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f38a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f38b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8138, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f39a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8f39b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8139, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata|= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8f50a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f50b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f51a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f51b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f52a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f52b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f53a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f53b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f54a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f54b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f55a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f55b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f56a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f56b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f57a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f57b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8150, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f58a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f58b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f59a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f59b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f5aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f5ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f5ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f5bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f5ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f5cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f5da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f5db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f5ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f5eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f5fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f5fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8158, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f60a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f60b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f61a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f61b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f62a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f62b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f63a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f63b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f64a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f64b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f65a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f65b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f66a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f66b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f67a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f67b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8160, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f68a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f68b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f69a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f69b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f6aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f6ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f6ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f6bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f6ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f6cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f6da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f6db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f6ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f6eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f6fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f6fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8168, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f70a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f70b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f71a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f71b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f72a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f72b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f73a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f73b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f74a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f74b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f75a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f75b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f76a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f76b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f77a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f77b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8170, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f78a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8f78b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8178, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8f79a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8f79b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 8179, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata|= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8f90a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f90b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f91a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f91b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f92a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f92b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f93a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f93b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f94a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f94b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f95a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f95b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f96a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f96b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f97a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f97b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8190, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f98a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f98b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f99a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f99b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f9aa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f9ab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f9ba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f9bb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f9ca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f9cb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f9da(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f9db(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f9ea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f9eb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8f9fa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_8f9fb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 8198, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8f9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8f9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8fa0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8fa1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8fa2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8fa3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8fa4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8fa5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8fa6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_8fa7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fa8a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fa8b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fa9a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fa9b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fa9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fa9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8faaa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8faa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8faa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8faab(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8faa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8faa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8faba(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fabb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8faca(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8facb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fada(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fadb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8faea(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8faeb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fafa(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8faf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8faf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fafb(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81a8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8faf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8faf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb0a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb0b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb1a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb1b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb2a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb2b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb3a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb3b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb4a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb4b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb5a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb5b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb6a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb6b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb7a(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb7b(t_ipc *ipc) /* OR */ {
  /* mask f1f8, bits 81b0, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb8a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_8fb8b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b8, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fb9a(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_8fb9b(t_ipc *ipc) /* OR */ {
  /* mask f1ff, bits 81b9, mnemonic 1, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0x8fb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata|= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8fc0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fc0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fc1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fc1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fc2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fc2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fc3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fc3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fc4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fc4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fc5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fc5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fc6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fc6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fc7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fc7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81c0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0x8fc7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fd9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fd9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fd9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fdaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fda >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fdab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fda >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fdba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fdb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fdbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fdb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fdca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fdc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fdcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fdc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fdda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fdd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fddb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fdd >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fdea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fde >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fdeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fde >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fdfa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fdf >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fdfb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81d8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fdf >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fe0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fe1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fe2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fe3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fe4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fe5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fe6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 2;
}

void cpu_op_8fe7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+2);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_8fe8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8fe8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fe9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8fe9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fe9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fe9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8feaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8feab(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fea >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8feba(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8feb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8feb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8febb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8feb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8feb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8feca(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8fecb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fec >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8feda(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8fedb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fed >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8feea(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8feeb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fee >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8fefa(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8fefb(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81e8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8fef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8fef >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff0a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff0b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff0 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff1a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff1b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff1 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff2a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff2b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff2 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff3a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff3b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff3 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff4a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff4b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff4 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff5a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff5b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff5 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff6a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff6b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff6 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff7a(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff7b(t_ipc *ipc) /* DIVS */ {
  /* mask f1f8, bits 81f0, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x8ff7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff7 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff8a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ff8b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f8, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff8 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ff9a(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 6;
}

void cpu_op_8ff9b(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81f9, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ff9 >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+6);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_8ffaa(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ffa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ffab(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fa, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ffa >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ffba(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ffb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ffbb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fb, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0x8ffb >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_8ffca(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8ffc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
  }
  PC+= 4;
}

void cpu_op_8ffcb(t_ipc *ipc) /* DIVS */ {
  /* mask f1ff, bits 81fc, mnemonic 65, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0x8ffc >> 9) & 7;
  sint32 dstdata = DATAREG(dstreg);
  sint32 quotient;
  sint16 remainder;

  if (srcdata == 0) {
    reg68k_internal_vector(V_ZERO, PC+4);
    return;
  }
  quotient = dstdata / (sint16)srcdata;
  remainder = dstdata (sint16)srcdata;
  if (((quotient & 0xffff8000) == 0) ||
      ((quotient & 0xffff8000) == 0xffff8000)) {
    if (((sint32)dstdata < 0) != (remainder < 0))
      remainder = -remainder;
    DATAREG(dstreg) = ((uint16)quotient) | (((uint16)(remainder))<<16);
    VFLAG = 0;
    NFLAG = ((sint16)quotient) < 0;
    ZFLAG = !((uint16)quotient);
  } else {
    VFLAG = 1;
    NFLAG = 1;
  }
  CFLAG = 0;
  PC+= 4;
}

