{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514934533725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514934533726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  3 00:08:53 2018 " "Processing started: Wed Jan  3 00:08:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514934533726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934533726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trx -c trx " "Command: quartus_map --read_settings_files=on --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934533726 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1514934533913 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkctrl_main.qsys " "Elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934543983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:08 Progress: Loading fpga-rbpi/clkctrl_main.qsys " "2018.01.03.00:09:08 Progress: Loading fpga-rbpi/clkctrl_main.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934548174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:08 Progress: Reading input file " "2018.01.03.00:09:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934548514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:08 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\] " "2018.01.03.00:09:08 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934548576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:08 Progress: Parameterizing module altclkctrl_0 " "2018.01.03.00:09:08 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934548758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:08 Progress: Building connections " "2018.01.03.00:09:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934548762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:08 Progress: Parameterizing connections " "2018.01.03.00:09:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934548762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:08 Progress: Validating " "2018.01.03.00:09:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934548795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:09 Progress: Done reading input file " "2018.01.03.00:09:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934549531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:09 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E. " "2018.01.03.00:09:09 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934549685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.03.00:09:09 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2018.01.03.00:09:09 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934549685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH " "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934550249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934550433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934550475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files " "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934550479 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkctrl_main.qsys " "Finished elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934552544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trx " "Found entity 1: trx" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-counter_arch " "Found design unit 1: clkdiv-counter_arch" {  } { { "counter.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552994 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "counter.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_dac-SYN " "Found design unit 1: pll_dac-SYN" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552995 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_dac " "Found entity 1: pll_dac" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac5672_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac5672_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac5672_interface-dac5672_interface_arch " "Found design unit 1: dac5672_interface-dac5672_interface_arch" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552996 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac5672_interface " "Found entity 1: dac5672_interface" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_rx_clock_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_rx_clock_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_rx_clock_mux-clock_mux_arch " "Found design unit 1: tx_rx_clock_mux-clock_mux_arch" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tx_rx_clock_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552996 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_rx_clock_mux " "Found entity 1: tx_rx_clock_mux" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tx_rx_clock_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave-i2c_slave_arch " "Found design unit 1: i2c_slave-i2c_slave_arch" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552997 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup.vhd 4 2 " "Found 4 design units, including 2 entities, in source file setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_interface-setup_arch " "Found design unit 1: setup_interface-setup_arch" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 io_select-select_arch " "Found design unit 2: io_select-select_arch" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552997 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_interface " "Found entity 1: setup_interface" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552997 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_select " "Found entity 2: io_select" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_nco.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rf_nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_nco2-nco_arch " "Found design unit 1: rf_nco2-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/rf_nco.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf_nco-nco_arch " "Found design unit 2: rf_nco-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/rf_nco.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552998 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_nco2 " "Found entity 1: rf_nco2" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/rf_nco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552998 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf_nco " "Found entity 2: rf_nco" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/rf_nco.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlv320aic20k_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlv320aic20k_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLV320AIC20K_interface-Codec_ctrl " "Found design unit 1: TLV320AIC20K_interface-Codec_ctrl" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552999 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLV320AIC20K_interface " "Found entity 1: TLV320AIC20K_interface" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7760_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad7760_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad7760_interface-ad7760_interface_arch " "Found design unit 1: ad7760_interface-ad7760_interface_arch" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552999 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad7760_interface " "Found entity 1: ad7760_interface" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934552999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934552999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downmix_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file downmix_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_dec-down_dec_arch " "Found design unit 1: down_dec-down_dec_arch" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553000 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_dec " "Found entity 1: down_dec" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.vhd 14 7 " "Found 14 design units, including 7 entities, in source file audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiomux_sp-mux_arch " "Found design unit 1: audiomux_sp-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 squelch-sq_arch " "Found design unit 2: squelch-sq_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audiomux_tx-mux_arch " "Found design unit 3: audiomux_tx-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 rx_audio_antialias_lpf-antialias_arch " "Found design unit 4: rx_audio_antialias_lpf-antialias_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 audio_filt-filter_arch " "Found design unit 5: audio_filt-filter_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 audio_filt_bypass-filter_arch " "Found design unit 6: audio_filt_bypass-filter_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 744 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 audio_mux_source-mux_arch " "Found design unit 7: audio_mux_source-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 766 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiomux_sp " "Found entity 1: audiomux_sp" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_ENTITY_NAME" "2 squelch " "Found entity 2: squelch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_ENTITY_NAME" "3 audiomux_tx " "Found entity 3: audiomux_tx" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_audio_antialias_lpf " "Found entity 4: rx_audio_antialias_lpf" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_filt " "Found entity 5: audio_filt" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_filt_bypass " "Found entity 6: audio_filt_bypass" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_mux_source " "Found entity 7: audio_mux_source" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_b-SYN " "Found design unit 1: pll_b-SYN" {  } { { "pll_b.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553002 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_b " "Found entity 1: pll_b" {  } { { "pll_b.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_arch " "Found design unit 1: uart-uart_arch" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553003 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "control_interface.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/control_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_select-select_arch " "Found design unit 1: clk_select-select_arch" {  } { { "clock_select.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/clock_select.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553004 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_select " "Found entity 1: clk_select" {  } { { "clock_select.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/clock_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-arch " "Found design unit 1: i2s_master-arch" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553004 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddsmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ddsmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddsmem-SYN " "Found design unit 1: ddsmem-SYN" {  } { { "ddsmem.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ddsmem.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddsmem " "Found entity 1: ddsmem" {  } { { "ddsmem.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ddsmem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roofing_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roofing_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roofing_filt-filter_arch " "Found design unit 1: roofing_filt-filter_arch" {  } { { "roofing_filter.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/roofing_filter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553005 ""} { "Info" "ISGN_ENTITY_NAME" "1 roofing_filt " "Found entity 1: roofing_filt" {  } { { "roofing_filter.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/roofing_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/clkctrl_main.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkctrl_main/clkctrl_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main " "Found entity 1: clkctrl_main" {  } { { "db/ip/clkctrl_main/clkctrl_main.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/ip/clkctrl_main/clkctrl_main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main_altclkctrl_0_sub " "Found entity 1: clkctrl_main_altclkctrl_0_sub" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553042 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_main_altclkctrl_0 " "Found entity 2: clkctrl_main_altclkctrl_0" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514934553042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trx " "Elaborating entity \"trx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1514934553137 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEYn " "Pin \"KEYn\" not connected" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2232 1032 1208 2248 "KEYn" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514934553138 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_ext " "Pin \"clk_ext\" not connected" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514934553138 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2224 1248 1296 2256 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1514934553138 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst16 " "Primitive \"OR2\" of instance \"inst16\" not used" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2208 1304 1368 2256 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1514934553138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7760_interface ad7760_interface:inst0 " "Elaborating entity \"ad7760_interface\" for hierarchy \"ad7760_interface:inst0\"" {  } { { "trx.bdf" "inst0" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 56 424 640 264 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_Status_read ad7760_interface.vhd(24) " "Verilog HDL or VHDL warning at ad7760_interface.vhd(24): object \"ADC_Status_read\" assigned a value but never read" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1514934553142 "|trx|ad7760_interface:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setup_interface setup_interface:inst12 " "Elaborating entity \"setup_interface\" for hierarchy \"setup_interface:inst12\"" {  } { { "trx.bdf" "inst12" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1768 968 1184 2136 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POR setup.vhd(44) " "VHDL Process Statement warning at setup.vhd(44): signal \"POR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514934553143 "|trx|setup_interface:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface control_interface:inst11 " "Elaborating entity \"control_interface\" for hierarchy \"control_interface:inst11\"" {  } { { "trx.bdf" "inst11" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1768 408 784 1896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_select control_interface:inst11\|io_select:inst3 " "Elaborating entity \"io_select\" for hierarchy \"control_interface:inst11\|io_select:inst3\"" {  } { { "control_interface.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/control_interface.bdf" { { 176 680 896 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave control_interface:inst11\|i2c_slave:inst " "Elaborating entity \"i2c_slave\" for hierarchy \"control_interface:inst11\|i2c_slave:inst\"" {  } { { "control_interface.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/control_interface.bdf" { { 112 248 488 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop i2c_slave.vhd(22) " "Verilog HDL or VHDL warning at i2c_slave.vhd(22): object \"stop\" assigned a value but never read" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1514934553146 "|trx|control_interface:inst11|i2c_slave:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart control_interface:inst11\|uart:inst2 " "Elaborating entity \"uart\" for hierarchy \"control_interface:inst11\|uart:inst2\"" {  } { { "control_interface.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/control_interface.bdf" { { 304 248 488 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst1\"" {  } { { "trx.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -432 440 608 -352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLV320AIC20K_interface TLV320AIC20K_interface:inst4 " "Elaborating entity \"TLV320AIC20K_interface\" for hierarchy \"TLV320AIC20K_interface:inst4\"" {  } { { "trx.bdf" "inst4" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1224 2272 2504 1432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553149 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_done tlv320aic20k_interface.vhd(225) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(225): signal \"init_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514934553152 "|trx|TLV320AIC20K_interface:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS tlv320aic20k_interface.vhd(226) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(226): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514934553152 "|trx|TLV320AIC20K_interface:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS tlv320aic20k_interface.vhd(229) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(229): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514934553152 "|trx|TLV320AIC20K_interface:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:inst28 " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:inst28\"" {  } { { "trx.bdf" "inst28" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 768 2728 2960 912 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_rx_clock_mux tx_rx_clock_mux:inst8 " "Elaborating entity \"tx_rx_clock_mux\" for hierarchy \"tx_rx_clock_mux:inst8\"" {  } { { "trx.bdf" "inst8" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 672 552 704 784 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_dec down_dec:inst6 " "Elaborating entity \"down_dec\" for hierarchy \"down_dec:inst6\"" {  } { { "trx.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 336 904 1136 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553155 ""}
{ "Error" "EVRFX_VHDL_VALUE_OUTSIDE_CONSTRAINT" "659 0 to 649 downmix_decimation.vhd(423) " "VHDL error at downmix_decimation.vhd(423): value \"659\" is outside the target constraint range (0 to 649)" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 423 0 0 } }  } 0 10528 "VHDL error at %3!s!: value \"%1!s!\" is outside the target constraint range (%2!s!)" 0 0 "Analysis & Synthesis" 0 -1 1514934553164 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "down_dec:inst6 " "Can't elaborate user hierarchy \"down_dec:inst6\"" {  } { { "trx.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 336 904 1136 448 "inst6" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514934553165 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1174 " "Peak virtual memory: 1174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514934553277 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan  3 00:09:13 2018 " "Processing ended: Wed Jan  3 00:09:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514934553277 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514934553277 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514934553277 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553277 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514934553889 ""}
