// Seed: 1495663821
module module_0 (
    output wire id_0,
    input supply1 id_1
);
  assign id_0 = -1;
  assign id_0 = id_1;
  assign id_0 = !id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    output logic id_2
);
  initial id_2 = id_0;
  assign id_1 = id_0 | id_0;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [7:0][(  -1  )][-1 'b0] id_4;
  wire id_5, id_6;
endmodule
module module_2 ();
endmodule
module module_3 #(
    parameter id_2 = 32'd36
) (
    id_1[id_2 : id_2],
    _id_2
);
  output wire _id_2;
  inout logic [7:0] id_1;
  module_2 modCall_1 ();
  logic id_3;
endmodule
