--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X76Y56.D    SLICE_X76Y56.D4  !
 ! apath/InstrCounter_addsub0000<0>  LICE_X88Y50.AMUX  SLICE_X88Y50.A5  !
 ! apath/InstrCounter_addsub0000<1>  LICE_X88Y50.BMUX  SLICE_X88Y50.B5  !
 ! apath/InstrCounter_addsub0000<2>  LICE_X88Y50.CMUX  SLICE_X88Y50.C1  !
 ! apath/InstrCounter_addsub0000<3>  LICE_X88Y50.DMUX  SLICE_X88Y50.D5  !
 ! apath/InstrCounter_addsub0000<4>  LICE_X88Y51.AMUX  SLICE_X88Y51.A5  !
 ! apath/InstrCounter_addsub0000<5>  LICE_X88Y51.BMUX  SLICE_X88Y51.B5  !
 ! apath/InstrCounter_addsub0000<6>  LICE_X88Y51.CMUX  SLICE_X88Y51.C1  !
 ! apath/InstrCounter_addsub0000<7>  LICE_X88Y51.DMUX  SLICE_X88Y51.D3  !
 ! apath/InstrCounter_addsub0000<8>  LICE_X88Y52.AMUX  SLICE_X88Y52.A3  !
 ! apath/InstrCounter_addsub0000<9>  LICE_X88Y52.BMUX  SLICE_X88Y52.B1  !
 ! path/InstrCounter_addsub0000<10>  LICE_X88Y52.CMUX  SLICE_X88Y52.C1  !
 ! path/InstrCounter_addsub0000<11>  LICE_X88Y52.DMUX  SLICE_X88Y52.D5  !
 ! path/InstrCounter_addsub0000<12>  LICE_X88Y53.AMUX  SLICE_X88Y53.A5  !
 ! path/InstrCounter_addsub0000<13>  LICE_X88Y53.BMUX  SLICE_X88Y53.B5  !
 ! path/InstrCounter_addsub0000<14>  LICE_X88Y53.CMUX  SLICE_X88Y53.C1  !
 ! path/InstrCounter_addsub0000<15>  LICE_X88Y53.DMUX  SLICE_X88Y53.D5  !
 ! path/InstrCounter_addsub0000<16>  LICE_X88Y54.AMUX  SLICE_X88Y54.A3  !
 ! path/InstrCounter_addsub0000<17>  LICE_X88Y54.BMUX  SLICE_X88Y54.B1  !
 ! path/InstrCounter_addsub0000<18>  LICE_X88Y54.CMUX  SLICE_X88Y54.C1  !
 ! path/InstrCounter_addsub0000<19>  LICE_X88Y54.DMUX  SLICE_X88Y54.D3  !
 ! path/InstrCounter_addsub0000<20>  LICE_X88Y55.AMUX  SLICE_X88Y55.A5  !
 ! path/InstrCounter_addsub0000<21>  LICE_X88Y55.BMUX  SLICE_X88Y55.B5  !
 ! path/InstrCounter_addsub0000<22>  LICE_X88Y55.CMUX  SLICE_X88Y55.C1  !
 ! path/InstrCounter_addsub0000<23>  LICE_X88Y55.DMUX  SLICE_X88Y55.D5  !
 ! path/InstrCounter_addsub0000<24>  LICE_X88Y56.AMUX  SLICE_X88Y56.A5  !
 ! path/InstrCounter_addsub0000<25>  LICE_X88Y56.BMUX  SLICE_X88Y56.B1  !
 ! path/InstrCounter_addsub0000<26>  LICE_X88Y56.CMUX  SLICE_X88Y56.C1  !
 ! path/InstrCounter_addsub0000<27>  LICE_X88Y56.DMUX  SLICE_X88Y56.D5  !
 ! path/InstrCounter_addsub0000<28>  LICE_X88Y57.AMUX  SLICE_X88Y57.A3  !
 ! path/InstrCounter_addsub0000<29>  LICE_X88Y57.BMUX  SLICE_X88Y57.B1  !
 ! path/InstrCounter_addsub0000<30>  LICE_X88Y57.CMUX  SLICE_X88Y57.C1  !
 ! path/InstrCounter_addsub0000<31>  LICE_X88Y57.DMUX  SLICE_X88Y57.D3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.884ns.
--------------------------------------------------------------------------------
Slack:                  -0.284ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.884ns delay exceeds   0.600ns timing constraint by 0.284ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.884  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.690ns.
--------------------------------------------------------------------------------
Slack:                  -0.090ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.690ns delay exceeds   0.600ns timing constraint by 0.09ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.690  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.993  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.838  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.803  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.803  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.803  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.045ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      3.045ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.884   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        3.045ns (2.161ns logic, 0.884ns route)
                                                         (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.690   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (2.161ns logic, 0.690ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.161ns logic, 0.529ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.276ns logic, 0.487ns route)
                                                       (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.635   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (2.276ns logic, 0.635ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.813   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        3.089ns (2.276ns logic, 0.813ns route)
                                                         (73.7% logic, 26.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.276ns.
 Maximum delay is   2.162ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        1.107   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (1.098ns logic, 1.107ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        1.107   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.074ns logic, 1.107ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        1.107   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (1.098ns logic, 1.107ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        1.107   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.074ns logic, 1.107ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.018ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.920   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.098ns logic, 0.920ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.994ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.920   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (1.074ns logic, 0.920ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.098ns logic, 0.789ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.074ns logic, 0.789ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.098ns logic, 0.789ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.074ns logic, 0.789ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.784ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.686   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (1.098ns logic, 0.686ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.760ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.686   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (1.074ns logic, 0.686ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.783   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.098ns logic, 0.783ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.783   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (1.074ns logic, 0.783ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.773   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (1.098ns logic, 0.773ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.773   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (1.074ns logic, 0.773ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.773   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (1.098ns logic, 0.773ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.773   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (1.074ns logic, 0.773ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y268.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y268.CE1    net (fanout=8)        0.748   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y268.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.098ns logic, 0.748ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y268.CE1    net (fanout=8)        0.748   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y268.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (1.074ns logic, 0.748ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.737ns logic, 0.212ns route)
                                                       (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.953ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.763ns logic, 0.212ns route)
                                                       (78.3% logic, 21.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.737ns logic, 0.346ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.763ns logic, 0.346ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.737ns logic, 0.327ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.763ns logic, 0.327ns route)
                                                       (70.0% logic, 30.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7466775991842 paths analyzed, 8484 endpoints analyzed, 1351 failing endpoints
 1351 timing errors detected. (1351 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  82.668ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_17_31 (SLICE_X83Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.718ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.359ns (3.331 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y90.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     40.718ns (19.081ns logic, 21.637ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.951ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.359ns (3.331 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y90.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     39.951ns (18.707ns logic, 21.244ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.900ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.359ns (3.331 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y90.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     39.900ns (18.662ns logic, 21.238ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_24_31 (SLICE_X78Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.725ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.341 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X78Y90.DX      net (fanout=31)       0.612   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X78Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     40.725ns (19.081ns logic, 21.644ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.958ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.341 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X78Y90.DX      net (fanout=31)       0.612   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X78Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     39.958ns (18.707ns logic, 21.251ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.907ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.341 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X78Y90.DX      net (fanout=31)       0.612   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X78Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     39.907ns (18.662ns logic, 21.245ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_3_31 (SLICE_X79Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_3_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.692ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.375ns (3.315 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y90.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_3_31
                                                       CPU/the_datapath/the_regfile/the_registers_3_31
    -------------------------------------------------  ---------------------------
    Total                                     40.692ns (19.081ns logic, 21.611ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_3_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.925ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.375ns (3.315 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y90.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_3_31
                                                       CPU/the_datapath/the_regfile/the_registers_3_31
    -------------------------------------------------  ---------------------------
    Total                                     39.925ns (18.707ns logic, 21.218ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_3_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.874ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.375ns (3.315 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y90.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_3_31
                                                       CPU/the_datapath/the_regfile/the_registers_3_31
    -------------------------------------------------  ---------------------------
    Total                                     39.874ns (18.662ns logic, 21.212ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_5_31 (SLICE_X78Y91.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.723ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.343ns (3.347 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X78Y91.DX      net (fanout=31)       0.610   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X78Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     40.723ns (19.081ns logic, 21.642ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.956ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.343ns (3.347 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X78Y91.DX      net (fanout=31)       0.610   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X78Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     39.956ns (18.707ns logic, 21.249ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.905ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.343ns (3.347 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X78Y91.DX      net (fanout=31)       0.610   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X78Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     39.905ns (18.662ns logic, 21.243ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_12_31 (SLICE_X83Y89.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.703ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.360ns (3.330 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y89.DX      net (fanout=31)       0.590   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     40.703ns (19.081ns logic, 21.622ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.936ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.360ns (3.330 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y89.DX      net (fanout=31)       0.590   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     39.936ns (18.707ns logic, 21.229ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.885ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.360ns (3.330 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y89.DX      net (fanout=31)       0.590   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     39.885ns (18.662ns logic, 21.223ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_29_31 (SLICE_X84Y91.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.710ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.352ns (3.338 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X84Y91.DX      net (fanout=31)       0.604   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X84Y91.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     40.710ns (19.074ns logic, 21.636ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.943ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.352ns (3.338 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X84Y91.DX      net (fanout=31)       0.604   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X84Y91.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     39.943ns (18.700ns logic, 21.243ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.892ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.352ns (3.338 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X84Y91.DX      net (fanout=31)       0.604   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X84Y91.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     39.892ns (18.655ns logic, 21.237ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X81Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.691ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.366ns (3.324 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X81Y90.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X81Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     40.691ns (19.081ns logic, 21.610ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.924ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.366ns (3.324 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X81Y90.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X81Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     39.924ns (18.707ns logic, 21.217ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.873ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.366ns (3.324 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X81Y90.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X81Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     39.873ns (18.662ns logic, 21.211ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_2_31 (SLICE_X79Y91.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.688ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.368ns (3.322 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y91.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_31
    -------------------------------------------------  ---------------------------
    Total                                     40.688ns (19.081ns logic, 21.607ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.921ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.368ns (3.322 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y91.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_31
    -------------------------------------------------  ---------------------------
    Total                                     39.921ns (18.707ns logic, 21.214ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.870ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.368ns (3.322 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y91.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_31
    -------------------------------------------------  ---------------------------
    Total                                     39.870ns (18.662ns logic, 21.208ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_21_31 (SLICE_X79Y93.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_21_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.695ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.358ns (3.332 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_21_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y93.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y93.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/the_regfile/the_registers_21_31
    -------------------------------------------------  ---------------------------
    Total                                     40.695ns (19.081ns logic, 21.614ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_21_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.928ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.358ns (3.332 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_21_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y93.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y93.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/the_regfile/the_registers_21_31
    -------------------------------------------------  ---------------------------
    Total                                     39.928ns (18.707ns logic, 21.221ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_21_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.877ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.358ns (3.332 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_21_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y93.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y93.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/the_regfile/the_registers_21_31
    -------------------------------------------------  ---------------------------
    Total                                     39.877ns (18.662ns logic, 21.215ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_19_31 (SLICE_X80Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -31.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_19_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      40.684ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.366ns (3.324 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_19_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X80Y90.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X80Y90.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_19_31
                                                       CPU/the_datapath/the_regfile/the_registers_19_31
    -------------------------------------------------  ---------------------------
    Total                                     40.684ns (19.074ns logic, 21.610ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_19_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.917ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.366ns (3.324 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_19_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X88Y53.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X80Y90.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X80Y90.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_19_31
                                                       CPU/the_datapath/the_regfile/the_registers_19_31
    -------------------------------------------------  ---------------------------
    Total                                     39.917ns (18.700ns logic, 21.217ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -30.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_19_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.866ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.366ns (3.324 - 3.690)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_19_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B6      net (fanout=23)       0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X89Y51.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X88Y50.A3      net (fanout=71)       0.696   CPU/the_datapath/CycleCounter_or0000
    SLICE_X88Y50.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.A5      net (fanout=1)        0.393   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X88Y50.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.B5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X88Y50.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X88Y50.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y50.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X88Y50.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X88Y51.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X88Y51.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X88Y51.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X88Y51.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y51.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X88Y51.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X88Y52.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X88Y52.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X88Y52.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X88Y52.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y52.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X88Y52.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X88Y53.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X88Y53.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X88Y53.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y53.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X88Y53.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X88Y54.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X88Y54.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X88Y54.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y54.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X88Y54.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X88Y55.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X88Y55.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X88Y55.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X88Y55.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y55.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X88Y55.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X88Y56.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X88Y56.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X88Y56.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X88Y56.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y56.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X88Y56.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X88Y57.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X88Y57.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X88Y57.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y57.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X88Y57.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y59.C5      net (fanout=2)        0.389   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y59.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X83Y92.C6      net (fanout=1)        1.977   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X83Y92.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X80Y90.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X80Y90.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_19_31
                                                       CPU/the_datapath/the_regfile/the_registers_19_31
    -------------------------------------------------  ---------------------------
    Total                                     39.866ns (18.655ns logic, 21.211ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/UARTsel_Reg_1 (SLICE_X79Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/UARTsel_Reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 1)
  Clock Path Skew:      0.234ns (3.666 - 3.432)
  Source Clock:         clkdiv0_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/UARTsel_Reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X79Y47.B5      net (fanout=23)       0.593   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X79Y47.CLK     Tah         (-Th)     0.196   CPU/the_datapath/UARTsel_Reg<1>
                                                       CPU/the_controller/UARTsel<1>1
                                                       CPU/the_datapath/UARTsel_Reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.237ns logic, 0.593ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X3Y11.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/addr_hold_16 (FF)
  Destination:          mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.782 - 0.582)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/addr_hold_16 to mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y57.CQ         Tcko                  0.414   mem_arch/dcache/addr_hold<17>
                                                          mem_arch/dcache/addr_hold_16
    RAMB36_X3Y11.DIADIL3    net (fanout=3)        0.449   mem_arch/dcache/addr_hold<16>
    RAMB36_X3Y11.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                          mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.577ns (0.128ns logic, 0.449ns route)
                                                          (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X3Y11.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/addr_hold_12 (FF)
  Destination:          mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.179ns (0.782 - 0.603)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/addr_hold_12 to mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y57.CQ         Tcko                  0.414   mem_arch/dcache/addr_hold<13>
                                                          mem_arch/dcache/addr_hold_12
    RAMB36_X3Y11.ADDRBL13   net (fanout=10)       0.442   mem_arch/dcache/addr_hold<12>
    RAMB36_X3Y11.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                          mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.562ns (0.120ns logic, 0.442ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X3Y11.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/addr_hold_14 (FF)
  Destination:          mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.782 - 0.582)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/addr_hold_14 to mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y57.AQ         Tcko                  0.414   mem_arch/dcache/addr_hold<17>
                                                          mem_arch/dcache/addr_hold_14
    RAMB36_X3Y11.DIADIL1    net (fanout=3)        0.462   mem_arch/dcache/addr_hold<14>
    RAMB36_X3Y11.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                          mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.590ns (0.128ns logic, 0.462ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X2Y14.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_17 (FF)
  Destination:          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.651 - 0.474)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_17 to mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y67.AQ         Tcko                  0.414   mem_arch/icache/addr_hold<20>
                                                          mem_arch/icache/addr_hold_17
    RAMB36_X2Y14.DIADIL4    net (fanout=3)        0.483   mem_arch/icache/addr_hold<17>
    RAMB36_X2Y14.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.611ns (0.128ns logic, 0.483ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/req_con/dcache_req_num_4 (SLICE_X56Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/req_con/issued_reads_4 (FF)
  Destination:          mem_arch/req_con/dcache_req_num_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.456 - 0.412)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/req_con/issued_reads_4 to mem_arch/req_con/dcache_req_num_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y70.AQ      Tcko                  0.414   mem_arch/req_con/issued_reads<7>
                                                       mem_arch/req_con/issued_reads_4
    SLICE_X56Y70.AX      net (fanout=3)        0.310   mem_arch/req_con/issued_reads<4>
    SLICE_X56Y70.CLK     Tckdi       (-Th)     0.236   mem_arch/req_con/dcache_req_num<7>
                                                       mem_arch/req_con/dcache_req_num_4
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.178ns logic, 0.310ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X2Y14.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_15 (FF)
  Destination:          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.651 - 0.479)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_15 to mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y66.CQ         Tcko                  0.414   mem_arch/icache/addr_hold<16>
                                                          mem_arch/icache/addr_hold_15
    RAMB36_X2Y14.DIADIL2    net (fanout=3)        0.490   mem_arch/icache/addr_hold<15>
    RAMB36_X2Y14.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.618ns (0.128ns logic, 0.490ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X3Y11.DIADIL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/addr_hold_19 (FF)
  Destination:          mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.782 - 0.616)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/addr_hold_19 to mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y58.BQ         Tcko                  0.414   mem_arch/dcache/addr_hold<21>
                                                          mem_arch/dcache/addr_hold_19
    RAMB36_X3Y11.DIADIL8    net (fanout=3)        0.486   mem_arch/dcache/addr_hold<19>
    RAMB36_X3Y11.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                          mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.614ns (0.128ns logic, 0.486ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/req_con/dcache_req_num_0 (SLICE_X52Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/req_con/issued_reads_0 (FF)
  Destination:          mem_arch/req_con/dcache_req_num_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.131 - 0.115)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/req_con/issued_reads_0 to mem_arch/req_con/dcache_req_num_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y69.AQ      Tcko                  0.414   mem_arch/req_con/issued_reads<3>
                                                       mem_arch/req_con/issued_reads_0
    SLICE_X52Y68.AX      net (fanout=3)        0.288   mem_arch/req_con/issued_reads<0>
    SLICE_X52Y68.CLK     Tckdi       (-Th)     0.236   mem_arch/req_con/dcache_req_num<3>
                                                       mem_arch/req_con/dcache_req_num_0
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.178ns logic, 0.288ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_248 (SLICE_X37Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_120 (FF)
  Destination:          mem_arch/icache/active_data_line_248 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.547 - 0.515)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_120 to mem_arch/icache/active_data_line_248
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y67.AQ      Tcko                  0.414   mem_arch/icache/first_read<123>
                                                       mem_arch/icache/first_read_120
    SLICE_X37Y67.A6      net (fanout=2)        0.267   mem_arch/icache/first_read<120>
    SLICE_X37Y67.CLK     Tah         (-Th)     0.197   mem_arch/icache/active_data_line<251>
                                                       mem_arch/icache/active_data_line_mux0000<248>1
                                                       mem_arch/icache/active_data_line_248
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.217ns logic, 0.267ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X3Y7.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X3Y7.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y7.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X32Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X32Y72.CX      net (fanout=1)        0.820   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X32Y72.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.466ns logic, 0.820ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X40Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X40Y72.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X40Y72.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X42Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X42Y72.CX      net (fanout=1)        0.824   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X42Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.454ns logic, 0.824ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X42Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y71.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X42Y71.CX      net (fanout=1)        0.807   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X42Y71.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.454ns logic, 0.807ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X32Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.066ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.518 - 0.523)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X32Y72.AX      net (fanout=1)        0.607   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X32Y72.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.459ns logic, 0.607ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X24Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.591 - 0.557)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y72.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X24Y72.DX      net (fanout=1)        0.629   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X24Y72.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.466ns logic, 0.629ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X40Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.486 - 0.521)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X40Y72.AX      net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X40Y72.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.438ns logic, 0.487ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X43Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.125 - 0.161)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X43Y72.AX      net (fanout=1)        0.480   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X43Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.442ns logic, 0.480ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X43Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.120 - 0.156)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y71.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    SLICE_X43Y71.AX      net (fanout=1)        0.467   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
    SLICE_X43Y71.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.442ns logic, 0.467ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X43Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y71.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X43Y71.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X43Y71.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X43Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y71.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X43Y71.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X43Y71.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X43Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X43Y72.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X43Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X32Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y72.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X32Y72.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X32Y72.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X40Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X40Y72.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X40Y72.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X43Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X43Y72.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X43Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.195ns logic, 0.281ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X43Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y71.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    SLICE_X43Y71.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<6>
    SLICE_X43Y71.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X42Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y71.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X42Y71.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X42Y71.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X42Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X42Y72.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X42Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (SLICE_X40Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    SLICE_X40Y72.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<18>
    SLICE_X40Y72.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.203ns logic, 0.284ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X42Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    SLICE_X42Y72.DX      net (fanout=1)        0.300   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<10>
    SLICE_X42Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X42Y71.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X42Y71.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4062 paths analyzed, 2426 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.405ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7 (SLICE_X16Y91.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 1)
  Clock Path Skew:      -0.364ns (1.297 - 1.661)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y110.B4      net (fanout=2)        2.030   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall
    SLICE_X8Y110.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X16Y91.DX      net (fanout=2)        2.341   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X16Y91.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (0.560ns logic, 4.371ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 1)
  Clock Path Skew:      -0.364ns (1.297 - 1.661)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y110.B6      net (fanout=2)        1.887   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall
    SLICE_X8Y110.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X16Y91.DX      net (fanout=2)        2.341   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X16Y91.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (0.560ns logic, 4.228ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.401 - 3.595)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y110.B5      net (fanout=32)       1.745   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y110.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X16Y91.DX      net (fanout=2)        2.341   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X16Y91.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (0.560ns logic, 4.086ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3 (SLICE_X48Y133.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.994ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (1.265 - 1.310)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X30Y136.B6     net (fanout=31)       2.543   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X48Y133.DX     net (fanout=4)        1.306   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X48Y133.CLK    Tsrck                 0.580   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (1.145ns logic, 3.849ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.265 - 1.345)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X30Y136.B4     net (fanout=30)       2.149   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X48Y133.DX     net (fanout=4)        1.306   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X48Y133.CLK    Tsrck                 0.580   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.124ns logic, 3.455ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.265 - 1.341)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y117.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X30Y136.B5     net (fanout=32)       2.084   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X48Y133.DX     net (fanout=4)        1.306   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X48Y133.CLK    Tsrck                 0.580   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (1.124ns logic, 3.390ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0 (SLICE_X48Y133.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.992ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (1.265 - 1.310)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X30Y136.B6     net (fanout=31)       2.543   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X48Y133.DX     net (fanout=4)        1.306   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X48Y133.CLK    Tsrck                 0.578   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (1.143ns logic, 3.849ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.265 - 1.345)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X30Y136.B4     net (fanout=30)       2.149   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X48Y133.DX     net (fanout=4)        1.306   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X48Y133.CLK    Tsrck                 0.578   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (1.122ns logic, 3.455ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.512ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.265 - 1.341)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y117.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X30Y136.B5     net (fanout=32)       2.084   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X48Y133.DX     net (fanout=4)        1.306   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X48Y133.CLK    Tsrck                 0.578   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.512ns (1.122ns logic, 3.390ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X55Y119.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 0)
  Clock Path Skew:      -0.360ns (3.330 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X55Y119.DX     net (fanout=23)       4.046   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X55Y119.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.473ns logic, 4.046ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r (SLICE_X51Y132.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (1.261 - 1.310)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X30Y136.B6     net (fanout=31)       2.543   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X51Y132.SR     net (fanout=4)        1.226   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X51Y132.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.112ns logic, 3.769ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (1.261 - 1.345)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X30Y136.B4     net (fanout=30)       2.149   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X51Y132.SR     net (fanout=4)        1.226   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X51Y132.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (1.091ns logic, 3.375ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.261 - 1.341)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y117.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X30Y136.B5     net (fanout=32)       2.084   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X51Y132.SR     net (fanout=4)        1.226   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X51Y132.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (1.091ns logic, 3.310ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 (SLICE_X17Y91.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.401 - 3.595)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X10Y69.A6      net (fanout=32)       2.136   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X10Y69.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1
    SLICE_X17Y91.AX      net (fanout=2)        1.897   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
    SLICE_X17Y91.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (0.557ns logic, 4.033ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (1.297 - 1.568)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X10Y69.A5      net (fanout=2)        1.540   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg2a_out_fall
    SLICE_X10Y69.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1
    SLICE_X17Y91.AX      net (fanout=2)        1.897   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
    SLICE_X17Y91.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.557ns logic, 3.437ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (1.297 - 1.568)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.CQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X10Y69.A4      net (fanout=2)        1.526   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg3b_out_fall
    SLICE_X10Y69.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1
    SLICE_X17Y91.AX      net (fanout=2)        1.897   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
    SLICE_X17Y91.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.557ns logic, 3.423ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (SLICE_X23Y125.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (1.454 - 1.310)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X30Y136.B6     net (fanout=31)       2.543   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X23Y125.DX     net (fanout=4)        1.354   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X23Y125.CLK    Tsrck                 0.586   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.151ns logic, 3.897ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (1.454 - 1.345)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X30Y136.B4     net (fanout=30)       2.149   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X23Y125.DX     net (fanout=4)        1.354   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X23Y125.CLK    Tsrck                 0.586   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (1.130ns logic, 3.503ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (1.454 - 1.341)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y117.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X30Y136.B5     net (fanout=32)       2.084   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X30Y136.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X23Y125.DX     net (fanout=4)        1.354   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X23Y125.CLK    Tsrck                 0.586   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.130ns logic, 3.438ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3 (SLICE_X38Y113.D2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (1.305 - 1.310)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X48Y131.B4     net (fanout=31)       1.213   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X38Y113.D2     net (fanout=24)       2.925   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X38Y113.CLK    Tas                   0.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (0.593ns logic, 4.138ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (1.305 - 1.341)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y117.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X48Y131.B5     net (fanout=32)       1.057   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X38Y113.D2     net (fanout=24)       2.925   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X38Y113.CLK    Tas                   0.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (0.572ns logic, 3.982ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (1.305 - 1.345)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X48Y131.B6     net (fanout=30)       0.921   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X38Y113.D2     net (fanout=24)       2.925   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X38Y113.CLK    Tas                   0.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (0.572ns logic, 3.846ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7 (SLICE_X41Y113.D2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (1.278 - 1.310)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X48Y131.B4     net (fanout=31)       1.213   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X41Y113.D2     net (fanout=24)       2.897   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X41Y113.CLK    Tas                   0.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (0.593ns logic, 4.110ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (1.278 - 1.341)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y117.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X48Y131.B5     net (fanout=32)       1.057   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X41Y113.D2     net (fanout=24)       2.897   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X41Y113.CLK    Tas                   0.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (0.572ns logic, 3.954ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (1.278 - 1.345)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X48Y131.B6     net (fanout=30)       0.921   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X41Y113.D2     net (fanout=24)       2.897   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X41Y113.CLK    Tas                   0.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (0.572ns logic, 3.818ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6 (SLICE_X41Y113.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (1.278 - 1.310)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X48Y131.B4     net (fanout=31)       1.213   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X41Y113.C2     net (fanout=24)       2.893   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X41Y113.CLK    Tas                   0.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (0.594ns logic, 4.106ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (1.278 - 1.341)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y117.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X48Y131.B5     net (fanout=32)       1.057   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X41Y113.C2     net (fanout=24)       2.893   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X41Y113.CLK    Tas                   0.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (0.573ns logic, 3.950ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (1.278 - 1.345)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X48Y131.B6     net (fanout=30)       0.921   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X48Y131.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X41Y113.C2     net (fanout=24)       2.893   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X41Y113.CLK    Tas                   0.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (0.573ns logic, 3.814ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (SLICE_X26Y41.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.323ns (3.773 - 3.450)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y41.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3
    SLICE_X26Y41.DX      net (fanout=1)        0.389   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
    SLICE_X26Y41.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.214ns logic, 0.389ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X56Y78.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.243ns (3.480 - 3.237)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y78.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly
    SLICE_X56Y78.A4      net (fanout=1)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<17>
    SLICE_X56Y78.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.195ns logic, 0.343ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X48Y95.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.240ns (3.450 - 3.210)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y95.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly
    SLICE_X48Y95.A5      net (fanout=1)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<33>
    SLICE_X48Y95.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.195ns logic, 0.348ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y78.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (3.658 - 3.406)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y78.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly
    SLICE_X24Y78.A5      net (fanout=1)        0.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
    SLICE_X24Y78.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.195ns logic, 0.361ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X30Y77.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (3.603 - 3.349)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y76.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly
    SLICE_X30Y77.A5      net (fanout=1)        0.354   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<8>
    SLICE_X30Y77.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.214ns logic, 0.354ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X56Y78.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.243ns (3.480 - 3.237)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y78.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly
    SLICE_X56Y78.A5      net (fanout=1)        0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<18>
    SLICE_X56Y78.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.195ns logic, 0.368ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (3.659 - 3.405)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y80.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X24Y79.A5      net (fanout=1)        0.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
    SLICE_X24Y79.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.214ns logic, 0.361ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y22.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (3.749 - 3.482)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y22.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X32Y22.B6      net (fanout=1)        0.419   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X32Y22.CLK     Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.192ns logic, 0.419ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X56Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.243ns (3.480 - 3.237)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y78.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X56Y78.A6      net (fanout=1)        0.415   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
    SLICE_X56Y78.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.195ns logic, 0.415ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X30Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (3.603 - 3.349)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y76.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X30Y77.A6      net (fanout=1)        0.423   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X30Y77.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.214ns logic, 0.423ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 274 failing endpoints
 274 timing errors detected. (274 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.676ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36 (SLICE_X7Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.214ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.213ns (3.437 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X12Y98.C5      net (fanout=155)      0.991   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X12Y98.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y89.SR       net (fanout=10)       1.132   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<36>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (1.091ns logic, 2.123ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.525ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.644 - 0.709)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y98.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X12Y98.C6      net (fanout=1)        0.302   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X12Y98.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y89.SR       net (fanout=10)       1.132   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<36>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36
    -------------------------------------------------  ---------------------------
    Total                                      2.525ns (1.091ns logic, 1.434ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (SLICE_X7Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.212ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.213ns (3.437 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X12Y98.C5      net (fanout=155)      0.991   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X12Y98.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y89.SR       net (fanout=10)       1.132   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y89.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<36>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (1.089ns logic, 2.123ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.644 - 0.709)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y98.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X12Y98.C6      net (fanout=1)        0.302   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X12Y98.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y89.SR       net (fanout=10)       1.132   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y89.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<36>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.089ns logic, 1.434ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104 (SLICE_X6Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.280ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.069ns (3.581 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X17Y98.A5      net (fanout=155)      0.876   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X17Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X6Y103.SR      net (fanout=16)       1.313   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X6Y103.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<104>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.091ns logic, 2.189ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (1.477 - 1.423)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y98.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    SLICE_X17Y98.A6      net (fanout=1)        0.436   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
    SLICE_X17Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X6Y103.SR      net (fanout=16)       1.313   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X6Y103.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<104>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (1.091ns logic, 1.749ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120 (SLICE_X4Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.245ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.103ns (3.547 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X17Y98.A5      net (fanout=155)      0.876   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X17Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X4Y103.SR      net (fanout=16)       1.280   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X4Y103.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<120>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.089ns logic, 2.156ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.443 - 1.423)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y98.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    SLICE_X17Y98.A6      net (fanout=1)        0.436   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
    SLICE_X17Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X4Y103.SR      net (fanout=16)       1.280   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X4Y103.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<120>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (1.089ns logic, 1.716ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30 (SLICE_X4Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.215ns (3.435 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y98.D5      net (fanout=155)      0.971   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.091ns logic, 2.020ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.642 - 0.709)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y98.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y98.D6      net (fanout=1)        0.296   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.091ns logic, 1.345ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (SLICE_X5Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.215ns (3.435 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y98.D5      net (fanout=155)      0.971   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.091ns logic, 2.020ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.642 - 0.709)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y98.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y98.D6      net (fanout=1)        0.296   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.091ns logic, 1.345ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (SLICE_X5Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.215ns (3.435 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y98.D5      net (fanout=155)      0.971   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.091ns logic, 2.020ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.642 - 0.709)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y98.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y98.D6      net (fanout=1)        0.296   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.091ns logic, 1.345ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31 (SLICE_X4Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.109ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.215ns (3.435 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y98.D5      net (fanout=155)      0.971   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y90.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (1.089ns logic, 2.020ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.642 - 0.709)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y98.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y98.D6      net (fanout=1)        0.296   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y90.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (1.089ns logic, 1.345ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (SLICE_X5Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.109ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.215ns (3.435 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y98.D5      net (fanout=155)      0.971   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (1.089ns logic, 2.020ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.642 - 0.709)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y98.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y98.D6      net (fanout=1)        0.296   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (1.089ns logic, 1.345ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29 (SLICE_X4Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.108ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.215ns (3.435 - 3.650)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y98.D5      net (fanout=155)      0.971   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y90.CLK      Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (1.088ns logic, 2.020ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.642 - 0.709)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y98.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y98.D6      net (fanout=1)        0.296   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y98.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y90.SR       net (fanout=16)       1.049   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y90.CLK      Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.088ns logic, 1.345ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAMB36_X0Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.839 - 0.621)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X13Y91.AQ         Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.ENARDENL   net (fanout=2)        0.633   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.652ns (0.019ns logic, 0.633ns route)
                                                          (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.830 - 0.621)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X13Y91.AQ         Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.ENARDENL   net (fanout=2)        0.633   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.652ns (0.019ns logic, 0.633ns route)
                                                          (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (0.826 - 0.621)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X13Y91.AQ             Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                              mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.ENARDENL       net (fanout=2)        0.633   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                              mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             0.652ns (0.019ns logic, 0.633ns route)
                                                              (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X15Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X15Y46.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X15Y46.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X19Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X19Y32.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X19Y32.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X27Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X27Y15.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X27Y15.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (SLICE_X14Y98.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.709 - 0.635)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1
    SLICE_X14Y98.B6      net (fanout=7)        0.306   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X14Y98.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000<11>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.237ns logic, 0.306ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (SLICE_X19Y32.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11
    SLICE_X19Y32.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11
    SLICE_X19Y32.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (SLICE_X27Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3
    SLICE_X27Y15.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3
    SLICE_X27Y15.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (SLICE_X15Y98.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.682 - 0.635)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1
    SLICE_X15Y98.A6      net (fanout=7)        0.289   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X15Y98.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_mux0000<0>111
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.236ns logic, 0.289ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (SLICE_X15Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19
    SLICE_X15Y46.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19
    SLICE_X15Y46.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X14Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X14Y50.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X14Y50.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11123 paths analyzed, 3915 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   9.370ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X13Y101.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 1)
  Clock Path Skew:      -0.426ns (3.519 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y113.B3      net (fanout=2)        1.994   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X8Y113.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.AX     net (fanout=2)        1.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X13Y101.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (0.536ns logic, 3.481ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 1)
  Clock Path Skew:      -0.426ns (3.519 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y113.B6      net (fanout=2)        1.389   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X8Y113.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.AX     net (fanout=2)        1.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X13Y101.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.536ns logic, 2.876ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.415 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y113.B5      net (fanout=32)       1.946   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y113.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.AX     net (fanout=2)        1.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X13Y101.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (0.557ns logic, 3.433ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (SLICE_X17Y102.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.410ns (3.513 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y110.B4      net (fanout=2)        2.030   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall
    SLICE_X8Y110.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.BX     net (fanout=2)        1.425   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X17Y102.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (0.554ns logic, 3.455ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 1)
  Clock Path Skew:      -0.410ns (3.513 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y110.B6      net (fanout=2)        1.887   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall
    SLICE_X8Y110.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.BX     net (fanout=2)        1.425   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X17Y102.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (0.554ns logic, 3.312ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.409 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y110.B5      net (fanout=32)       1.745   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y110.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.BX     net (fanout=2)        1.425   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X17Y102.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (0.554ns logic, 3.170ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (SLICE_X16Y102.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 1)
  Clock Path Skew:      -0.418ns (3.513 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y116.A1      net (fanout=2)        2.405   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_fall
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X16Y102.CX     net (fanout=2)        1.048   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X16Y102.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (0.539ns logic, 3.453ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 1)
  Clock Path Skew:      -0.418ns (3.513 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y116.A4      net (fanout=2)        1.719   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_fall
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X16Y102.CX     net (fanout=2)        1.048   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X16Y102.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.539ns logic, 2.767ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.409 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X9Y116.A3      net (fanout=32)       2.353   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X16Y102.CX     net (fanout=2)        1.048   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X16Y102.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.560ns logic, 3.401ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X13Y101.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 1)
  Clock Path Skew:      -0.404ns (3.519 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X12Y113.D4     net (fanout=2)        2.037   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
    SLICE_X12Y113.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.BX     net (fanout=2)        1.402   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X13Y101.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (0.554ns logic, 3.439ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.404ns (3.519 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X12Y113.D6     net (fanout=2)        1.821   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise
    SLICE_X12Y113.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.BX     net (fanout=2)        1.402   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X13Y101.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.554ns logic, 3.223ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.415 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X12Y113.D5     net (fanout=32)       2.105   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X12Y113.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.BX     net (fanout=2)        1.402   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X13Y101.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.554ns logic, 3.507ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X17Y102.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Clock Path Skew:      -0.432ns (3.513 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X12Y110.C3     net (fanout=2)        1.997   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X12Y110.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.AX     net (fanout=2)        1.199   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X17Y102.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.536ns logic, 3.196ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 1)
  Clock Path Skew:      -0.432ns (3.513 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X12Y110.C6     net (fanout=2)        1.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X12Y110.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.AX     net (fanout=2)        1.199   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X17Y102.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.536ns logic, 2.877ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.409 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X12Y110.C5     net (fanout=32)       1.762   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X12Y110.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.AX     net (fanout=2)        1.199   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X17Y102.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (0.557ns logic, 2.961ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (SLICE_X16Y102.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.598ns (Levels of Logic = 1)
  Clock Path Skew:      -0.425ns (3.513 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y117.A1      net (fanout=2)        1.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_fall
    SLICE_X8Y117.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X16Y102.DX     net (fanout=2)        1.090   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X16Y102.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (0.539ns logic, 3.059ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.425ns (3.513 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y117.A6      net (fanout=2)        1.163   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_fall
    SLICE_X8Y117.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X16Y102.DX     net (fanout=2)        1.090   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X16Y102.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.539ns logic, 2.253ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.409 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y117.A3      net (fanout=32)       2.382   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y117.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X16Y102.DX     net (fanout=2)        1.090   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X16Y102.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (0.560ns logic, 3.472ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X13Y101.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 1)
  Clock Path Skew:      -0.410ns (3.519 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y117.D5      net (fanout=2)        1.754   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
    SLICE_X9Y117.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.DX     net (fanout=2)        1.093   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X13Y101.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (0.567ns logic, 2.847ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Clock Path Skew:      -0.410ns (3.519 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y117.D6      net (fanout=2)        1.498   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_rise
    SLICE_X9Y117.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.DX     net (fanout=2)        1.093   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X13Y101.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.567ns logic, 2.591ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.415 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X9Y117.D4      net (fanout=32)       2.573   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X9Y117.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X13Y101.DX     net (fanout=2)        1.093   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X13Y101.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.567ns logic, 3.666ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X17Y102.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 1)
  Clock Path Skew:      -0.416ns (3.513 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X11Y116.A6     net (fanout=2)        1.727   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall
    SLICE_X11Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.DX     net (fanout=2)        1.046   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X17Y102.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (0.567ns logic, 2.773ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.416ns (3.513 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X11Y116.A5     net (fanout=2)        1.715   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall
    SLICE_X11Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.DX     net (fanout=2)        1.046   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X17Y102.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (0.567ns logic, 2.761ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.409 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y116.A3     net (fanout=32)       2.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X17Y102.DX     net (fanout=2)        1.046   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X17Y102.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (0.567ns logic, 3.480ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (SLICE_X13Y105.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.421ns (3.510 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y113.A2     net (fanout=2)        1.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
    SLICE_X11Y113.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<52>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X13Y105.CX     net (fanout=2)        0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X13Y105.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (0.548ns logic, 2.784ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.940ns (Levels of Logic = 1)
  Clock Path Skew:      -0.421ns (3.510 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y113.A6     net (fanout=2)        1.548   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_rise
    SLICE_X11Y113.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<52>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X13Y105.CX     net (fanout=2)        0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X13Y105.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.548ns logic, 2.392ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.406 - 1.333)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X11Y113.A5     net (fanout=32)       2.208   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X11Y113.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<52>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X13Y105.CX     net (fanout=2)        0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X13Y105.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.569ns logic, 3.052ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (SLICE_X13Y96.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.204ns (Levels of Logic = 1)
  Clock Path Skew:      -0.530ns (3.425 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y104.D4      net (fanout=2)        1.908   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_fall
    SLICE_X9Y104.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cke_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X13Y96.DX      net (fanout=2)        0.750   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X13Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (0.546ns logic, 2.658ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 1)
  Clock Path Skew:      -0.530ns (3.425 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y104.D5      net (fanout=2)        1.734   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_fall
    SLICE_X9Y104.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cke_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X13Y96.DX      net (fanout=2)        0.750   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X13Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (0.546ns logic, 2.484ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.632 - 0.592)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X9Y104.D6      net (fanout=32)       2.192   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X9Y104.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cke_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X13Y96.DX      net (fanout=2)        0.750   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X13Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (0.567ns logic, 2.942ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X46Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.252ns (3.623 - 3.371)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X46Y50.AX      net (fanout=1)        0.306   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X46Y50.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.185ns logic, 0.306ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X47Y122.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.231ns (3.698 - 3.467)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y122.AQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X47Y122.DX     net (fanout=1)        0.440   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X47Y122.CLK    Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.195ns logic, 0.440ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly (SLICE_X36Y94.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_29 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.142 - 0.132)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_29 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y94.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<32>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_29
    SLICE_X36Y94.BX      net (fanout=2)        0.155   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<29>
    SLICE_X36Y94.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.172ns logic, 0.155ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1 (SLICE_X46Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.157 - 0.121)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r
    SLICE_X46Y88.AX      net (fanout=1)        0.175   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r
    SLICE_X46Y88.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.185ns logic, 0.175ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly (SLICE_X36Y94.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_31 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.142 - 0.132)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_31 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y94.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<32>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_31
    SLICE_X36Y94.DX      net (fanout=2)        0.154   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<31>
    SLICE_X36Y94.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.184ns logic, 0.154ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly (SLICE_X24Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.658 - 0.611)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_1
    SLICE_X24Y80.BX      net (fanout=2)        0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<1>
    SLICE_X24Y80.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.172ns logic, 0.287ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2 (SLICE_X18Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 0)
  Clock Path Skew:      0.313ns (3.800 - 3.487)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2
    SLICE_X18Y59.CX      net (fanout=2)        0.778   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<2>
    SLICE_X18Y59.CLK     Tckdi       (-Th)     0.218   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.196ns logic, 0.778ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (SLICE_X18Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.977ns (Levels of Logic = 0)
  Clock Path Skew:      0.313ns (3.800 - 3.487)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1
    SLICE_X18Y59.BX      net (fanout=2)        0.794   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<1>
    SLICE_X18Y59.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.183ns logic, 0.794ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_3 (SLICE_X18Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.992ns (Levels of Logic = 0)
  Clock Path Skew:      0.313ns (3.800 - 3.487)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3
    SLICE_X18Y59.DX      net (fanout=2)        0.797   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
    SLICE_X18Y59.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.195ns logic, 0.797ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly (SLICE_X38Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_37 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (1.413 - 1.192)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_37 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y94.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_37
    SLICE_X38Y100.BX     net (fanout=2)        0.478   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<37>
    SLICE_X38Y100.CLK    Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.183ns logic, 0.478ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     41.334ns|            0|         1633|            0|7466776007977|
| TS_cpu_clk                    |     20.000ns|     82.668ns|          N/A|         1351|            0|7466775991842|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      5.405ns|          N/A|            7|            0|         4062|            0|
| TS_clk90                      |      5.000ns|     14.676ns|          N/A|          274|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|      9.370ns|          N/A|            1|            0|        11123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

9 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.710|         |    1.734|
DDR2_DQS_P<0>  |         |    1.710|         |    1.734|
USER_CLK       |         |         |    2.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.667|         |    1.691|
DDR2_DQS_P<3>  |         |    1.667|         |    1.691|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.138|         |    2.162|
DDR2_DQS_P<4>  |         |    2.138|         |    2.162|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.663|         |    1.687|
DDR2_DQS_P<5>  |         |    1.663|         |    1.687|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    1.953|         |    1.977|
DDR2_DQS_P<6>  |         |    1.953|         |    1.977|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.846|         |    1.870|
DDR2_DQS_P<7>  |         |    1.846|         |    1.870|
USER_CLK       |         |         |    3.045|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.710|         |    1.734|
DDR2_DQS_P<0>  |         |    1.710|         |    1.734|
USER_CLK       |         |         |    2.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.667|         |    1.691|
DDR2_DQS_P<3>  |         |    1.667|         |    1.691|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.138|         |    2.162|
DDR2_DQS_P<4>  |         |    2.138|         |    2.162|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.663|         |    1.687|
DDR2_DQS_P<5>  |         |    1.663|         |    1.687|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    1.953|         |    1.977|
DDR2_DQS_P<6>  |         |    1.953|         |    1.977|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.846|         |    1.870|
DDR2_DQS_P<7>  |         |    1.846|         |    1.870|
USER_CLK       |         |         |    3.045|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   43.537|    2.065|    3.387|    4.224|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1638  Score: 14445017  (Setup/Max: 14445014, Hold: 3)

Constraints cover 7466776008113 paths, 16 nets, and 33876 connections

Design statistics:
   Minimum period:  82.668ns{1}   (Maximum frequency:  12.097MHz)
   Maximum path delay from/to any node:   3.045ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  2 03:32:34 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 734 MB



