
# Arch-final-project
!!!!!Visualizing Verilog!!!!!
https://docs.google.com/document/d/1V2MCwSHJi483bNEmYI0gwZn8zQcxFdl0dA9kNGC65PE/edit

"wire/reg" [num_bits]name operand arg1[bitrange] arg2[bitrange]...

{{}}

# formats
literal assignment: wire y = 5 
wire .temp1 <- 5
wire y = .temp1
bit select: wire a = s0[1:0]
wire .temp2 [1:0] s0
wire a = .temp2
# modules
module .input1 .input2 ... □ .output1 .output2 ...

https://zetcode.com/gfx/java2d/

⸘⸘⸘⸘⸘⸘⸘⸘⸘⸘⸘⸘hello!!!!!!👌🤪🍿‽😎n‽‽o‽‽‽‽‽‽‽‽🤷‍♀️🤷‍♂️😶‍🌫️🤐😯😭😡🤬
¬ƒˆ¥©ˆ˙˚…ˆ∆˙…øˆ©¨†¥∂¨¥†ƒˆ…¶∞§∞£†¥ø¥˙ˆ¨¥∂ç˚∆˜¬øˆ¥««‘ˆ¥∂¨†´¨¥†®`∑√ƒ≈®ƒ©∆√¥®∂®©˜©√≤µ¥¨†µ˙˜ƒ ©˜∆¥ƒ

# md
# wait this is so cool
# can I have folding feature too
# lkdslf
sdf
ds
fds

