##############################################################################
##  GERAL
##############################################################################

# random number generator seed (0 for timer seed)
-seed                             1

# initialize and terminate immediately
# -q                          false

# restore EIO trace execution from <fname>
# -chkpt                     <null>

# redirect simulator output to file (non-interactive only)
# -redir:sim                 <null>

# redirect simulated program output to file
# -redir:prog                <null>

# simulator scheduling priority
-nice                             0

# maximum number of inst's to execute
-max:inst                         0

# number of insts skipped before timing starts
-fastfwd                          0

# generate pipetrace, i.e., <fname|stdout|stderr> <range>
# -ptrace                    <null>

# profile stat(s) against text addr's (mult uses ok)
# -pcstat                    <null>

# operate in backward-compatible bugs mode (for testing only)
-bugcompat                    false


##############################################################################
##  BRANCH PREDICTOR
##############################################################################

# extra branch mis-prediction latency
-fetch:mplat                      3

# *** Mudado
# branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred                        bimod

# *** Mudado
# bimodal predictor config (<table size>)
-bpred:bimod           512

# 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:2lev            1 1024 8 0

# combining predictor config (<meta_table_size>)
-bpred:comb            1024

# return address stack size (0 for no return stack)
-bpred:ras                        8

# BTB config (<num_sets> <associativity>)
-bpred:btb             512 1

##############################################################################
##  CARACTERISTICAS GERAIS - SUPERESCALAR
##############################################################################

# speed of front-end of machine relative to execution core
-fetch:speed                      1

# *** Mudado
# instruction fetch queue size (in insts)
-fetch:ifqsize                    4

# speculative predictors update in {ID|WB} (default non-spec)
# -bpred:spec_update         <null>

# *** Mudado
# instruction decode B/W (insts/cycle)
-decode:width                     4

# *** Mudado
# instruction issue B/W (insts/cycle)
-issue:width                      4

# *** Mudado
# run pipeline with in-order issue
-issue:inorder                false

# issue instructions down wrong execution paths
-issue:wrongpath               true

# instruction commit B/W (insts/cycle)
-commit:width                     4

# register update unit (RUU) size
-ruu:size                        16

# load/store queue (LSQ) size
-lsq:size                        16

##############################################################################
##  UNIDADES FUNCIONAIS
##############################################################################

# total number of integer ALU's available
-res:ialu                         2

# total number of integer multiplier/dividers available
-res:imult                        1

# total number of memory system ports available (to CPU)
-res:memport                      2

# total number of floating point ALU's available
-res:fpalu                        2

# total number of floating point multiplier/dividers available
-res:fpmult                       1


##############################################################################
##  CACHE
##############################################################################

############## Level 1

# l1 inst cache config, i.e., {<config>|dl1|dl2|none}
#-cache:il1             il1:16384:32:1:l

# l1 instruction cache hit latency (in cycles)
-cache:il1lat                     1

# l1 data cache config, i.e., {<config>|none}
#-cache:dl1             dl1:16384:32:4:l

# l1 data cache hit latency (in cycles)
-cache:dl1lat                     1

############## Level 2

# l2 data cache config, i.e., {<config>|none}
-cache:dl2             ul2:8192:64:4:l

# <MSG>
# l2 data cache hit latency (in cycles)
-cache:dl2lat                     6

# l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2                      dl2

# <MSG>
# l2 instruction cache hit latency (in cycles)
-cache:il2lat                     6

##############

# flush caches on system calls
-cache:flush                  false

# convert 64-bit inst addresses to 32-bit inst equivalents
-cache:icompress              false

##############################################################################
##  MEMORIA
##############################################################################

# *** Mudado
# memory access latency (<first_chunk> <inter_chunk>)
-mem:lat                        18 2

# memory access bus width (in bytes)
-mem:width                        8

##############################################################################
##  TLB
##############################################################################

# instruction TLB config, i.e., {<config>|none}
-tlb:itlb              itlb:4096:4096:4:l

# data TLB config, i.e., {<config>|none}
-tlb:dtlb              dtlb:4096:4096:4:l

# *** Mudado
# inst/data TLB miss latency (in cycles)
-tlb:lat 		70
