INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/new/LED_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/imports/AllMySources/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/imports/AllMySources/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/imports/AllMySources/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/imports/AllMySources/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/imports/AllMySources/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/imports/AllMySources/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sim_1/new/epicsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epicsim
