FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GT_ECL_N\I";
2"SYNC24_LVDS_N\I";
3"SYNC24_LVDS_P\I";
4"SYNC_LVDS_N\I";
5"SYNC_LVDS_P\I";
6"SYNC24_ECL_N\I";
7"SYNC24_ECL_P\I";
8"SYNC_ECL_N\I";
9"SYNC_ECL_P\I";
10"GT_ECL_P\I";
11"UN$1$MMBTH81$I67$C";
12"GND\g";
13"UN$1$10H116$I81$Y$1";
14"UN$1$10H116$I81$Y";
15"UN$1$10H116$I79$Y";
16"UN$1$10H116$I80$Y";
17"UN$1$10H116$I80$Y$1";
18"VTT\G";
19"UN$1$10H125$I77$Y";
20"UN$1$10H125$I75$Y";
21"VTT\G";
22"VTT\G";
23"VEE\G";
24"UN$1$MMBTH81$I67$E";
%"GND"
"1","(1900,3500)","0","misc","I10";
;
CDS_LIB"misc"
BODY_TYPE"PLUMBING"
HDL_POWER"GND";
"G\NAC"12;
%"RSMD0805"
"1","(950,3100)","1","resistors","I14";
;
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
$LOCATION"R201"
CDS_LOCATION"R201"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"18;
"B<0>"
$PN"2"15;
%"RSMD0805"
"1","(1650,3250)","0","resistors","I4";
;
VALUE"1000"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R203"
CDS_LOCATION"R203"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"11;
"B<0>"
$PN"2"23;
%"MMBTH81"
"1","(1350,3400)","0","transistors","I67";
;
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1";
"E"
$PN"2"24;
"B"
$PN"1"15;
"C"
$PN"3"11;
%"RSMD0805"
"1","(975,2325)","1","resistors","I71";
;
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
$LOCATION"R197"
CDS_LOCATION"R197"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"16;
%"RSMD0805"
"1","(925,2325)","1","resistors","I72";
;
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R196"
CDS_LOCATION"R196"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"17;
%"RSMD0805"
"1","(-1750,2325)","1","resistors","I73";
;
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R12"
CDS_LOCATION"R12"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"22;
"B<0>"
$PN"2"14;
%"RSMD0805"
"1","(-1675,2325)","1","resistors","I74";
;
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R195"
CDS_LOCATION"R195"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"22;
"B<0>"
$PN"2"13;
%"10H125"
"1","(1375,2550)","0","ecl","I75";
SECTION"1";
PACK_TYPE"PLCC"
CDS_LIB"ecl"
$LOCATION"U84"
CDS_LOCATION"U84"
$SEC"3"
CDS_SEC"3";
"A <SIZE-1..0>"
$PN"9"16;
"B <SIZE-1..0>* \B"
$PN"8"17;
"V"
$PN"2"0;
"Y <SIZE-1..0>"
$PN"7"20;
%"DS90LV027"
"1","(1800,2550)","0","misc","I76";
;
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
$LOCATION"U32"
CDS_LOCATION"U32"
$SEC"2"
CDS_SEC"2";
"Q* \B"
$PN"5"2;
"Q"
$PN"6"3;
"D"
$PN"3"20;
%"10H125"
"1","(-2075,2550)","2","ecl","I77";
SECTION"1";
PACK_TYPE"PLCC"
CDS_LIB"ecl"
$LOCATION"U84"
CDS_LOCATION"U84"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>"
$PN"19"14;
"B <SIZE-1..0>* \B"
$PN"18"13;
"V"
$PN"2"0;
"Y <SIZE-1..0>"
$PN"17"19;
%"DS90LV027"
"1","(-2500,2550)","2","misc","I78";
;
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
$LOCATION"U32"
CDS_LOCATION"U32"
$SEC"1"
CDS_SEC"1";
"Q* \B"
$PN"8"4;
"Q"
$PN"7"5;
"D"
$PN"2"19;
%"10H116"
"1","(700,3350)","0","ecl","I79";
;
PACK_TYPE"PLCC"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,100,50,-100"
SECTION"1\PARAMETER"
$LOCATION"U61"
CDS_LOCATION"U61"
$SEC"2"
CDS_SEC"2";
"V"
$PN"14"0;
"Y<SIZE-1..0>* \B"
$PN"8"0;
"Y<SIZE-1..0>"
$PN"9"15;
"B<SIZE-1..0>* \B"
$PN"12"1;
"A<SIZE-1..0>"
$PN"13"10;
%"TESTPOINT_L"
"1","(1450,3850)","0","misc","I8";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
$LOCATION"TP265"
CDS_LOCATION"TP265"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"24;
%"10H116"
"1","(800,2550)","0","ecl","I80";
;
PACK_TYPE"PLCC"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,100,50,-100"
SECTION"1\PARAMETER"
$LOCATION"U61"
CDS_LOCATION"U61"
$SEC"3"
CDS_SEC"3";
"V"
$PN"14"0;
"Y<SIZE-1..0>* \B"
$PN"3"17;
"Y<SIZE-1..0>"
$PN"4"16;
"B<SIZE-1..0>* \B"
$PN"5"6;
"A<SIZE-1..0>"
$PN"7"7;
%"10H116"
"1","(-1475,2550)","2","ecl","I81";
;
PACK_TYPE"PLCC"
SECTION"1\PARAMETER"
CDS_LMAN_SYM_OUTLINE"-125,100,50,-100"
CDS_LIB"ecl"
$LOCATION"U61"
CDS_LOCATION"U61"
$SEC"1"
CDS_SEC"1";
"V"
$PN"14"0;
"Y<SIZE-1..0>* \B"
$PN"18"13;
"Y<SIZE-1..0>"
$PN"19"14;
"B<SIZE-1..0>* \B"
$PN"15"8;
"A<SIZE-1..0>"
$PN"17"9;
%"RSMD0805"
"1","(1650,3600)","0","resistors","I9";
;
VALUE"1000"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R202"
CDS_LOCATION"R202"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"24;
"B<0>"
$PN"2"12;
END.
