{
	"author": [
		"Mokhtar Hirech",
		"Olivier Florent",
		"Alain Greiner",
		"El Housseine Rejouan"
	],
	"booktitle": "Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)",
	"booktitleshort": "EDAC-ETC-EUROASIC",
	"crossref": "conf/eurodac/1994edac",
	"dblpkey": "conf/eurodac/HirechFGR94",
	"pages": "668",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"a",
		"redefin",
		"symbol",
		"simul",
		"techniqu",
		"to",
		"testabl",
		"design",
		"rule",
		"check"
	],
	"tag": [
		"design",
		"simulation",
		"testing"
	],
	"title": "A Redefinable Symbolic Simulation Technique to Testability Design Rules Checking",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1994
}