// Seed: 1387940704
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_9 && id_9;
  assign module_1.id_10 = 0;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_9(
      1 + id_2
  );
  always #1 id_1 <= 1;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7,
      id_7,
      id_3,
      id_9,
      id_6,
      id_6,
      id_7,
      id_4,
      id_7
  );
  assign id_6 = id_9;
  wor id_10;
  id_11(
      .id_0(id_6), .id_1(""), .id_2(), .id_3(""), .id_4(-1 || -1), .id_5(1'b0), .id_6(1)
  );
  wire id_12;
  assign id_10 = id_2;
endmodule
