set_global_assignment -name VERILOG_FILE /home/rampa/devel/fpga/DECA/Oric_Mist_48K/toplevels/demistify_defines.v
set_global_assignment -name QIP_FILE /home/rampa/devel/fpga/DECA/Oric_Mist_48K/Oric.qip
set_global_assignment -name QIP_FILE /home/rampa/devel/fpga/DECA/Oric_Mist_48K/DeMiSTify/controller/controller.qip
set_global_assignment -name VHDL_FILE /home/rampa/devel/fpga/DECA/Oric_Mist_48K/firmware/controller_rom1_byte.vhd
set_global_assignment -name VHDL_FILE /home/rampa/devel/fpga/DECA/Oric_Mist_48K/firmware/controller_rom2_byte.vhd
