Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/fel/Desktop/mcs/cxgen_tb_isim_beh.exe -prj /home/fel/Desktop/mcs/cxgen_tb_beh.prj work.cxgen_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fadd.vhd" into library work
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fsub.vhd" into library work
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/cxgen.vhd" into library work
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/cxgen_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 40964 KB
Fuse CPU Usage: 1260 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package floating_point_v5_0_consts
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package floating_point_pkg_v5_0
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("spartan6"...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("spartan6",...]
Compiling architecture fadd_a of entity fadd [fadd_default]
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("spartan6"...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("spartan6",...]
Compiling architecture fsub_a of entity fsub [fsub_default]
Compiling architecture behavioral of entity cxgen [cxgen_default]
Compiling architecture behavior of entity cxgen_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable /home/fel/Desktop/mcs/cxgen_tb_isim_beh.exe
Fuse Memory Usage: 100668 KB
Fuse CPU Usage: 1580 ms
GCC CPU Usage: 3720 ms
