/*
 * Berlin BG4CT clock tree IDs
 */

/* GATE CLK */
#define GATECLK_TSPSYS		0
#define GATECLK_USB0CORE	1
#define GATECLK_ZSPSYS		2
#define GATECLK_SDIOSYS		3
#define GATECLK_ETHCORE		4
#define GATECLK_PCIE0SYS	5
#define GATECLK_SATA0CORE	6
#define GATECLK_NFCSYS		7
#define GATECLK_EMMCSYS		8
#define GATECLK_IHB0SYS		9

/* BERLIN CLK */
#define CLK_CPUFASTREF		0
#define CLK_MEMFASTREF		1
#define CLK_CFG			2
#define CLK_PERIFSYS		3
#define CLK_HB			4
#define CLK_ATB			5
#define CLK_DECODER		6
#define CLK_DECODERM3		7
#define CLK_DECODERPCUBE	8
#define CLK_ENCODER		9
#define CLK_OVPCORE		10
#define CLK_GFX2DCORE		11
#define CLK_GFX3DCORE		12
#define CLK_GFX3DSH		13
#define CLK_GFX3DSYS		14
#define CLK_GFX2DSYS		15
#define CLK_AVIOSYS		16
#define CLK_VPPSYS		17
#define CLK_EDDC		18
#define CLK_AVIOBIU		19
#define CLK_ZSP			20
#define CLK_TSP			21
#define CLK_TSPREF		22
#define CLK_NDS			23
#define CLK_NOCS		24
#define CLK_APBCORE		25
#define CLK_EMMC		26
#define CLK_SD0			27
#define CLK_SD1			28
#define CLK_DLLMSTREF		29
#define CLK_GETHRGMII		30
#define CLK_GETHRGMIISYS	31
#define CLK_USIM0		32
#define CLK_PCIETEST		33
#define CLK_USB2TEST		34
#define CLK_USB3TEST		35
#define CLK_USB3CORE		36
#define CLK_NFCECC		37
#define CLK_BCM			38
