
*** Running vivado
    with args -log top_level.vds -m64 -mode batch -messageDb vivado.pb -source top_level.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source top_level.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files {{/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/jacob/sources/coe files/mat_5kHz_int16_2048samples.coe}}
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/mult_gen_0_synth_1/mult_gen_0.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/mult_gen_0_synth_1/mult_gen_0.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_addsub_0_synth_1/c_addsub_0.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_addsub_0_synth_1/c_addsub_0.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/cordic_0_synth_1/cordic_0.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/cordic_0_synth_1/cordic_0.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/xfft_0_synth_1/xfft_0.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/xfft_0_synth_1/xfft_0.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/vio_0_synth_1/vio_0.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/vio_0_synth_1/vio_0.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp]
# add_files -quiet /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp]
# read_vhdl -library xil_defaultlib {
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/type_pkg.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/new/vga_pkg.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_display_gen.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/new/vga_top.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd
#   /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd
# }
# read_xdc /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.cache/wt [current_project]
# set_property parent.project_dir /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project [current_project]
# catch { write_hwdef -file top_level.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top_level -part xc7a100tcsg324-1 -flatten_hierarchy none
Command: synth_design -top top_level -part xc7a100tcsg324-1 -flatten_hierarchy none

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 888.742 ; gain = 156.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd:52]
INFO: [Synth 8-3491] module 'disp_draw' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:42' bound to instance 'disp_draw_inst' of component 'disp_draw' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd:123]
INFO: [Synth 8-638] synthesizing module 'disp_draw' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:58]
INFO: [Synth 8-3491] module 'averager' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:39' bound to instance 'avg_inst' of component 'averager' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:254]
INFO: [Synth 8-638] synthesizing module 'averager' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'averager' (1#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:111]
INFO: [Synth 8-3491] module 'magnitude' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:34' bound to instance 'mag_inst' of component 'magnitude' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:325]
INFO: [Synth 8-638] synthesizing module 'magnitude' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'realSquare' of component 'mult_gen_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'imagSquare' of component 'mult_gen_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:147]
INFO: [Synth 8-637] synthesizing blackbox instance 'sumOfSquares' of component 'c_addsub_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:155]
INFO: [Synth 8-637] synthesizing blackbox instance 'magSqRt' of component 'cordic_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'magnitude' (2#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'disp_draw' (3#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:58]
INFO: [Synth 8-638] synthesizing module 'adc_fft_fsmV3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:63]
	Parameter clk_rate bound to: 100 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:66]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'adc_fft_fsmV3' (4#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:63]
INFO: [Synth 8-638] synthesizing module 'xfft_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/realtime/xfft_0_stub.vhdl:35]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/realtime/blk_mem_gen_0_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/realtime/blk_mem_gen_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'vga_top' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/new/vga_top.vhd:19' bound to instance 'vga_comp' of component 'vga_top' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd:226]
INFO: [Synth 8-638] synthesizing module 'vga_top' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/new/vga_top.vhd:35]
INFO: [Synth 8-3491] module 'clk_wiz_vga' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/realtime/clk_wiz_vga_stub.vhdl:5' bound to instance 'clk_wiz' of component 'clk_wiz_vga' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/new/vga_top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_vga' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/realtime/clk_wiz_vga_stub.vhdl:14]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:55' bound to instance 'vga_cont' of component 'vga_controller_640_60' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/new/vga_top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:68]
INFO: [Synth 8-3491] module 'vga_display_gen' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_display_gen.vhd:18' bound to instance 'vga_disp' of component 'vga_display_gen' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/new/vga_top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'vga_display_gen' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_display_gen.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga_display_gen' (6#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_display_gen.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (7#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/imports/sources_1/new/vga_top.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/realtime/vio_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/realtime/c_counter_binary_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'top_level' (8#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd:52]
WARNING: [Synth 8-3331] design top_level has unconnected port din[15]
WARNING: [Synth 8-3331] design top_level has unconnected port din[14]
WARNING: [Synth 8-3331] design top_level has unconnected port din[13]
WARNING: [Synth 8-3331] design top_level has unconnected port din[12]
WARNING: [Synth 8-3331] design top_level has unconnected port din[11]
WARNING: [Synth 8-3331] design top_level has unconnected port din[10]
WARNING: [Synth 8-3331] design top_level has unconnected port din[9]
WARNING: [Synth 8-3331] design top_level has unconnected port din[8]
WARNING: [Synth 8-3331] design top_level has unconnected port din[7]
WARNING: [Synth 8-3331] design top_level has unconnected port din[6]
WARNING: [Synth 8-3331] design top_level has unconnected port din[5]
WARNING: [Synth 8-3331] design top_level has unconnected port din[4]
WARNING: [Synth 8-3331] design top_level has unconnected port din[3]
WARNING: [Synth 8-3331] design top_level has unconnected port din[2]
WARNING: [Synth 8-3331] design top_level has unconnected port din[1]
WARNING: [Synth 8-3331] design top_level has unconnected port din[0]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 975.617 ; gain = 243.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/dcp_4/clk_wiz_vga_in_context.xdc] for cell 'vga_comp/clk_wiz'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/dcp_4/clk_wiz_vga_in_context.xdc] for cell 'vga_comp/clk_wiz'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/dcp_8/clk_wiz_0_in_context.xdc] for cell 'clk_debug'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-12218-protoann0.eecs.utk.edu/dcp_8/clk_wiz_0_in_context.xdc] for cell 'clk_debug'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/top_level_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.695 ; gain = 485.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for FFT_addr[8]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 801).
Applied set_property MARK_DEBUG = true for FFT_data[4]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 811).
Applied set_property MARK_DEBUG = true for in10[9]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 843).
Applied set_property MARK_DEBUG = true for in2[3]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 844).
Applied set_property MARK_DEBUG = true for in1[12]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 845).
Applied set_property MARK_DEBUG = true for in6[10]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 846).
Applied set_property MARK_DEBUG = true for in7[9]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 847).
Applied set_property MARK_DEBUG = true for in12[12]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 848).
Applied set_property MARK_DEBUG = true for in5[6]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 849).
Applied set_property MARK_DEBUG = true for in4[8]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 850).
Applied set_property MARK_DEBUG = true for in3[5]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 853).
Applied set_property MARK_DEBUG = true for in14[0]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 854).
Applied set_property MARK_DEBUG = true for in11[6]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 855).
Applied set_property MARK_DEBUG = true for in13[4]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 856).
Applied set_property MARK_DEBUG = true for in0[15]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 857).
Applied set_property MARK_DEBUG = true for in16[15]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 861).
Applied set_property MARK_DEBUG = true for in15[5]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 864).
Applied set_property MARK_DEBUG = true for in9[0]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 866).
Applied set_property MARK_DEBUG = true for in8[13]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 869).
Applied set_property MARK_DEBUG = true for average[11]. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 1115).
Applied set_property MARK_DEBUG = true for VGA_trig. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc, line 1131).
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/synth_1/dont_buffer.xdc, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.695 ; gain = 485.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.695 ; gain = 485.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_curr_reg' in module 'disp_draw'
INFO: [Synth 8-3354] encoded FSM with state register 's_curr_reg' using encoding 'one-hot' in module 'disp_draw'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	  16 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 134   
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 132   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 23    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   4 Input    639 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 64    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	  18 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  18 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	  18 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 140   
	   3 Input      1 Bit        Muxes := 155   
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 286   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module averager 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	  16 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module magnitude 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module disp_draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 130   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  24 Input     18 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 64    
	  18 Input     10 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 140   
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 273   
	   3 Input      1 Bit        Muxes := 154   
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module adc_fft_fsmV3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vga_display_gen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   4 Input    639 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_top 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.711 ; gain = 500.094
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top_level has unconnected port din[15]
WARNING: [Synth 8-3331] design top_level has unconnected port din[14]
WARNING: [Synth 8-3331] design top_level has unconnected port din[13]
WARNING: [Synth 8-3331] design top_level has unconnected port din[12]
WARNING: [Synth 8-3331] design top_level has unconnected port din[11]
WARNING: [Synth 8-3331] design top_level has unconnected port din[10]
WARNING: [Synth 8-3331] design top_level has unconnected port din[9]
WARNING: [Synth 8-3331] design top_level has unconnected port din[8]
WARNING: [Synth 8-3331] design top_level has unconnected port din[7]
WARNING: [Synth 8-3331] design top_level has unconnected port din[6]
WARNING: [Synth 8-3331] design top_level has unconnected port din[5]
WARNING: [Synth 8-3331] design top_level has unconnected port din[4]
WARNING: [Synth 8-3331] design top_level has unconnected port din[3]
WARNING: [Synth 8-3331] design top_level has unconnected port din[2]
WARNING: [Synth 8-3331] design top_level has unconnected port din[1]
WARNING: [Synth 8-3331] design top_level has unconnected port din[0]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1232.711 ; gain = 500.094
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1232.711 ; gain = 500.094
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/ram1_rst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\fft_config_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_fsm/m_axis_data_tready_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\s_axis_config_tdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vga_comp/vga_disp/\blueVal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_comp/vga_disp/\blueVal_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\s_axis_config_tdata_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ram1_rst_reg) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (ram2_rst_reg) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\ram2_addra_s_reg[12] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\ram2_addra_s_reg[11] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\ram2_addra_s_reg[10] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[15] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[14] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[13] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[12] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[11] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[10] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[9] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[7] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[6] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[5] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[4] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[3] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[2] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[1] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[0] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (m_axis_data_tready_reg) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[7] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[6] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[5] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[4] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[3] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[2] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[1] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[0] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[3] ) is unused and will be removed from module vga_display_gen.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[2] ) is unused and will be removed from module vga_display_gen.
WARNING: [Synth 8-3332] Sequential element (\blue_reg[0] ) is unused and will be removed from module vga_display_gen.
WARNING: [Synth 8-3332] Sequential element (\blueVal_reg[3] ) is unused and will be removed from module vga_display_gen.
WARNING: [Synth 8-3332] Sequential element (\blueVal_reg[2] ) is unused and will be removed from module vga_display_gen.
WARNING: [Synth 8-3332] Sequential element (\blueVal_reg[1] ) is unused and will be removed from module vga_display_gen.
WARNING: [Synth 8-3332] Sequential element (\blueVal_reg[0] ) is unused and will be removed from module vga_display_gen.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1264.734 ; gain = 532.117
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1264.734 ; gain = 532.117
Finished Parallel Section  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1264.734 ; gain = 532.117
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1284.734 ; gain = 552.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1290.734 ; gain = 558.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\average_reg[15] ) is unused and will be removed from module averager.
WARNING: [Synth 8-3332] Sequential element (\average_reg[14] ) is unused and will be removed from module averager.
WARNING: [Synth 8-3332] Sequential element (\average_reg[13] ) is unused and will be removed from module averager.
WARNING: [Synth 8-3332] Sequential element (\average_reg[12] ) is unused and will be removed from module averager.
INFO: [Synth 8-4480] The timing for the instance sel_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1311.609 ; gain = 578.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:ram_initialized to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:hcount[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:hcount[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:hcount[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:hcount[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:vcount[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:vcount[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:vcount[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:vcount[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[63] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[63] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[63] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[63] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[63] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[63] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[63] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[63] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[62] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[62] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[62] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[62] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[62] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[62] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[62] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[62] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[61] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[61] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[61] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[61] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[61] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[61] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[61] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[61] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[60] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[60] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[60] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[60] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vga_disp:\bars[60] [3] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1311.609 ; gain = 578.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1311.609 ; gain = 578.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|magnitude   | barNumOut_reg[5] | 12     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|magnitude   | inValidPipe3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |mult_gen_0         |         2|
|2     |c_addsub_0         |         1|
|3     |cordic_0           |         1|
|4     |xfft_0             |         1|
|5     |blk_mem_gen_0      |         1|
|6     |blk_mem_gen_1      |         1|
|7     |clk_wiz_vga        |         1|
|8     |clk_wiz_0          |         1|
|9     |vio_0              |         1|
|10    |c_counter_binary_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0      |     1|
|2     |blk_mem_gen_1      |     1|
|3     |c_addsub_0_bbox    |     1|
|4     |c_counter_binary_0 |     1|
|5     |clk_wiz_0          |     1|
|6     |clk_wiz_vga_bbox   |     1|
|7     |cordic_0_bbox      |     1|
|8     |mult_gen_0_bbox    |     1|
|9     |mult_gen_0_bbox_0  |     1|
|10    |vio_0              |     1|
|11    |xfft_0             |     1|
|12    |CARRY4             |   142|
|13    |LUT1               |    52|
|14    |LUT2               |    65|
|15    |LUT3               |   708|
|16    |LUT4               |  1231|
|17    |LUT5               |   199|
|18    |LUT6               |   363|
|19    |MUXF7              |     4|
|20    |RAMB18E1           |     1|
|21    |RAMB18E1_1         |     1|
|22    |SRL16E             |     7|
|23    |FDCE               |    47|
|24    |FDPE               |     1|
|25    |FDRE               |  3282|
|26    |FDSE               |    10|
|27    |IBUF               |     3|
|28    |OBUF               |    15|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |  6384|
|2     |  disp_draw_inst |disp_draw             |  5891|
|3     |    avg_inst     |averager              |  1074|
|4     |    mag_inst     |magnitude             |   168|
|5     |  fft_fsm        |adc_fft_fsmV3         |   234|
|6     |  vga_comp       |vga_top               |   101|
|7     |    vga_cont     |vga_controller_640_60 |    62|
|8     |    vga_disp     |vga_display_gen       |    38|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1311.609 ; gain = 578.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1166 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1311.609 ; gain = 578.992
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1311.613 ; gain = 464.871
# write_checkpoint top_level.dcp
# report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1312.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 18:31:53 2015...
