

================================================================
== Vivado HLS Report for 'dct_Loop_2_proc'
================================================================
* Date:           Wed Jul  6 11:01:51 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.75|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: stg_5 [1/1] 1.08ns
newFuncRoot:0  br label %.preheader8.i


 <State 2>: 5.75ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader8.i:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %0 ]

ST_2: j_0_i [1/1] 0.00ns
.preheader8.i:1  %j_0_i = phi i4 [ 0, %newFuncRoot ], [ %j_0_i_mid2, %0 ]

ST_2: i_1_i [1/1] 0.00ns
.preheader8.i:2  %i_1_i = phi i4 [ 0, %newFuncRoot ], [ %i, %0 ]

ST_2: exitcond_flatten [1/1] 1.35ns
.preheader8.i:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.34ns
.preheader8.i:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_11 [1/1] 0.00ns
.preheader8.i:5  br i1 %exitcond_flatten, label %.preheader7.i.exitStub, label %.preheader9.i

ST_2: j [1/1] 0.48ns
.preheader9.i:0  %j = add i4 1, %j_0_i

ST_2: exitcond3_i3 [1/1] 1.24ns
.preheader9.i:3  %exitcond3_i3 = icmp eq i4 %i_1_i, -8

ST_2: i_1_i_mid2 [1/1] 0.84ns
.preheader9.i:4  %i_1_i_mid2 = select i1 %exitcond3_i3, i4 0, i4 %i_1_i

ST_2: j_0_i_mid2 [1/1] 0.84ns
.preheader9.i:5  %j_0_i_mid2 = select i1 %exitcond3_i3, i4 %j, i4 %j_0_i

ST_2: tmp_cast [1/1] 0.00ns
.preheader9.i:6  %tmp_cast = zext i4 %j_0_i_mid2 to i8

ST_2: tmp [1/1] 0.00ns
.preheader9.i:10  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_mid2, i3 0)

ST_2: tmp_59_cast [1/1] 0.00ns
.preheader9.i:11  %tmp_59_cast = zext i7 %tmp to i8

ST_2: tmp_s [1/1] 1.34ns
.preheader9.i:12  %tmp_s = add i8 %tmp_59_cast, %tmp_cast

ST_2: tmp_60_cast [1/1] 0.00ns
.preheader9.i:13  %tmp_60_cast = zext i8 %tmp_s to i64

ST_2: row_outbuf_i_addr [1/1] 0.00ns
.preheader9.i:14  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_60_cast

ST_2: row_outbuf_i_load [2/2] 2.33ns
.preheader9.i:15  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_2: arrayNo_cast [1/1] 0.00ns
.preheader9.i:16  %arrayNo_cast = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i_1_i_mid2, i32 1, i32 3)

ST_2: tmp_54 [1/1] 0.00ns
.preheader9.i:17  %tmp_54 = trunc i4 %i_1_i_mid2 to i1

ST_2: stg_25 [1/1] 1.24ns
.preheader9.i:24  switch i3 %arrayNo_cast, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]

ST_2: i [1/1] 0.48ns
:1  %i = add i4 %i_1_i_mid2, 1


 <State 3>: 4.72ns
ST_3: stg_27 [1/1] 0.00ns
.preheader9.i:1  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @L_Xpose_Row_Inner_Loop_str)

ST_3: empty [1/1] 0.00ns
.preheader9.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_3: stg_29 [1/1] 0.00ns
.preheader9.i:7  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_3: tmp_2 [1/1] 0.00ns
.preheader9.i:8  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5) nounwind

ST_3: stg_31 [1/1] 0.00ns
.preheader9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: row_outbuf_i_load [1/2] 2.33ns
.preheader9.i:15  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_3: tmp_46 [1/1] 0.00ns
.preheader9.i:18  %tmp_46 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_0_i_mid2, i1 %tmp_54)

ST_3: tmp_47 [1/1] 0.00ns
.preheader9.i:19  %tmp_47 = zext i5 %tmp_46 to i64

ST_3: col_inbuf_0_addr [1/1] 0.00ns
.preheader9.i:20  %col_inbuf_0_addr = getelementptr [16 x i16]* %col_inbuf_0, i64 0, i64 %tmp_47

ST_3: col_inbuf_1_addr [1/1] 0.00ns
.preheader9.i:21  %col_inbuf_1_addr = getelementptr [16 x i16]* %col_inbuf_1, i64 0, i64 %tmp_47

ST_3: col_inbuf_2_addr [1/1] 0.00ns
.preheader9.i:22  %col_inbuf_2_addr = getelementptr [16 x i16]* %col_inbuf_2, i64 0, i64 %tmp_47

ST_3: col_inbuf_3_addr [1/1] 0.00ns
.preheader9.i:23  %col_inbuf_3_addr = getelementptr [16 x i16]* %col_inbuf_3, i64 0, i64 %tmp_47

ST_3: stg_39 [1/1] 2.39ns
branch2:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_2_addr, align 2

ST_3: stg_40 [1/1] 0.00ns
branch2:1  br label %0

ST_3: stg_41 [1/1] 2.39ns
branch1:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_1_addr, align 2

ST_3: stg_42 [1/1] 0.00ns
branch1:1  br label %0

ST_3: stg_43 [1/1] 2.39ns
branch0:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_0_addr, align 2

ST_3: stg_44 [1/1] 0.00ns
branch0:1  br label %0

ST_3: stg_45 [1/1] 2.39ns
branch3:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_3_addr, align 2

ST_3: stg_46 [1/1] 0.00ns
branch3:1  br label %0

ST_3: empty_36 [1/1] 0.00ns
:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_3: stg_48 [1/1] 0.00ns
:2  br label %.preheader8.i


 <State 4>: 0.00ns
ST_4: stg_49 [1/1] 0.00ns
.preheader7.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
