

================================================================
== Vitis HLS Report for 'interleave_manual_seq_Pipeline_WRITE'
================================================================
* Date:           Fri Jun  7 15:04:31 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morgb
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.621 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409602|   409602|  4.096 ms|  4.096 ms|  409602|  409602|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409600|   409600|         2|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       80|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       41|      116|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_134_p2   |         +|   0|  0|  19|           8|           8|
    |i_fu_116_p2          |         +|   0|  0|  26|          19|           1|
    |y_Din_A              |         +|   0|  0|  19|           8|           8|
    |icmp_ln25_fu_110_p2  |      icmp|   0|  0|  14|          19|          18|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  80|          55|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V     |   9|          2|   19|         38|
    |i_V_1_fu_46              |   9|          2|   19|         38|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_1_fu_46              |  19|   0|   19|          0|
    |zext_ln25_reg_157        |  19|   0|   64|         45|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   86|         45|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_WRITE|  return value|
|y_Addr_A         |  out|   32|        bram|                                     y|         array|
|y_EN_A           |  out|    1|        bram|                                     y|         array|
|y_WEN_A          |  out|    1|        bram|                                     y|         array|
|y_Din_A          |  out|    8|        bram|                                     y|         array|
|y_Dout_A         |   in|    8|        bram|                                     y|         array|
|x_x0_V_address0  |  out|   19|   ap_memory|                                x_x0_V|         array|
|x_x0_V_ce0       |  out|    1|   ap_memory|                                x_x0_V|         array|
|x_x0_V_q0        |   in|    8|   ap_memory|                                x_x0_V|         array|
|x_x1_V_address0  |  out|   19|   ap_memory|                                x_x1_V|         array|
|x_x1_V_ce0       |  out|    1|   ap_memory|                                x_x1_V|         array|
|x_x1_V_q0        |   in|    8|   ap_memory|                                x_x1_V|         array|
|x_x2_V_address0  |  out|   19|   ap_memory|                                x_x2_V|         array|
|x_x2_V_ce0       |  out|    1|   ap_memory|                                x_x2_V|         array|
|x_x2_V_q0        |   in|    8|   ap_memory|                                x_x2_V|         array|
+-----------------+-----+-----+------------+--------------------------------------+--------------+

