# Usage:
# make -f 2-Makefile			#compiles 

CC = gcc
SRC = main.c school.c
OBJ = $(SRC:%.c=%.o)
NAME = school

all: ${OBJ}
	${CC} ${OBJ} -o ${NAME}
