0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sim_1/new/testbench.v,1587395276,verilog,,,,testbench,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sim_1/new/testbench_WallClock.v,1587819316,verilog,,,,testbench_WallClock,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/BCD_Decoder.v,1585304701,verilog,,C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/Clock.v,,BCD_Decoder,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/Clock.v,1587827043,verilog,,C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/ClockDiv.v,,WallClock,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/ClockDiv.v,1587824492,verilog,,C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/Delay_Reset.v,,ClockDiv,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/Delay_Reset.v,1587821463,verilog,,C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/SS_Driver.v,,Delay_Reset,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/SS_Driver.v,1587817974,verilog,,C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sim_1/new/testbench_WallClock.v,,SS_Driver,,,,,,,,
