

================================================================
== Vivado HLS Report for 'FC_1u_1024u_64u_s'
================================================================
* Date:           Mon Jan  6 15:37:07 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1    |  65536|  65536|         2|          1|          1|  65536|    yes   |
        |- Loop 2    |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + L1       |      ?|      ?|         ?|          -|          -|      ?|    no    |
        |  ++ L1.1   |   1024|   1024|         2|          1|          1|   1024|    yes   |
        |  ++ L2_L3  |      ?|      ?|         7|          1|          1|      ?|    yes   |
        |- Loop 3    |      ?|      ?|         2|          1|          1|      ?|    yes   |
        +------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 16 17 }
  Pipeline-2 : II = 1, D = 7, States = { 19 20 21 22 23 24 25 }
  Pipeline-3 : II = 1, D = 2, States = { 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	27  / (tmp_s)
	9  / (!tmp_s & !tmp_125)
	14  / (!tmp_s & tmp_125)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond3)
	12  / (!exitcond3)
12 --> 
	11  / true
13 --> 
14 --> 
	15  / (!exitcond)
	13  / (exitcond)
15 --> 
	16  / (tmp_129)
	14  / (!tmp_129)
16 --> 
	18  / (tmp_130)
	17  / (!tmp_130)
17 --> 
	16  / true
18 --> 
	19  / true
19 --> 
	26  / (exitcond_flatten8)
	20  / (!exitcond_flatten8)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	19  / true
26 --> 
	15  / true
27 --> 
	28  / true
28 --> 
	30  / (exitcond_flatten)
	29  / (!exitcond_flatten)
29 --> 
	28  / true
30 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:26]   --->   Operation 31 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)" [./../hw_library/fully_connected.h:28]   --->   Operation 32 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 33 [1/1] (3.63ns)   --->   "%tmp_V_327 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:30]   --->   Operation 33 'read' 'tmp_V_327' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_327)" [./../hw_library/fully_connected.h:32]   --->   Operation 34 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 35 [1/1] (3.63ns)   --->   "%tmp_V_329 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:34]   --->   Operation 35 'read' 'tmp_V_329' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_329)" [./../hw_library/fully_connected.h:36]   --->   Operation 36 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "%tmp_V_331 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:38]   --->   Operation 37 'read' 'tmp_V_331' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_331)" [./../hw_library/fully_connected.h:40]   --->   Operation 38 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 39 [1/1] (3.63ns)   --->   "%tmp_V_333 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:42]   --->   Operation 39 'read' 'tmp_V_333' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 40 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_333)" [./../hw_library/fully_connected.h:44]   --->   Operation 40 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 41 [1/1] (3.63ns)   --->   "%tmp_V_335 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:46]   --->   Operation 41 'read' 'tmp_V_335' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 42 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_335)" [./../hw_library/fully_connected.h:48]   --->   Operation 42 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 43 [1/1] (3.63ns)   --->   "%tmp_V_337 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:50]   --->   Operation 43 'read' 'tmp_V_337' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 44 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_337)" [./../hw_library/fully_connected.h:52]   --->   Operation 44 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i16]* @A_V_0, [32 x i16]* @A_V_1123, [32 x i16]* @A_V_2124, [32 x i16]* @A_V_3125, [32 x i16]* @A_V_4126, [32 x i16]* @A_V_5, [32 x i16]* @A_V_6, [32 x i16]* @A_V_7, [32 x i16]* @A_V_8, [32 x i16]* @A_V_9, [32 x i16]* @A_V_10, [32 x i16]* @A_V_11, [32 x i16]* @A_V_12, [32 x i16]* @A_V_13, [32 x i16]* @A_V_14, [32 x i16]* @A_V_15, [32 x i16]* @A_V_16, [32 x i16]* @A_V_17, [32 x i16]* @A_V_18, [32 x i16]* @A_V_19, [32 x i16]* @A_V_20, [32 x i16]* @A_V_21, [32 x i16]* @A_V_22, [32 x i16]* @A_V_23, [32 x i16]* @A_V_24, [32 x i16]* @A_V_25, [32 x i16]* @A_V_26, [32 x i16]* @A_V_27, [32 x i16]* @A_V_28, [32 x i16]* @A_V_29, [32 x i16]* @A_V_30, [32 x i16]* @A_V_31, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fully_connected.h:17]   --->   Operation 47 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i16]* @B_V_0, [2048 x i16]* @B_V_1127, [2048 x i16]* @B_V_2128, [2048 x i16]* @B_V_3129, [2048 x i16]* @B_V_4130, [2048 x i16]* @B_V_5, [2048 x i16]* @B_V_6, [2048 x i16]* @B_V_7, [2048 x i16]* @B_V_8, [2048 x i16]* @B_V_9, [2048 x i16]* @B_V_10, [2048 x i16]* @B_V_11, [2048 x i16]* @B_V_12, [2048 x i16]* @B_V_13, [2048 x i16]* @B_V_14, [2048 x i16]* @B_V_15, [2048 x i16]* @B_V_16, [2048 x i16]* @B_V_17, [2048 x i16]* @B_V_18, [2048 x i16]* @B_V_19, [2048 x i16]* @B_V_20, [2048 x i16]* @B_V_21, [2048 x i16]* @B_V_22, [2048 x i16]* @B_V_23, [2048 x i16]* @B_V_24, [2048 x i16]* @B_V_25, [2048 x i16]* @B_V_26, [2048 x i16]* @B_V_27, [2048 x i16]* @B_V_28, [2048 x i16]* @B_V_29, [2048 x i16]* @B_V_30, [2048 x i16]* @B_V_31, [1 x i8]* @p_str1, [13 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fully_connected.h:18]   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (3.63ns)   --->   "%tmp_V_339 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:54]   --->   Operation 49 'read' 'tmp_V_339' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 50 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_339)" [./../hw_library/fully_connected.h:56]   --->   Operation 50 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 51 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 4" [./../hw_library/fully_connected.h:72]   --->   Operation 51 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%B_COL_4_load = load i32* @B_COL_4, align 4" [./../hw_library/fully_connected.h:82]   --->   Operation 52 'load' 'B_COL_4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%B_ROW_4_load = load i32* @B_ROW_4, align 4" [./../hw_library/fully_connected.h:82]   --->   Operation 53 'load' 'B_ROW_4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %6" [./../hw_library/fully_connected.h:72]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (2.47ns)   --->   "%tmp_125 = icmp eq i32 %tmp_V, 0" [./../hw_library/fully_connected.h:95]   --->   Operation 55 'icmp' 'tmp_125' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_125, label %.preheader319.preheader, label %16" [./../hw_library/fully_connected.h:95]   --->   Operation 56 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_335, %tmp_V_329" [./../hw_library/fully_connected.h:143]   --->   Operation 57 'mul' 'KER_size_0' <Predicate = (!tmp_s & !tmp_125)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_147 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %B_COL_4_load, i5 0)" [./../hw_library/fully_connected.h:82]   --->   Operation 58 'bitconcatenate' 'tmp_147' <Predicate = (!tmp_s & tmp_125)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader319" [./../hw_library/fully_connected.h:96]   --->   Operation 59 'br' <Predicate = (!tmp_s & tmp_125)> <Delay = 1.76>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %tmp_V_335, i32* @B_COL_4, align 4" [./../hw_library/fully_connected.h:74]   --->   Operation 60 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_329, %tmp_V_331" [./../hw_library/fully_connected.h:75]   --->   Operation 61 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %tmp_V_337, i32* @OFMDim_current_4, align 4" [./../hw_library/fully_connected.h:76]   --->   Operation 62 'store' <Predicate = (tmp_s)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 63 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_329, %KER_size_0" [./../hw_library/fully_connected.h:144]   --->   Operation 63 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fully_connected.h:146]   --->   Operation 64 'specfucore' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [./../hw_library/fully_connected.h:142]   --->   Operation 65 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_331, %KER_size_1" [./../hw_library/fully_connected.h:145]   --->   Operation 66 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fully_connected.h:147]   --->   Operation 67 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fully_connected.h:148]   --->   Operation 68 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.76ns)   --->   "br label %17" [./../hw_library/fully_connected.h:149]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %16 ], [ %i_16, %18 ]"   --->   Operation 70 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %i3, %KER_bound" [./../hw_library/fully_connected.h:149]   --->   Operation 71 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (2.55ns)   --->   "%i_16 = add i32 %i3, 1" [./../hw_library/fully_connected.h:149]   --->   Operation 72 'add' 'i_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %19, label %18" [./../hw_library/fully_connected.h:149]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.26>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [./../hw_library/fully_connected.h:149]   --->   Operation 74 'specregionbegin' 'tmp_93' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fully_connected.h:150]   --->   Operation 75 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (3.63ns)   --->   "%tmp_V_342 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:151]   --->   Operation 76 'read' 'tmp_V_342' <Predicate = (!exitcond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 77 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_342)" [./../hw_library/fully_connected.h:152]   --->   Operation 77 'write' <Predicate = (!exitcond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_93)" [./../hw_library/fully_connected.h:153]   --->   Operation 78 'specregionend' 'empty_156' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "br label %17" [./../hw_library/fully_connected.h:149]   --->   Operation 79 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)" [./../hw_library/fully_connected.h:154]   --->   Operation 80 'specregionend' 'empty_157' <Predicate = (!tmp_s & !tmp_125)> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 81 'br' <Predicate = (!tmp_s & !tmp_125)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit321"   --->   Operation 82 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/fully_connected.h:155]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 8.51>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%num_imag = phi i32 [ 0, %.preheader319.preheader ], [ %num_imag_5, %.preheader319.loopexit ]"   --->   Operation 84 'phi' 'num_imag' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %num_imag, %tmp_V_327" [./../hw_library/fully_connected.h:96]   --->   Operation 85 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (2.55ns)   --->   "%num_imag_5 = add nsw i32 %num_imag, 1" [./../hw_library/fully_connected.h:96]   --->   Operation 86 'add' 'num_imag_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %7" [./../hw_library/fully_connected.h:96]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%OFMDim_current_4_loa = load i32* @OFMDim_current_4, align 4" [./../hw_library/fully_connected.h:98]   --->   Operation 88 'load' 'OFMDim_current_4_loa' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (8.51ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_4_loa, %OFMDim_current_4_loa" [./../hw_library/fully_connected.h:98]   --->   Operation 89 'mul' 'A_COL_ITER' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %B_ROW_4_load, i32* @A_ROW_4, align 4" [./../hw_library/fully_connected.h:99]   --->   Operation 90 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.76ns)   --->   "br label %8" [./../hw_library/fully_connected.h:102]   --->   Operation 91 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 92 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 3.45>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%iter = phi i31 [ 0, %7 ], [ %iter_5, %.critedge ]" [./../hw_library/fully_connected.h:102]   --->   Operation 93 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%iter_cast = zext i31 %iter to i32" [./../hw_library/fully_connected.h:102]   --->   Operation 94 'zext' 'iter_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (2.47ns)   --->   "%tmp_129 = icmp slt i32 %iter_cast, %A_COL_ITER" [./../hw_library/fully_connected.h:102]   --->   Operation 95 'icmp' 'tmp_129' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (2.52ns)   --->   "%iter_5 = add i31 %iter, 1" [./../hw_library/fully_connected.h:102]   --->   Operation 96 'add' 'iter_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_129, label %.preheader317.preheader, label %.preheader319.loopexit" [./../hw_library/fully_connected.h:102]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (1.76ns)   --->   "br label %.preheader317" [./../hw_library/fully_connected.h:105]   --->   Operation 98 'br' <Predicate = (tmp_129)> <Delay = 1.76>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader319"   --->   Operation 99 'br' <Predicate = (!tmp_129)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 2.47>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%j2 = phi i11 [ %j_13, %14 ], [ 0, %.preheader317.preheader ]"   --->   Operation 100 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (1.88ns)   --->   "%tmp_130 = icmp eq i11 %j2, -1024" [./../hw_library/fully_connected.h:105]   --->   Operation 101 'icmp' 'tmp_130' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 102 'speclooptripcount' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (1.63ns)   --->   "%j_13 = add i11 %j2, 1" [./../hw_library/fully_connected.h:105]   --->   Operation 103 'add' 'j_13' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_130, label %.preheader.preheader.critedge, label %9" [./../hw_library/fully_connected.h:105]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%j2_cast = zext i11 %j2 to i32" [./../hw_library/fully_connected.h:105]   --->   Operation 105 'zext' 'j2_cast' <Predicate = (!tmp_130)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [./../hw_library/fully_connected.h:106]   --->   Operation 106 'specregionbegin' 'tmp_96' <Predicate = (!tmp_130)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fully_connected.h:107]   --->   Operation 107 'specpipeline' <Predicate = (!tmp_130)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%A_ROW_4_load = load i32* @A_ROW_4, align 4" [./../hw_library/fully_connected.h:108]   --->   Operation 108 'load' 'A_ROW_4_load' <Predicate = (!tmp_130)> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (2.47ns)   --->   "%tmp_131 = icmp ult i32 %j2_cast, %A_ROW_4_load" [./../hw_library/fully_connected.h:108]   --->   Operation 109 'icmp' 'tmp_131' <Predicate = (!tmp_130)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_131, label %10, label %12" [./../hw_library/fully_connected.h:108]   --->   Operation 110 'br' <Predicate = (!tmp_130)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%arrayNo15_cast = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %j2, i32 5, i32 10)" [./../hw_library/fully_connected.h:113]   --->   Operation 111 'partselect' 'arrayNo15_cast' <Predicate = (!tmp_130 & !tmp_131)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_259 = trunc i11 %j2 to i5" [./../hw_library/fully_connected.h:113]   --->   Operation 112 'trunc' 'tmp_259' <Predicate = (!tmp_130 & !tmp_131)> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (1.48ns)   --->   "switch i6 %arrayNo15_cast, label %branch63 [
    i6 0, label %branch32
    i6 1, label %branch33
    i6 2, label %branch34
    i6 3, label %branch35
    i6 4, label %branch36
    i6 5, label %branch37
    i6 6, label %branch38
    i6 7, label %branch39
    i6 8, label %branch40
    i6 9, label %branch41
    i6 10, label %branch42
    i6 11, label %branch43
    i6 12, label %branch44
    i6 13, label %branch45
    i6 14, label %branch46
    i6 15, label %branch47
    i6 16, label %branch48
    i6 17, label %branch49
    i6 18, label %branch50
    i6 19, label %branch51
    i6 20, label %branch52
    i6 21, label %branch53
    i6 22, label %branch54
    i6 23, label %branch55
    i6 24, label %branch56
    i6 25, label %branch57
    i6 26, label %branch58
    i6 27, label %branch59
    i6 28, label %branch60
    i6 29, label %branch61
    i6 30, label %branch62
  ]" [./../hw_library/fully_connected.h:113]   --->   Operation 113 'switch' <Predicate = (!tmp_130 & !tmp_131)> <Delay = 1.48>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 114 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 30)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 115 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 29)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 116 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 28)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 117 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 27)> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 118 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 26)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 119 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 25)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 120 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 24)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 121 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 23)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 122 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 22)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 123 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 21)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 124 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 20)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 125 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 19)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 126 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 18)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 127 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 17)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 128 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 16)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 129 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 15)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 130 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 14)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 131 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 13)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 132 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 12)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 133 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 11)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 134 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 10)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 135 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 9)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 136 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 8)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 137 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 7)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 138 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 6)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 139 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 5)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 140 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 4)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 141 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 3)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 142 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 2)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 143 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 1)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 144 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast == 0)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fully_connected.h:113]   --->   Operation 145 'br' <Predicate = (!tmp_130 & !tmp_131 & arrayNo15_cast != 0 & arrayNo15_cast != 1 & arrayNo15_cast != 2 & arrayNo15_cast != 3 & arrayNo15_cast != 4 & arrayNo15_cast != 5 & arrayNo15_cast != 6 & arrayNo15_cast != 7 & arrayNo15_cast != 8 & arrayNo15_cast != 9 & arrayNo15_cast != 10 & arrayNo15_cast != 11 & arrayNo15_cast != 12 & arrayNo15_cast != 13 & arrayNo15_cast != 14 & arrayNo15_cast != 15 & arrayNo15_cast != 16 & arrayNo15_cast != 17 & arrayNo15_cast != 18 & arrayNo15_cast != 19 & arrayNo15_cast != 20 & arrayNo15_cast != 21 & arrayNo15_cast != 22 & arrayNo15_cast != 23 & arrayNo15_cast != 24 & arrayNo15_cast != 25 & arrayNo15_cast != 26 & arrayNo15_cast != 27 & arrayNo15_cast != 28 & arrayNo15_cast != 29 & arrayNo15_cast != 30)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%arrayNo_cast = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %j2, i32 5, i32 10)" [./../hw_library/fully_connected.h:110]   --->   Operation 146 'partselect' 'arrayNo_cast' <Predicate = (!tmp_130 & tmp_131)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_258 = trunc i11 %j2 to i5" [./../hw_library/fully_connected.h:110]   --->   Operation 147 'trunc' 'tmp_258' <Predicate = (!tmp_130 & tmp_131)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (1.48ns)   --->   "switch i6 %arrayNo_cast, label %branch31 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
  ]" [./../hw_library/fully_connected.h:110]   --->   Operation 148 'switch' <Predicate = (!tmp_130 & tmp_131)> <Delay = 1.48>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 149 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 30)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 150 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 29)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 151 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 28)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 152 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 27)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 153 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 26)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 154 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 25)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 155 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 24)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 156 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 23)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 157 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 22)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 158 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 21)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 159 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 20)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 160 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 19)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 161 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 18)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 162 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 17)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 163 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 16)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 164 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 15)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 165 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 14)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 166 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 13)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 167 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 12)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 168 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 11)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 169 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 10)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 170 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 9)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 171 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 8)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 172 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 7)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 173 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 6)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 174 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 5)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 175 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 4)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 176 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 3)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 177 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 2)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 178 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 1)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 179 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast == 0)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fully_connected.h:110]   --->   Operation 180 'br' <Predicate = (!tmp_130 & tmp_131 & arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14 & arrayNo_cast != 15 & arrayNo_cast != 16 & arrayNo_cast != 17 & arrayNo_cast != 18 & arrayNo_cast != 19 & arrayNo_cast != 20 & arrayNo_cast != 21 & arrayNo_cast != 22 & arrayNo_cast != 23 & arrayNo_cast != 24 & arrayNo_cast != 25 & arrayNo_cast != 26 & arrayNo_cast != 27 & arrayNo_cast != 28 & arrayNo_cast != 29 & arrayNo_cast != 30)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_96)" [./../hw_library/fully_connected.h:115]   --->   Operation 181 'specregionend' 'empty_153' <Predicate = (!tmp_130)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader317" [./../hw_library/fully_connected.h:105]   --->   Operation 182 'br' <Predicate = (!tmp_130)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 5.95>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%newIndex1 = zext i5 %tmp_259 to i64" [./../hw_library/fully_connected.h:113]   --->   Operation 183 'zext' 'newIndex1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%A_V_0_addr_1 = getelementptr [32 x i16]* @A_V_0, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 184 'getelementptr' 'A_V_0_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%A_V_10_addr_1 = getelementptr [32 x i16]* @A_V_10, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 185 'getelementptr' 'A_V_10_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%A_V_11_addr_1 = getelementptr [32 x i16]* @A_V_11, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 186 'getelementptr' 'A_V_11_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%A_V_1123_addr_1 = getelementptr [32 x i16]* @A_V_1123, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 187 'getelementptr' 'A_V_1123_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%A_V_12_addr_1 = getelementptr [32 x i16]* @A_V_12, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 188 'getelementptr' 'A_V_12_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%A_V_13_addr_1 = getelementptr [32 x i16]* @A_V_13, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 189 'getelementptr' 'A_V_13_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%A_V_14_addr_1 = getelementptr [32 x i16]* @A_V_14, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 190 'getelementptr' 'A_V_14_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%A_V_15_addr_1 = getelementptr [32 x i16]* @A_V_15, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 191 'getelementptr' 'A_V_15_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%A_V_16_addr_1 = getelementptr [32 x i16]* @A_V_16, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 192 'getelementptr' 'A_V_16_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%A_V_17_addr_1 = getelementptr [32 x i16]* @A_V_17, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 193 'getelementptr' 'A_V_17_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%A_V_18_addr_1 = getelementptr [32 x i16]* @A_V_18, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 194 'getelementptr' 'A_V_18_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%A_V_19_addr_1 = getelementptr [32 x i16]* @A_V_19, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 195 'getelementptr' 'A_V_19_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%A_V_20_addr_1 = getelementptr [32 x i16]* @A_V_20, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 196 'getelementptr' 'A_V_20_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%A_V_21_addr_1 = getelementptr [32 x i16]* @A_V_21, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 197 'getelementptr' 'A_V_21_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%A_V_2124_addr_1 = getelementptr [32 x i16]* @A_V_2124, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 198 'getelementptr' 'A_V_2124_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%A_V_22_addr_1 = getelementptr [32 x i16]* @A_V_22, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 199 'getelementptr' 'A_V_22_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%A_V_23_addr_1 = getelementptr [32 x i16]* @A_V_23, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 200 'getelementptr' 'A_V_23_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%A_V_24_addr_1 = getelementptr [32 x i16]* @A_V_24, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 201 'getelementptr' 'A_V_24_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%A_V_25_addr_1 = getelementptr [32 x i16]* @A_V_25, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 202 'getelementptr' 'A_V_25_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%A_V_26_addr_1 = getelementptr [32 x i16]* @A_V_26, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 203 'getelementptr' 'A_V_26_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%A_V_27_addr_1 = getelementptr [32 x i16]* @A_V_27, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 204 'getelementptr' 'A_V_27_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%A_V_28_addr_1 = getelementptr [32 x i16]* @A_V_28, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 205 'getelementptr' 'A_V_28_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%A_V_29_addr_1 = getelementptr [32 x i16]* @A_V_29, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 206 'getelementptr' 'A_V_29_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%A_V_30_addr_1 = getelementptr [32 x i16]* @A_V_30, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 207 'getelementptr' 'A_V_30_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%A_V_31_addr_1 = getelementptr [32 x i16]* @A_V_31, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 208 'getelementptr' 'A_V_31_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%A_V_3125_addr_1 = getelementptr [32 x i16]* @A_V_3125, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 209 'getelementptr' 'A_V_3125_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%A_V_4126_addr_1 = getelementptr [32 x i16]* @A_V_4126, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 210 'getelementptr' 'A_V_4126_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%A_V_5_addr_1 = getelementptr [32 x i16]* @A_V_5, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 211 'getelementptr' 'A_V_5_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%A_V_6_addr_1 = getelementptr [32 x i16]* @A_V_6, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 212 'getelementptr' 'A_V_6_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%A_V_7_addr_1 = getelementptr [32 x i16]* @A_V_7, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 213 'getelementptr' 'A_V_7_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%A_V_8_addr_1 = getelementptr [32 x i16]* @A_V_8, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 214 'getelementptr' 'A_V_8_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%A_V_9_addr_1 = getelementptr [32 x i16]* @A_V_9, i64 0, i64 %newIndex1" [./../hw_library/fully_connected.h:113]   --->   Operation 215 'getelementptr' 'A_V_9_addr_1' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_30_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 216 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 30)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 217 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_29_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 217 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 29)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 218 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_28_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 218 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 28)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 219 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_27_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 219 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 27)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 220 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_26_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 220 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 26)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 221 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_25_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 221 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 25)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 222 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_24_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 222 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 223 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_23_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 223 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 224 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_22_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 224 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 225 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_21_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 225 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 226 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_20_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 226 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 227 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_19_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 227 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 228 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_18_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 228 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 229 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_17_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 229 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 230 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_16_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 230 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 231 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_15_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 231 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 232 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_14_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 232 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 233 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_13_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 233 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 234 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_12_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 234 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 235 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_11_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 235 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 236 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_10_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 236 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 237 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_9_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 237 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 238 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_8_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 238 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 239 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_7_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 239 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 240 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_6_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 240 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 241 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_5_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 241 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 242 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4126_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 242 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 243 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_3125_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 243 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 244 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2124_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 244 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 245 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_1123_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 245 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 246 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_0_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 246 'store' <Predicate = (!tmp_131 & arrayNo15_cast == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 247 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_31_addr_1, align 2" [./../hw_library/fully_connected.h:113]   --->   Operation 247 'store' <Predicate = (!tmp_131 & arrayNo15_cast != 0 & arrayNo15_cast != 1 & arrayNo15_cast != 2 & arrayNo15_cast != 3 & arrayNo15_cast != 4 & arrayNo15_cast != 5 & arrayNo15_cast != 6 & arrayNo15_cast != 7 & arrayNo15_cast != 8 & arrayNo15_cast != 9 & arrayNo15_cast != 10 & arrayNo15_cast != 11 & arrayNo15_cast != 12 & arrayNo15_cast != 13 & arrayNo15_cast != 14 & arrayNo15_cast != 15 & arrayNo15_cast != 16 & arrayNo15_cast != 17 & arrayNo15_cast != 18 & arrayNo15_cast != 19 & arrayNo15_cast != 20 & arrayNo15_cast != 21 & arrayNo15_cast != 22 & arrayNo15_cast != 23 & arrayNo15_cast != 24 & arrayNo15_cast != 25 & arrayNo15_cast != 26 & arrayNo15_cast != 27 & arrayNo15_cast != 28 & arrayNo15_cast != 29 & arrayNo15_cast != 30)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 248 'br' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (3.63ns)   --->   "%tmp_V_347 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:109]   --->   Operation 249 'read' 'tmp_V_347' <Predicate = (tmp_131)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_257 = trunc i32 %tmp_V_347 to i16" [./../hw_library/fully_connected.h:110]   --->   Operation 250 'trunc' 'tmp_257' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%newIndex9 = zext i5 %tmp_258 to i64" [./../hw_library/fully_connected.h:110]   --->   Operation 251 'zext' 'newIndex9' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%A_V_0_addr = getelementptr [32 x i16]* @A_V_0, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 252 'getelementptr' 'A_V_0_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%A_V_10_addr = getelementptr [32 x i16]* @A_V_10, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 253 'getelementptr' 'A_V_10_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%A_V_11_addr = getelementptr [32 x i16]* @A_V_11, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 254 'getelementptr' 'A_V_11_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%A_V_1123_addr = getelementptr [32 x i16]* @A_V_1123, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 255 'getelementptr' 'A_V_1123_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%A_V_12_addr = getelementptr [32 x i16]* @A_V_12, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 256 'getelementptr' 'A_V_12_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%A_V_13_addr = getelementptr [32 x i16]* @A_V_13, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 257 'getelementptr' 'A_V_13_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%A_V_14_addr = getelementptr [32 x i16]* @A_V_14, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 258 'getelementptr' 'A_V_14_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%A_V_15_addr = getelementptr [32 x i16]* @A_V_15, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 259 'getelementptr' 'A_V_15_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%A_V_16_addr = getelementptr [32 x i16]* @A_V_16, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 260 'getelementptr' 'A_V_16_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%A_V_17_addr = getelementptr [32 x i16]* @A_V_17, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 261 'getelementptr' 'A_V_17_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%A_V_18_addr = getelementptr [32 x i16]* @A_V_18, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 262 'getelementptr' 'A_V_18_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%A_V_19_addr = getelementptr [32 x i16]* @A_V_19, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 263 'getelementptr' 'A_V_19_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%A_V_20_addr = getelementptr [32 x i16]* @A_V_20, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 264 'getelementptr' 'A_V_20_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%A_V_21_addr = getelementptr [32 x i16]* @A_V_21, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 265 'getelementptr' 'A_V_21_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%A_V_2124_addr = getelementptr [32 x i16]* @A_V_2124, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 266 'getelementptr' 'A_V_2124_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%A_V_22_addr = getelementptr [32 x i16]* @A_V_22, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 267 'getelementptr' 'A_V_22_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%A_V_23_addr = getelementptr [32 x i16]* @A_V_23, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 268 'getelementptr' 'A_V_23_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%A_V_24_addr = getelementptr [32 x i16]* @A_V_24, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 269 'getelementptr' 'A_V_24_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%A_V_25_addr = getelementptr [32 x i16]* @A_V_25, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 270 'getelementptr' 'A_V_25_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%A_V_26_addr = getelementptr [32 x i16]* @A_V_26, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 271 'getelementptr' 'A_V_26_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%A_V_27_addr = getelementptr [32 x i16]* @A_V_27, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 272 'getelementptr' 'A_V_27_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%A_V_28_addr = getelementptr [32 x i16]* @A_V_28, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 273 'getelementptr' 'A_V_28_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%A_V_29_addr = getelementptr [32 x i16]* @A_V_29, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 274 'getelementptr' 'A_V_29_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%A_V_30_addr = getelementptr [32 x i16]* @A_V_30, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 275 'getelementptr' 'A_V_30_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%A_V_31_addr = getelementptr [32 x i16]* @A_V_31, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 276 'getelementptr' 'A_V_31_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%A_V_3125_addr = getelementptr [32 x i16]* @A_V_3125, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 277 'getelementptr' 'A_V_3125_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%A_V_4126_addr = getelementptr [32 x i16]* @A_V_4126, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 278 'getelementptr' 'A_V_4126_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%A_V_5_addr = getelementptr [32 x i16]* @A_V_5, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 279 'getelementptr' 'A_V_5_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%A_V_6_addr = getelementptr [32 x i16]* @A_V_6, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 280 'getelementptr' 'A_V_6_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%A_V_7_addr = getelementptr [32 x i16]* @A_V_7, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 281 'getelementptr' 'A_V_7_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%A_V_8_addr = getelementptr [32 x i16]* @A_V_8, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 282 'getelementptr' 'A_V_8_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%A_V_9_addr = getelementptr [32 x i16]* @A_V_9, i64 0, i64 %newIndex9" [./../hw_library/fully_connected.h:110]   --->   Operation 283 'getelementptr' 'A_V_9_addr' <Predicate = (tmp_131)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_30_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 284 'store' <Predicate = (tmp_131 & arrayNo_cast == 30)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 285 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_29_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 285 'store' <Predicate = (tmp_131 & arrayNo_cast == 29)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 286 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_28_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 286 'store' <Predicate = (tmp_131 & arrayNo_cast == 28)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 287 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_27_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 287 'store' <Predicate = (tmp_131 & arrayNo_cast == 27)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 288 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_26_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 288 'store' <Predicate = (tmp_131 & arrayNo_cast == 26)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 289 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_25_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 289 'store' <Predicate = (tmp_131 & arrayNo_cast == 25)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 290 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_24_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 290 'store' <Predicate = (tmp_131 & arrayNo_cast == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 291 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_23_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 291 'store' <Predicate = (tmp_131 & arrayNo_cast == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 292 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_22_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 292 'store' <Predicate = (tmp_131 & arrayNo_cast == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 293 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_21_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 293 'store' <Predicate = (tmp_131 & arrayNo_cast == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 294 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_20_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 294 'store' <Predicate = (tmp_131 & arrayNo_cast == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 295 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_19_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 295 'store' <Predicate = (tmp_131 & arrayNo_cast == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 296 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_18_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 296 'store' <Predicate = (tmp_131 & arrayNo_cast == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 297 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_17_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 297 'store' <Predicate = (tmp_131 & arrayNo_cast == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 298 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_16_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 298 'store' <Predicate = (tmp_131 & arrayNo_cast == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 299 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_15_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 299 'store' <Predicate = (tmp_131 & arrayNo_cast == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 300 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_14_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 300 'store' <Predicate = (tmp_131 & arrayNo_cast == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 301 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_13_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 301 'store' <Predicate = (tmp_131 & arrayNo_cast == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 302 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_12_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 302 'store' <Predicate = (tmp_131 & arrayNo_cast == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 303 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_11_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 303 'store' <Predicate = (tmp_131 & arrayNo_cast == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 304 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_10_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 304 'store' <Predicate = (tmp_131 & arrayNo_cast == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 305 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_9_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 305 'store' <Predicate = (tmp_131 & arrayNo_cast == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 306 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_8_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 306 'store' <Predicate = (tmp_131 & arrayNo_cast == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 307 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_7_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 307 'store' <Predicate = (tmp_131 & arrayNo_cast == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 308 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_6_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 308 'store' <Predicate = (tmp_131 & arrayNo_cast == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 309 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_5_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 309 'store' <Predicate = (tmp_131 & arrayNo_cast == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 310 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_4126_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 310 'store' <Predicate = (tmp_131 & arrayNo_cast == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 311 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_3125_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 311 'store' <Predicate = (tmp_131 & arrayNo_cast == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 312 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_2124_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 312 'store' <Predicate = (tmp_131 & arrayNo_cast == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 313 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_1123_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 313 'store' <Predicate = (tmp_131 & arrayNo_cast == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 314 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_0_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 314 'store' <Predicate = (tmp_131 & arrayNo_cast == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 315 [1/1] (2.32ns)   --->   "store i16 %tmp_257, i16* %A_V_31_addr, align 2" [./../hw_library/fully_connected.h:110]   --->   Operation 315 'store' <Predicate = (tmp_131 & arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14 & arrayNo_cast != 15 & arrayNo_cast != 16 & arrayNo_cast != 17 & arrayNo_cast != 18 & arrayNo_cast != 19 & arrayNo_cast != 20 & arrayNo_cast != 21 & arrayNo_cast != 22 & arrayNo_cast != 23 & arrayNo_cast != 24 & arrayNo_cast != 25 & arrayNo_cast != 26 & arrayNo_cast != 27 & arrayNo_cast != 28 & arrayNo_cast != 29 & arrayNo_cast != 30)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "br label %14" [./../hw_library/fully_connected.h:111]   --->   Operation 316 'br' <Predicate = (tmp_131)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 1.76>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str18) nounwind" [./../hw_library/fully_connected.h:120]   --->   Operation 317 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str18)" [./../hw_library/fully_connected.h:120]   --->   Operation 318 'specregionbegin' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (1.76ns)   --->   "br label %15" [./../hw_library/fully_connected.h:121]   --->   Operation 319 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 12> <Delay = 8.18>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i37 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]"   --->   Operation 320 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_153_mid2_v, %ifFalse ]" [./../hw_library/fully_connected.h:127]   --->   Operation 321 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%p_4 = phi i32 [ 0, %.preheader.preheader.critedge ], [ %sum_V_s, %ifFalse ]" [./../hw_library/fully_connected.h:127]   --->   Operation 322 'phi' 'p_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%ic = phi i6 [ 0, %.preheader.preheader.critedge ], [ %ic_5, %ifFalse ]"   --->   Operation 323 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (2.51ns)   --->   "%exitcond_flatten8 = icmp eq i37 %indvar_flatten6, %tmp_147" [./../hw_library/fully_connected.h:82]   --->   Operation 324 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/1] (2.75ns)   --->   "%indvar_flatten_next7 = add i37 %indvar_flatten6, 1"   --->   Operation 325 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.critedge, label %.reset" [./../hw_library/fully_connected.h:82]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (2.55ns)   --->   "%ib_5 = add nsw i32 1, %ib" [./../hw_library/fully_connected.h:121]   --->   Operation 327 'add' 'ib_5' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [1/1] (1.42ns)   --->   "%exitcond11 = icmp eq i6 %ic, -32" [./../hw_library/fully_connected.h:124]   --->   Operation 328 'icmp' 'exitcond11' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (1.18ns)   --->   "%ic_mid2 = select i1 %exitcond11, i6 0, i6 %ic" [./../hw_library/fully_connected.h:124]   --->   Operation 329 'select' 'ic_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 330 [1/1] (0.69ns)   --->   "%tmp_153_mid2_v = select i1 %exitcond11, i32 %ib_5, i32 %ib" [./../hw_library/fully_connected.h:127]   --->   Operation 330 'select' 'tmp_153_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_260 = trunc i32 %tmp_153_mid2_v to i8" [./../hw_library/fully_connected.h:127]   --->   Operation 331 'trunc' 'tmp_260' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_164_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_260, i5 0)" [./../hw_library/fully_connected.h:124]   --->   Operation 332 'bitconcatenate' 'tmp_164_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%ic5_cast = zext i6 %ic_mid2 to i13" [./../hw_library/fully_connected.h:127]   --->   Operation 333 'zext' 'ic5_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (1.67ns)   --->   "%tmp_153 = add i13 %tmp_164_cast, %ic5_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 334 'add' 'tmp_153' <Predicate = (!exitcond_flatten8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_165_cast = sext i13 %tmp_153 to i64" [./../hw_library/fully_connected.h:127]   --->   Operation 335 'sext' 'tmp_165_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%B_V_11_addr_2 = getelementptr [2048 x i16]* @B_V_11, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 336 'getelementptr' 'B_V_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%B_V_1127_addr_2 = getelementptr [2048 x i16]* @B_V_1127, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 337 'getelementptr' 'B_V_1127_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%B_V_13_addr_2 = getelementptr [2048 x i16]* @B_V_13, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 338 'getelementptr' 'B_V_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%B_V_15_addr_2 = getelementptr [2048 x i16]* @B_V_15, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 339 'getelementptr' 'B_V_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%B_V_17_addr_2 = getelementptr [2048 x i16]* @B_V_17, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 340 'getelementptr' 'B_V_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%B_V_19_addr_2 = getelementptr [2048 x i16]* @B_V_19, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 341 'getelementptr' 'B_V_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%B_V_21_addr_2 = getelementptr [2048 x i16]* @B_V_21, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 342 'getelementptr' 'B_V_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%B_V_23_addr_2 = getelementptr [2048 x i16]* @B_V_23, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 343 'getelementptr' 'B_V_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%B_V_25_addr_2 = getelementptr [2048 x i16]* @B_V_25, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 344 'getelementptr' 'B_V_25_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%B_V_27_addr_2 = getelementptr [2048 x i16]* @B_V_27, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 345 'getelementptr' 'B_V_27_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%B_V_29_addr_2 = getelementptr [2048 x i16]* @B_V_29, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 346 'getelementptr' 'B_V_29_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%B_V_31_addr_2 = getelementptr [2048 x i16]* @B_V_31, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 347 'getelementptr' 'B_V_31_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%B_V_3129_addr_2 = getelementptr [2048 x i16]* @B_V_3129, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 348 'getelementptr' 'B_V_3129_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%B_V_5_addr_2 = getelementptr [2048 x i16]* @B_V_5, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 349 'getelementptr' 'B_V_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%B_V_7_addr_2 = getelementptr [2048 x i16]* @B_V_7, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 350 'getelementptr' 'B_V_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%B_V_9_addr_2 = getelementptr [2048 x i16]* @B_V_9, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 351 'getelementptr' 'B_V_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 352 [2/2] (3.25ns)   --->   "%B_V_1127_load = load i16* %B_V_1127_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 352 'load' 'B_V_1127_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 353 [2/2] (3.25ns)   --->   "%B_V_3129_load = load i16* %B_V_3129_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 353 'load' 'B_V_3129_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 354 [2/2] (3.25ns)   --->   "%B_V_5_load = load i16* %B_V_5_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 354 'load' 'B_V_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 355 [2/2] (3.25ns)   --->   "%B_V_7_load = load i16* %B_V_7_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 355 'load' 'B_V_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 356 [2/2] (3.25ns)   --->   "%B_V_9_load = load i16* %B_V_9_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 356 'load' 'B_V_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 357 [2/2] (3.25ns)   --->   "%B_V_11_load = load i16* %B_V_11_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 357 'load' 'B_V_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 358 [2/2] (3.25ns)   --->   "%B_V_13_load = load i16* %B_V_13_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 358 'load' 'B_V_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 359 [2/2] (3.25ns)   --->   "%B_V_15_load = load i16* %B_V_15_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 359 'load' 'B_V_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 360 [2/2] (3.25ns)   --->   "%B_V_17_load = load i16* %B_V_17_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 360 'load' 'B_V_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 361 [2/2] (3.25ns)   --->   "%B_V_19_load = load i16* %B_V_19_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 361 'load' 'B_V_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 362 [2/2] (3.25ns)   --->   "%B_V_21_load = load i16* %B_V_21_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 362 'load' 'B_V_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 363 [2/2] (3.25ns)   --->   "%B_V_23_load = load i16* %B_V_23_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 363 'load' 'B_V_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 364 [2/2] (3.25ns)   --->   "%B_V_25_load = load i16* %B_V_25_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 364 'load' 'B_V_25_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 365 [2/2] (3.25ns)   --->   "%B_V_27_load = load i16* %B_V_27_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 365 'load' 'B_V_27_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 366 [2/2] (3.25ns)   --->   "%B_V_29_load = load i16* %B_V_29_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 366 'load' 'B_V_29_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 367 [2/2] (3.25ns)   --->   "%B_V_31_load = load i16* %B_V_31_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 367 'load' 'B_V_31_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 368 [1/1] (1.82ns)   --->   "%ic_5 = add i6 1, %ic_mid2" [./../hw_library/fully_connected.h:124]   --->   Operation 368 'add' 'ic_5' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 369 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 20 <SV = 13> <Delay = 3.25>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%ic5 = zext i6 %ic_mid2 to i64" [./../hw_library/fully_connected.h:127]   --->   Operation 370 'zext' 'ic5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%A_V_0_addr_2 = getelementptr [32 x i16]* @A_V_0, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 371 'getelementptr' 'A_V_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "%A_V_11_addr_2 = getelementptr [32 x i16]* @A_V_11, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 372 'getelementptr' 'A_V_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%A_V_1123_addr_2 = getelementptr [32 x i16]* @A_V_1123, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 373 'getelementptr' 'A_V_1123_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (0.00ns)   --->   "%A_V_13_addr_2 = getelementptr [32 x i16]* @A_V_13, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 374 'getelementptr' 'A_V_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 375 [1/1] (0.00ns)   --->   "%A_V_15_addr_2 = getelementptr [32 x i16]* @A_V_15, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 375 'getelementptr' 'A_V_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%A_V_16_addr_2 = getelementptr [32 x i16]* @A_V_16, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 376 'getelementptr' 'A_V_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%A_V_17_addr_2 = getelementptr [32 x i16]* @A_V_17, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 377 'getelementptr' 'A_V_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 378 [1/1] (0.00ns)   --->   "%A_V_18_addr_2 = getelementptr [32 x i16]* @A_V_18, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 378 'getelementptr' 'A_V_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%A_V_19_addr_2 = getelementptr [32 x i16]* @A_V_19, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 379 'getelementptr' 'A_V_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%A_V_21_addr_2 = getelementptr [32 x i16]* @A_V_21, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 380 'getelementptr' 'A_V_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (0.00ns)   --->   "%A_V_2124_addr_2 = getelementptr [32 x i16]* @A_V_2124, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 381 'getelementptr' 'A_V_2124_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%A_V_23_addr_2 = getelementptr [32 x i16]* @A_V_23, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 382 'getelementptr' 'A_V_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (0.00ns)   --->   "%A_V_25_addr_2 = getelementptr [32 x i16]* @A_V_25, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 383 'getelementptr' 'A_V_25_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 384 [1/1] (0.00ns)   --->   "%A_V_27_addr_2 = getelementptr [32 x i16]* @A_V_27, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 384 'getelementptr' 'A_V_27_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%A_V_29_addr_2 = getelementptr [32 x i16]* @A_V_29, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 385 'getelementptr' 'A_V_29_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%A_V_31_addr_2 = getelementptr [32 x i16]* @A_V_31, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 386 'getelementptr' 'A_V_31_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 387 [1/1] (0.00ns)   --->   "%A_V_3125_addr_2 = getelementptr [32 x i16]* @A_V_3125, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 387 'getelementptr' 'A_V_3125_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%A_V_5_addr_2 = getelementptr [32 x i16]* @A_V_5, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 388 'getelementptr' 'A_V_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%A_V_7_addr_2 = getelementptr [32 x i16]* @A_V_7, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 389 'getelementptr' 'A_V_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 390 [1/1] (0.00ns)   --->   "%A_V_9_addr_2 = getelementptr [32 x i16]* @A_V_9, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 390 'getelementptr' 'A_V_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%B_V_0_addr_2 = getelementptr [2048 x i16]* @B_V_0, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 391 'getelementptr' 'B_V_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 392 [1/1] (0.00ns)   --->   "%B_V_10_addr_2 = getelementptr [2048 x i16]* @B_V_10, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 392 'getelementptr' 'B_V_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%B_V_12_addr_2 = getelementptr [2048 x i16]* @B_V_12, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 393 'getelementptr' 'B_V_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (0.00ns)   --->   "%B_V_14_addr_2 = getelementptr [2048 x i16]* @B_V_14, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 394 'getelementptr' 'B_V_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%B_V_16_addr_2 = getelementptr [2048 x i16]* @B_V_16, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 395 'getelementptr' 'B_V_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (0.00ns)   --->   "%B_V_18_addr_2 = getelementptr [2048 x i16]* @B_V_18, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 396 'getelementptr' 'B_V_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%B_V_20_addr_2 = getelementptr [2048 x i16]* @B_V_20, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 397 'getelementptr' 'B_V_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%B_V_2128_addr_2 = getelementptr [2048 x i16]* @B_V_2128, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 398 'getelementptr' 'B_V_2128_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%B_V_22_addr_2 = getelementptr [2048 x i16]* @B_V_22, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 399 'getelementptr' 'B_V_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%B_V_24_addr_2 = getelementptr [2048 x i16]* @B_V_24, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 400 'getelementptr' 'B_V_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%B_V_26_addr_2 = getelementptr [2048 x i16]* @B_V_26, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 401 'getelementptr' 'B_V_26_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%B_V_28_addr_2 = getelementptr [2048 x i16]* @B_V_28, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 402 'getelementptr' 'B_V_28_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%B_V_30_addr_2 = getelementptr [2048 x i16]* @B_V_30, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 403 'getelementptr' 'B_V_30_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%B_V_4130_addr_2 = getelementptr [2048 x i16]* @B_V_4130, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 404 'getelementptr' 'B_V_4130_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%B_V_6_addr_2 = getelementptr [2048 x i16]* @B_V_6, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 405 'getelementptr' 'B_V_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%B_V_8_addr_2 = getelementptr [2048 x i16]* @B_V_8, i64 0, i64 %tmp_165_cast" [./../hw_library/fully_connected.h:127]   --->   Operation 406 'getelementptr' 'B_V_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 407 [2/2] (2.32ns)   --->   "%A_V_0_load = load i16* %A_V_0_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 407 'load' 'A_V_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 408 [2/2] (3.25ns)   --->   "%B_V_0_load = load i16* %B_V_0_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 408 'load' 'B_V_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 409 [2/2] (2.32ns)   --->   "%A_V_1123_load = load i16* %A_V_1123_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 409 'load' 'A_V_1123_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 410 [1/2] (3.25ns)   --->   "%B_V_1127_load = load i16* %B_V_1127_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 410 'load' 'B_V_1127_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 411 [2/2] (2.32ns)   --->   "%A_V_2124_load = load i16* %A_V_2124_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 411 'load' 'A_V_2124_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 412 [2/2] (3.25ns)   --->   "%B_V_2128_load = load i16* %B_V_2128_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 412 'load' 'B_V_2128_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 413 [2/2] (2.32ns)   --->   "%A_V_3125_load = load i16* %A_V_3125_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 413 'load' 'A_V_3125_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 414 [1/2] (3.25ns)   --->   "%B_V_3129_load = load i16* %B_V_3129_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 414 'load' 'B_V_3129_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 415 [2/2] (3.25ns)   --->   "%B_V_4130_load = load i16* %B_V_4130_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 415 'load' 'B_V_4130_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 416 [2/2] (2.32ns)   --->   "%A_V_5_load = load i16* %A_V_5_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 416 'load' 'A_V_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 417 [1/2] (3.25ns)   --->   "%B_V_5_load = load i16* %B_V_5_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 417 'load' 'B_V_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 418 [2/2] (3.25ns)   --->   "%B_V_6_load = load i16* %B_V_6_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 418 'load' 'B_V_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 419 [2/2] (2.32ns)   --->   "%A_V_7_load = load i16* %A_V_7_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 419 'load' 'A_V_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 420 [1/2] (3.25ns)   --->   "%B_V_7_load = load i16* %B_V_7_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 420 'load' 'B_V_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 421 [2/2] (3.25ns)   --->   "%B_V_8_load = load i16* %B_V_8_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 421 'load' 'B_V_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 422 [2/2] (2.32ns)   --->   "%A_V_9_load = load i16* %A_V_9_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 422 'load' 'A_V_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 423 [1/2] (3.25ns)   --->   "%B_V_9_load = load i16* %B_V_9_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 423 'load' 'B_V_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 424 [2/2] (3.25ns)   --->   "%B_V_10_load = load i16* %B_V_10_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 424 'load' 'B_V_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 425 [2/2] (2.32ns)   --->   "%A_V_11_load = load i16* %A_V_11_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 425 'load' 'A_V_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 426 [1/2] (3.25ns)   --->   "%B_V_11_load = load i16* %B_V_11_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 426 'load' 'B_V_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 427 [2/2] (3.25ns)   --->   "%B_V_12_load = load i16* %B_V_12_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 427 'load' 'B_V_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 428 [2/2] (2.32ns)   --->   "%A_V_13_load = load i16* %A_V_13_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 428 'load' 'A_V_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 429 [1/2] (3.25ns)   --->   "%B_V_13_load = load i16* %B_V_13_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 429 'load' 'B_V_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 430 [2/2] (3.25ns)   --->   "%B_V_14_load = load i16* %B_V_14_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 430 'load' 'B_V_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 431 [2/2] (2.32ns)   --->   "%A_V_15_load = load i16* %A_V_15_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 431 'load' 'A_V_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 432 [1/2] (3.25ns)   --->   "%B_V_15_load = load i16* %B_V_15_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 432 'load' 'B_V_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 433 [2/2] (2.32ns)   --->   "%A_V_16_load = load i16* %A_V_16_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 433 'load' 'A_V_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 434 [2/2] (3.25ns)   --->   "%B_V_16_load = load i16* %B_V_16_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 434 'load' 'B_V_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 435 [2/2] (2.32ns)   --->   "%A_V_17_load = load i16* %A_V_17_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 435 'load' 'A_V_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 436 [1/2] (3.25ns)   --->   "%B_V_17_load = load i16* %B_V_17_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 436 'load' 'B_V_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 437 [2/2] (2.32ns)   --->   "%A_V_18_load = load i16* %A_V_18_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 437 'load' 'A_V_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 438 [2/2] (3.25ns)   --->   "%B_V_18_load = load i16* %B_V_18_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 438 'load' 'B_V_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 439 [2/2] (2.32ns)   --->   "%A_V_19_load = load i16* %A_V_19_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 439 'load' 'A_V_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 440 [1/2] (3.25ns)   --->   "%B_V_19_load = load i16* %B_V_19_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 440 'load' 'B_V_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 441 [2/2] (3.25ns)   --->   "%B_V_20_load = load i16* %B_V_20_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 441 'load' 'B_V_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 442 [2/2] (2.32ns)   --->   "%A_V_21_load = load i16* %A_V_21_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 442 'load' 'A_V_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 443 [1/2] (3.25ns)   --->   "%B_V_21_load = load i16* %B_V_21_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 443 'load' 'B_V_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 444 [2/2] (3.25ns)   --->   "%B_V_22_load = load i16* %B_V_22_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 444 'load' 'B_V_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 445 [2/2] (2.32ns)   --->   "%A_V_23_load = load i16* %A_V_23_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 445 'load' 'A_V_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 446 [1/2] (3.25ns)   --->   "%B_V_23_load = load i16* %B_V_23_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 446 'load' 'B_V_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 447 [2/2] (3.25ns)   --->   "%B_V_24_load = load i16* %B_V_24_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 447 'load' 'B_V_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 448 [2/2] (2.32ns)   --->   "%A_V_25_load = load i16* %A_V_25_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 448 'load' 'A_V_25_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 449 [1/2] (3.25ns)   --->   "%B_V_25_load = load i16* %B_V_25_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 449 'load' 'B_V_25_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 450 [2/2] (3.25ns)   --->   "%B_V_26_load = load i16* %B_V_26_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 450 'load' 'B_V_26_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 451 [2/2] (2.32ns)   --->   "%A_V_27_load = load i16* %A_V_27_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 451 'load' 'A_V_27_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 452 [1/2] (3.25ns)   --->   "%B_V_27_load = load i16* %B_V_27_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 452 'load' 'B_V_27_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 453 [2/2] (3.25ns)   --->   "%B_V_28_load = load i16* %B_V_28_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 453 'load' 'B_V_28_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 454 [2/2] (2.32ns)   --->   "%A_V_29_load = load i16* %A_V_29_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 454 'load' 'A_V_29_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 455 [1/2] (3.25ns)   --->   "%B_V_29_load = load i16* %B_V_29_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 455 'load' 'B_V_29_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 456 [2/2] (3.25ns)   --->   "%B_V_30_load = load i16* %B_V_30_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 456 'load' 'B_V_30_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 457 [2/2] (2.32ns)   --->   "%A_V_31_load = load i16* %A_V_31_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 457 'load' 'A_V_31_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 458 [1/2] (3.25ns)   --->   "%B_V_31_load = load i16* %B_V_31_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 458 'load' 'B_V_31_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 459 [1/1] (1.42ns)   --->   "%ifzero = icmp eq i6 %ic_5, -32" [./../hw_library/fully_connected.h:124]   --->   Operation 459 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 460 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [./../hw_library/fully_connected.h:124]   --->   Operation 460 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 21 <SV = 14> <Delay = 8.70>
ST_21 : Operation 461 [1/1] (0.00ns)   --->   "%A_V_10_addr_2 = getelementptr [32 x i16]* @A_V_10, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 461 'getelementptr' 'A_V_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 462 [1/1] (0.00ns)   --->   "%A_V_12_addr_2 = getelementptr [32 x i16]* @A_V_12, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 462 'getelementptr' 'A_V_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 463 [1/1] (0.00ns)   --->   "%A_V_14_addr_2 = getelementptr [32 x i16]* @A_V_14, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 463 'getelementptr' 'A_V_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 464 [1/1] (0.00ns)   --->   "%A_V_20_addr_2 = getelementptr [32 x i16]* @A_V_20, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 464 'getelementptr' 'A_V_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 465 [1/1] (0.00ns)   --->   "%A_V_22_addr_2 = getelementptr [32 x i16]* @A_V_22, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 465 'getelementptr' 'A_V_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 466 [1/1] (0.00ns)   --->   "%A_V_24_addr_2 = getelementptr [32 x i16]* @A_V_24, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 466 'getelementptr' 'A_V_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "%A_V_26_addr_2 = getelementptr [32 x i16]* @A_V_26, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 467 'getelementptr' 'A_V_26_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 468 [1/1] (0.00ns)   --->   "%A_V_28_addr_2 = getelementptr [32 x i16]* @A_V_28, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 468 'getelementptr' 'A_V_28_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 469 [1/1] (0.00ns)   --->   "%A_V_30_addr_2 = getelementptr [32 x i16]* @A_V_30, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 469 'getelementptr' 'A_V_30_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 470 [1/1] (0.00ns)   --->   "%A_V_4126_addr_2 = getelementptr [32 x i16]* @A_V_4126, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 470 'getelementptr' 'A_V_4126_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 471 [1/1] (0.00ns)   --->   "%A_V_6_addr_2 = getelementptr [32 x i16]* @A_V_6, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 471 'getelementptr' 'A_V_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 472 [1/1] (0.00ns)   --->   "%A_V_8_addr_2 = getelementptr [32 x i16]* @A_V_8, i64 0, i64 %ic5" [./../hw_library/fully_connected.h:127]   --->   Operation 472 'getelementptr' 'A_V_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 473 [1/2] (2.32ns)   --->   "%A_V_0_load = load i16* %A_V_0_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 473 'load' 'A_V_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 474 [1/2] (3.25ns)   --->   "%B_V_0_load = load i16* %B_V_0_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 474 'load' 'B_V_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 475 [1/2] (2.32ns)   --->   "%A_V_1123_load = load i16* %A_V_1123_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 475 'load' 'A_V_1123_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %A_V_1123_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 476 'sext' 'lhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 477 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %B_V_1127_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 477 'sext' 'rhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 478 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_1 = mul nsw i32 %lhs_V_1, %rhs_V_1" [./../hw_library/fully_connected.h:127]   --->   Operation 478 'mul' 'ret_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 479 [1/2] (2.32ns)   --->   "%A_V_2124_load = load i16* %A_V_2124_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 479 'load' 'A_V_2124_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 480 [1/2] (3.25ns)   --->   "%B_V_2128_load = load i16* %B_V_2128_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 480 'load' 'B_V_2128_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 481 [1/2] (2.32ns)   --->   "%A_V_3125_load = load i16* %A_V_3125_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 481 'load' 'A_V_3125_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 482 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %A_V_3125_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 482 'sext' 'lhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 483 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %B_V_3129_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 483 'sext' 'rhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 484 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_3 = mul nsw i32 %lhs_V_3, %rhs_V_3" [./../hw_library/fully_connected.h:127]   --->   Operation 484 'mul' 'ret_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 485 [2/2] (2.32ns)   --->   "%A_V_4126_load = load i16* %A_V_4126_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 485 'load' 'A_V_4126_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 486 [1/2] (3.25ns)   --->   "%B_V_4130_load = load i16* %B_V_4130_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 486 'load' 'B_V_4130_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 487 [1/2] (2.32ns)   --->   "%A_V_5_load = load i16* %A_V_5_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 487 'load' 'A_V_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 488 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %A_V_5_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 488 'sext' 'lhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 489 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i16 %B_V_5_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 489 'sext' 'rhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 490 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_5 = mul nsw i32 %lhs_V_5, %rhs_V_5" [./../hw_library/fully_connected.h:127]   --->   Operation 490 'mul' 'ret_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 491 [2/2] (2.32ns)   --->   "%A_V_6_load = load i16* %A_V_6_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 491 'load' 'A_V_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 492 [1/2] (3.25ns)   --->   "%B_V_6_load = load i16* %B_V_6_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 492 'load' 'B_V_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 493 [1/2] (2.32ns)   --->   "%A_V_7_load = load i16* %A_V_7_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 493 'load' 'A_V_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i16 %A_V_7_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 494 'sext' 'lhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 495 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i16 %B_V_7_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 495 'sext' 'rhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 496 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_7 = mul nsw i32 %lhs_V_7, %rhs_V_7" [./../hw_library/fully_connected.h:127]   --->   Operation 496 'mul' 'ret_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 497 [2/2] (2.32ns)   --->   "%A_V_8_load = load i16* %A_V_8_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 497 'load' 'A_V_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 498 [1/2] (3.25ns)   --->   "%B_V_8_load = load i16* %B_V_8_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 498 'load' 'B_V_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 499 [1/2] (2.32ns)   --->   "%A_V_9_load = load i16* %A_V_9_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 499 'load' 'A_V_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 500 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i16 %A_V_9_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 500 'sext' 'lhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 501 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i16 %B_V_9_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 501 'sext' 'rhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 502 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_9 = mul nsw i32 %lhs_V_9, %rhs_V_9" [./../hw_library/fully_connected.h:127]   --->   Operation 502 'mul' 'ret_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 503 [2/2] (2.32ns)   --->   "%A_V_10_load = load i16* %A_V_10_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 503 'load' 'A_V_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 504 [1/2] (3.25ns)   --->   "%B_V_10_load = load i16* %B_V_10_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 504 'load' 'B_V_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 505 [1/2] (2.32ns)   --->   "%A_V_11_load = load i16* %A_V_11_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 505 'load' 'A_V_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 506 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i16 %A_V_11_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 506 'sext' 'lhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 507 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i16 %B_V_11_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 507 'sext' 'rhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 508 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_11 = mul nsw i32 %lhs_V_11, %rhs_V_11" [./../hw_library/fully_connected.h:127]   --->   Operation 508 'mul' 'ret_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 509 [2/2] (2.32ns)   --->   "%A_V_12_load = load i16* %A_V_12_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 509 'load' 'A_V_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 510 [1/2] (3.25ns)   --->   "%B_V_12_load = load i16* %B_V_12_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 510 'load' 'B_V_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 511 [1/2] (2.32ns)   --->   "%A_V_13_load = load i16* %A_V_13_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 511 'load' 'A_V_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 512 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i16 %A_V_13_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 512 'sext' 'lhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 513 [1/1] (0.00ns)   --->   "%rhs_V_13 = sext i16 %B_V_13_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 513 'sext' 'rhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 514 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_13 = mul nsw i32 %lhs_V_13, %rhs_V_13" [./../hw_library/fully_connected.h:127]   --->   Operation 514 'mul' 'ret_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 515 [2/2] (2.32ns)   --->   "%A_V_14_load = load i16* %A_V_14_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 515 'load' 'A_V_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 516 [1/2] (3.25ns)   --->   "%B_V_14_load = load i16* %B_V_14_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 516 'load' 'B_V_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 517 [1/2] (2.32ns)   --->   "%A_V_15_load = load i16* %A_V_15_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 517 'load' 'A_V_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 518 [1/1] (0.00ns)   --->   "%lhs_V_15 = sext i16 %A_V_15_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 518 'sext' 'lhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 519 [1/1] (0.00ns)   --->   "%rhs_V_15 = sext i16 %B_V_15_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 519 'sext' 'rhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 520 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_15 = mul nsw i32 %lhs_V_15, %rhs_V_15" [./../hw_library/fully_connected.h:127]   --->   Operation 520 'mul' 'ret_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 521 [1/2] (2.32ns)   --->   "%A_V_16_load = load i16* %A_V_16_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 521 'load' 'A_V_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 522 [1/2] (3.25ns)   --->   "%B_V_16_load = load i16* %B_V_16_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 522 'load' 'B_V_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 523 [1/2] (2.32ns)   --->   "%A_V_17_load = load i16* %A_V_17_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 523 'load' 'A_V_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 524 [1/1] (0.00ns)   --->   "%lhs_V_17 = sext i16 %A_V_17_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 524 'sext' 'lhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 525 [1/1] (0.00ns)   --->   "%rhs_V_17 = sext i16 %B_V_17_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 525 'sext' 'rhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 526 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_17 = mul nsw i32 %lhs_V_17, %rhs_V_17" [./../hw_library/fully_connected.h:127]   --->   Operation 526 'mul' 'ret_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 527 [1/2] (2.32ns)   --->   "%A_V_18_load = load i16* %A_V_18_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 527 'load' 'A_V_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 528 [1/2] (3.25ns)   --->   "%B_V_18_load = load i16* %B_V_18_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 528 'load' 'B_V_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 529 [1/2] (2.32ns)   --->   "%A_V_19_load = load i16* %A_V_19_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 529 'load' 'A_V_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 530 [1/1] (0.00ns)   --->   "%lhs_V_19 = sext i16 %A_V_19_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 530 'sext' 'lhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 531 [1/1] (0.00ns)   --->   "%rhs_V_19 = sext i16 %B_V_19_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 531 'sext' 'rhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_19 = mul nsw i32 %lhs_V_19, %rhs_V_19" [./../hw_library/fully_connected.h:127]   --->   Operation 532 'mul' 'ret_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 533 [2/2] (2.32ns)   --->   "%A_V_20_load = load i16* %A_V_20_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 533 'load' 'A_V_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 534 [1/2] (3.25ns)   --->   "%B_V_20_load = load i16* %B_V_20_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 534 'load' 'B_V_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 535 [1/2] (2.32ns)   --->   "%A_V_21_load = load i16* %A_V_21_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 535 'load' 'A_V_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 536 [1/1] (0.00ns)   --->   "%lhs_V_21 = sext i16 %A_V_21_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 536 'sext' 'lhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 537 [1/1] (0.00ns)   --->   "%rhs_V_21 = sext i16 %B_V_21_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 537 'sext' 'rhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 538 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_21 = mul nsw i32 %lhs_V_21, %rhs_V_21" [./../hw_library/fully_connected.h:127]   --->   Operation 538 'mul' 'ret_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 539 [2/2] (2.32ns)   --->   "%A_V_22_load = load i16* %A_V_22_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 539 'load' 'A_V_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 540 [1/2] (3.25ns)   --->   "%B_V_22_load = load i16* %B_V_22_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 540 'load' 'B_V_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 541 [1/2] (2.32ns)   --->   "%A_V_23_load = load i16* %A_V_23_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 541 'load' 'A_V_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 542 [1/1] (0.00ns)   --->   "%lhs_V_23 = sext i16 %A_V_23_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 542 'sext' 'lhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%rhs_V_23 = sext i16 %B_V_23_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 543 'sext' 'rhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 544 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_23 = mul nsw i32 %lhs_V_23, %rhs_V_23" [./../hw_library/fully_connected.h:127]   --->   Operation 544 'mul' 'ret_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 545 [2/2] (2.32ns)   --->   "%A_V_24_load = load i16* %A_V_24_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 545 'load' 'A_V_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 546 [1/2] (3.25ns)   --->   "%B_V_24_load = load i16* %B_V_24_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 546 'load' 'B_V_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 547 [1/2] (2.32ns)   --->   "%A_V_25_load = load i16* %A_V_25_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 547 'load' 'A_V_25_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 548 [1/1] (0.00ns)   --->   "%lhs_V_24 = sext i16 %A_V_25_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 548 'sext' 'lhs_V_24' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 549 [1/1] (0.00ns)   --->   "%rhs_V_24 = sext i16 %B_V_25_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 549 'sext' 'rhs_V_24' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 550 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_24 = mul nsw i32 %lhs_V_24, %rhs_V_24" [./../hw_library/fully_connected.h:127]   --->   Operation 550 'mul' 'ret_V_24' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 551 [2/2] (2.32ns)   --->   "%A_V_26_load = load i16* %A_V_26_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 551 'load' 'A_V_26_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 552 [1/2] (3.25ns)   --->   "%B_V_26_load = load i16* %B_V_26_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 552 'load' 'B_V_26_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 553 [1/2] (2.32ns)   --->   "%A_V_27_load = load i16* %A_V_27_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 553 'load' 'A_V_27_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 554 [1/1] (0.00ns)   --->   "%lhs_V_26 = sext i16 %A_V_27_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 554 'sext' 'lhs_V_26' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 555 [1/1] (0.00ns)   --->   "%rhs_V_26 = sext i16 %B_V_27_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 555 'sext' 'rhs_V_26' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 556 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_26 = mul nsw i32 %lhs_V_26, %rhs_V_26" [./../hw_library/fully_connected.h:127]   --->   Operation 556 'mul' 'ret_V_26' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 557 [2/2] (2.32ns)   --->   "%A_V_28_load = load i16* %A_V_28_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 557 'load' 'A_V_28_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 558 [1/2] (3.25ns)   --->   "%B_V_28_load = load i16* %B_V_28_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 558 'load' 'B_V_28_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 559 [1/2] (2.32ns)   --->   "%A_V_29_load = load i16* %A_V_29_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 559 'load' 'A_V_29_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 560 [1/1] (0.00ns)   --->   "%lhs_V_28 = sext i16 %A_V_29_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 560 'sext' 'lhs_V_28' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 561 [1/1] (0.00ns)   --->   "%rhs_V_28 = sext i16 %B_V_29_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 561 'sext' 'rhs_V_28' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 562 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_28 = mul nsw i32 %lhs_V_28, %rhs_V_28" [./../hw_library/fully_connected.h:127]   --->   Operation 562 'mul' 'ret_V_28' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 563 [2/2] (2.32ns)   --->   "%A_V_30_load = load i16* %A_V_30_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 563 'load' 'A_V_30_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 564 [1/2] (3.25ns)   --->   "%B_V_30_load = load i16* %B_V_30_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 564 'load' 'B_V_30_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 565 [1/2] (2.32ns)   --->   "%A_V_31_load = load i16* %A_V_31_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 565 'load' 'A_V_31_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 566 [1/1] (0.00ns)   --->   "%lhs_V_30 = sext i16 %A_V_31_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 566 'sext' 'lhs_V_30' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 567 [1/1] (0.00ns)   --->   "%rhs_V_30 = sext i16 %B_V_31_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 567 'sext' 'rhs_V_30' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 568 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_30 = mul nsw i32 %lhs_V_30, %rhs_V_30" [./../hw_library/fully_connected.h:127]   --->   Operation 568 'mul' 'ret_V_30' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 15> <Delay = 8.93>
ST_22 : Operation 569 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %A_V_0_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 569 'sext' 'lhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 570 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %B_V_0_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 570 'sext' 'rhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 571 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%ret_V = mul nsw i32 %lhs_V, %rhs_V" [./../hw_library/fully_connected.h:127]   --->   Operation 571 'mul' 'ret_V' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 572 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %A_V_2124_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 572 'sext' 'lhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 573 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %B_V_2128_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 573 'sext' 'rhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 574 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%ret_V_2 = mul nsw i32 %lhs_V_2, %rhs_V_2" [./../hw_library/fully_connected.h:127]   --->   Operation 574 'mul' 'ret_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 575 [1/2] (2.32ns)   --->   "%A_V_4126_load = load i16* %A_V_4126_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 575 'load' 'A_V_4126_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 576 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %A_V_4126_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 576 'sext' 'lhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %B_V_4130_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 577 'sext' 'rhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 578 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%ret_V_4 = mul nsw i32 %lhs_V_4, %rhs_V_4" [./../hw_library/fully_connected.h:127]   --->   Operation 578 'mul' 'ret_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 579 [1/2] (2.32ns)   --->   "%A_V_6_load = load i16* %A_V_6_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 579 'load' 'A_V_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 580 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i16 %A_V_6_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 580 'sext' 'lhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 581 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %B_V_6_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 581 'sext' 'rhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 582 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_6 = mul nsw i32 %lhs_V_6, %rhs_V_6" [./../hw_library/fully_connected.h:127]   --->   Operation 582 'mul' 'ret_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 583 [1/2] (2.32ns)   --->   "%A_V_8_load = load i16* %A_V_8_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 583 'load' 'A_V_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i16 %A_V_8_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 584 'sext' 'lhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i16 %B_V_8_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 585 'sext' 'rhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 586 [1/1] (3.36ns) (grouped into DSP with root node tmp12)   --->   "%ret_V_8 = mul nsw i32 %lhs_V_8, %rhs_V_8" [./../hw_library/fully_connected.h:127]   --->   Operation 586 'mul' 'ret_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 587 [1/2] (2.32ns)   --->   "%A_V_10_load = load i16* %A_V_10_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 587 'load' 'A_V_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 588 [1/1] (0.00ns)   --->   "%lhs_V_10 = sext i16 %A_V_10_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 588 'sext' 'lhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 589 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i16 %B_V_10_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 589 'sext' 'rhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 590 [1/1] (3.36ns) (grouped into DSP with root node tmp13)   --->   "%ret_V_10 = mul nsw i32 %lhs_V_10, %rhs_V_10" [./../hw_library/fully_connected.h:127]   --->   Operation 590 'mul' 'ret_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 591 [1/2] (2.32ns)   --->   "%A_V_12_load = load i16* %A_V_12_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 591 'load' 'A_V_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 592 [1/1] (0.00ns)   --->   "%lhs_V_12 = sext i16 %A_V_12_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 592 'sext' 'lhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 593 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i16 %B_V_12_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 593 'sext' 'rhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 594 [1/1] (3.36ns) (grouped into DSP with root node tmp15)   --->   "%ret_V_12 = mul nsw i32 %lhs_V_12, %rhs_V_12" [./../hw_library/fully_connected.h:127]   --->   Operation 594 'mul' 'ret_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 595 [1/2] (2.32ns)   --->   "%A_V_14_load = load i16* %A_V_14_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 595 'load' 'A_V_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 596 [1/1] (0.00ns)   --->   "%lhs_V_14 = sext i16 %A_V_14_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 596 'sext' 'lhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 597 [1/1] (0.00ns)   --->   "%rhs_V_14 = sext i16 %B_V_14_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 597 'sext' 'rhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 598 [1/1] (3.36ns) (grouped into DSP with root node tmp16)   --->   "%ret_V_14 = mul nsw i32 %lhs_V_14, %rhs_V_14" [./../hw_library/fully_connected.h:127]   --->   Operation 598 'mul' 'ret_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 599 [1/1] (0.00ns)   --->   "%lhs_V_16 = sext i16 %A_V_16_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 599 'sext' 'lhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 600 [1/1] (0.00ns)   --->   "%rhs_V_16 = sext i16 %B_V_16_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 600 'sext' 'rhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 601 [1/1] (3.36ns) (grouped into DSP with root node tmp20)   --->   "%ret_V_16 = mul nsw i32 %lhs_V_16, %rhs_V_16" [./../hw_library/fully_connected.h:127]   --->   Operation 601 'mul' 'ret_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 602 [1/1] (0.00ns)   --->   "%lhs_V_18 = sext i16 %A_V_18_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 602 'sext' 'lhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 603 [1/1] (0.00ns)   --->   "%rhs_V_18 = sext i16 %B_V_18_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 603 'sext' 'rhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 604 [1/1] (3.36ns) (grouped into DSP with root node tmp21)   --->   "%ret_V_18 = mul nsw i32 %lhs_V_18, %rhs_V_18" [./../hw_library/fully_connected.h:127]   --->   Operation 604 'mul' 'ret_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 605 [1/2] (2.32ns)   --->   "%A_V_20_load = load i16* %A_V_20_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 605 'load' 'A_V_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%lhs_V_20 = sext i16 %A_V_20_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 606 'sext' 'lhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (0.00ns)   --->   "%rhs_V_20 = sext i16 %B_V_20_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 607 'sext' 'rhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 608 [1/1] (3.36ns) (grouped into DSP with root node tmp23)   --->   "%ret_V_20 = mul nsw i32 %lhs_V_20, %rhs_V_20" [./../hw_library/fully_connected.h:127]   --->   Operation 608 'mul' 'ret_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 609 [1/2] (2.32ns)   --->   "%A_V_22_load = load i16* %A_V_22_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 609 'load' 'A_V_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 610 [1/1] (0.00ns)   --->   "%lhs_V_22 = sext i16 %A_V_22_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 610 'sext' 'lhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 611 [1/1] (0.00ns)   --->   "%rhs_V_22 = sext i16 %B_V_22_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 611 'sext' 'rhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 612 [1/1] (3.36ns) (grouped into DSP with root node tmp24)   --->   "%ret_V_22 = mul nsw i32 %lhs_V_22, %rhs_V_22" [./../hw_library/fully_connected.h:127]   --->   Operation 612 'mul' 'ret_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 613 [1/2] (2.32ns)   --->   "%A_V_24_load = load i16* %A_V_24_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 613 'load' 'A_V_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 614 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i16 %A_V_24_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 614 'sext' 'lhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 615 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i16 %B_V_24_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 615 'sext' 'rhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 616 [1/1] (3.36ns) (grouped into DSP with root node tmp27)   --->   "%ret_V_s = mul nsw i32 %lhs_V_s, %rhs_V_s" [./../hw_library/fully_connected.h:127]   --->   Operation 616 'mul' 'ret_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 617 [1/2] (2.32ns)   --->   "%A_V_26_load = load i16* %A_V_26_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 617 'load' 'A_V_26_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 618 [1/1] (0.00ns)   --->   "%lhs_V_25 = sext i16 %A_V_26_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 618 'sext' 'lhs_V_25' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 619 [1/1] (0.00ns)   --->   "%rhs_V_25 = sext i16 %B_V_26_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 619 'sext' 'rhs_V_25' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 620 [1/1] (3.36ns) (grouped into DSP with root node tmp28)   --->   "%ret_V_25 = mul nsw i32 %lhs_V_25, %rhs_V_25" [./../hw_library/fully_connected.h:127]   --->   Operation 620 'mul' 'ret_V_25' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 621 [1/2] (2.32ns)   --->   "%A_V_28_load = load i16* %A_V_28_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 621 'load' 'A_V_28_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 622 [1/1] (0.00ns)   --->   "%lhs_V_27 = sext i16 %A_V_28_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 622 'sext' 'lhs_V_27' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 623 [1/1] (0.00ns)   --->   "%rhs_V_27 = sext i16 %B_V_28_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 623 'sext' 'rhs_V_27' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 624 [1/1] (3.36ns) (grouped into DSP with root node tmp30)   --->   "%ret_V_27 = mul nsw i32 %lhs_V_27, %rhs_V_27" [./../hw_library/fully_connected.h:127]   --->   Operation 624 'mul' 'ret_V_27' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 625 [1/2] (2.32ns)   --->   "%A_V_30_load = load i16* %A_V_30_addr_2, align 2" [./../hw_library/fully_connected.h:127]   --->   Operation 625 'load' 'A_V_30_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 626 [1/1] (0.00ns)   --->   "%lhs_V_29 = sext i16 %A_V_30_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 626 'sext' 'lhs_V_29' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 627 [1/1] (0.00ns)   --->   "%rhs_V_29 = sext i16 %B_V_30_load to i32" [./../hw_library/fully_connected.h:127]   --->   Operation 627 'sext' 'rhs_V_29' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 628 [1/1] (3.36ns) (grouped into DSP with root node tmp31)   --->   "%ret_V_29 = mul nsw i32 %lhs_V_29, %rhs_V_29" [./../hw_library/fully_connected.h:127]   --->   Operation 628 'mul' 'ret_V_29' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 629 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i32 %ret_V_1, %ret_V" [./../hw_library/fully_connected.h:127]   --->   Operation 629 'add' 'tmp5' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 630 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i32 %ret_V_3, %ret_V_2" [./../hw_library/fully_connected.h:127]   --->   Operation 630 'add' 'tmp6' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 631 [1/1] (2.55ns)   --->   "%tmp4 = add i32 %tmp5, %tmp6" [./../hw_library/fully_connected.h:127]   --->   Operation 631 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 632 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp8 = add i32 %ret_V_5, %ret_V_4" [./../hw_library/fully_connected.h:127]   --->   Operation 632 'add' 'tmp8' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 633 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i32 %ret_V_7, %ret_V_6" [./../hw_library/fully_connected.h:127]   --->   Operation 633 'add' 'tmp9' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 634 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp12 = add i32 %ret_V_9, %ret_V_8" [./../hw_library/fully_connected.h:127]   --->   Operation 634 'add' 'tmp12' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 635 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp13 = add i32 %ret_V_11, %ret_V_10" [./../hw_library/fully_connected.h:127]   --->   Operation 635 'add' 'tmp13' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 636 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp15 = add i32 %ret_V_13, %ret_V_12" [./../hw_library/fully_connected.h:127]   --->   Operation 636 'add' 'tmp15' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 637 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp16 = add i32 %ret_V_15, %ret_V_14" [./../hw_library/fully_connected.h:127]   --->   Operation 637 'add' 'tmp16' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 638 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp20 = add i32 %ret_V_17, %ret_V_16" [./../hw_library/fully_connected.h:127]   --->   Operation 638 'add' 'tmp20' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 639 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp21 = add i32 %ret_V_19, %ret_V_18" [./../hw_library/fully_connected.h:127]   --->   Operation 639 'add' 'tmp21' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 640 [1/1] (2.55ns)   --->   "%tmp19 = add i32 %tmp20, %tmp21" [./../hw_library/fully_connected.h:127]   --->   Operation 640 'add' 'tmp19' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 641 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp23 = add i32 %ret_V_21, %ret_V_20" [./../hw_library/fully_connected.h:127]   --->   Operation 641 'add' 'tmp23' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 642 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp24 = add i32 %ret_V_23, %ret_V_22" [./../hw_library/fully_connected.h:127]   --->   Operation 642 'add' 'tmp24' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 643 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp27 = add i32 %ret_V_24, %ret_V_s" [./../hw_library/fully_connected.h:127]   --->   Operation 643 'add' 'tmp27' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 644 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp28 = add i32 %ret_V_26, %ret_V_25" [./../hw_library/fully_connected.h:127]   --->   Operation 644 'add' 'tmp28' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 645 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp30 = add i32 %ret_V_28, %ret_V_27" [./../hw_library/fully_connected.h:127]   --->   Operation 645 'add' 'tmp30' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 646 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp31 = add i32 %ret_V_30, %ret_V_29" [./../hw_library/fully_connected.h:127]   --->   Operation 646 'add' 'tmp31' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 16> <Delay = 8.74>
ST_23 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp8, %tmp9" [./../hw_library/fully_connected.h:127]   --->   Operation 647 'add' 'tmp7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 648 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp4, %tmp7" [./../hw_library/fully_connected.h:127]   --->   Operation 648 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 649 [1/1] (2.55ns)   --->   "%tmp11 = add i32 %tmp12, %tmp13" [./../hw_library/fully_connected.h:127]   --->   Operation 649 'add' 'tmp11' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 650 [1/1] (2.55ns)   --->   "%tmp14 = add i32 %tmp15, %tmp16" [./../hw_library/fully_connected.h:127]   --->   Operation 650 'add' 'tmp14' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i32 %tmp11, %tmp14" [./../hw_library/fully_connected.h:127]   --->   Operation 651 'add' 'tmp10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 652 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %tmp10" [./../hw_library/fully_connected.h:127]   --->   Operation 652 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i32 %tmp23, %tmp24" [./../hw_library/fully_connected.h:127]   --->   Operation 653 'add' 'tmp22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 654 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp18 = add i32 %tmp19, %tmp22" [./../hw_library/fully_connected.h:127]   --->   Operation 654 'add' 'tmp18' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 655 [1/1] (2.55ns)   --->   "%tmp26 = add i32 %tmp27, %tmp28" [./../hw_library/fully_connected.h:127]   --->   Operation 655 'add' 'tmp26' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 656 [1/1] (2.55ns)   --->   "%tmp29 = add i32 %tmp30, %tmp31" [./../hw_library/fully_connected.h:127]   --->   Operation 656 'add' 'tmp29' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i32 %tmp26, %tmp29" [./../hw_library/fully_connected.h:127]   --->   Operation 657 'add' 'tmp25' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 658 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp17 = add i32 %tmp18, %tmp25" [./../hw_library/fully_connected.h:127]   --->   Operation 658 'add' 'tmp17' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 17> <Delay = 7.62>
ST_24 : Operation 659 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)"   --->   Operation 659 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 660 [1/1] (0.69ns)   --->   "%p_4_mid2 = select i1 %exitcond11, i32 0, i32 %p_4" [./../hw_library/fully_connected.h:124]   --->   Operation 660 'select' 'p_4_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 661 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str20) nounwind" [./../hw_library/fully_connected.h:124]   --->   Operation 661 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str20)" [./../hw_library/fully_connected.h:124]   --->   Operation 662 'specregionbegin' 'tmp_98' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 663 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fully_connected.h:125]   --->   Operation 663 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_32 = add nsw i32 %tmp2, %tmp17" [./../hw_library/fully_connected.h:127]   --->   Operation 664 'add' 'tmp_32' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 665 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_V_s = add nsw i32 %tmp_32, %p_4_mid2" [./../hw_library/fully_connected.h:127]   --->   Operation 665 'add' 'sum_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 666 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str20, i32 %tmp_98)" [./../hw_library/fully_connected.h:129]   --->   Operation 666 'specregionend' 'empty_154' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 667 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, %sum_V_s" [./../hw_library/fully_connected.h:130]   --->   Operation 667 'sub' 'p_neg' <Predicate = (ifzero)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_154 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_neg, i32 15, i32 31)" [./../hw_library/fully_connected.h:130]   --->   Operation 668 'partselect' 'tmp_154' <Predicate = (ifzero)> <Delay = 0.00>

State 25 <SV = 18> <Delay = 6.49>
ST_25 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_V_s, i32 31)" [./../hw_library/fully_connected.h:130]   --->   Operation 669 'bitselect' 'tmp_261' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 670 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i17 %tmp_154 to i18" [./../hw_library/fully_connected.h:130]   --->   Operation 670 'zext' 'p_lshr_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 671 [1/1] (2.10ns)   --->   "%p_neg_t = sub i18 0, %p_lshr_cast" [./../hw_library/fully_connected.h:130]   --->   Operation 671 'sub' 'p_neg_t' <Predicate = (ifzero)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_155 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sum_V_s, i32 15, i32 31)" [./../hw_library/fully_connected.h:130]   --->   Operation 672 'partselect' 'tmp_155' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 673 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i17 %tmp_155 to i18" [./../hw_library/fully_connected.h:130]   --->   Operation 673 'zext' 'p_lshr_f_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 674 [1/1] (0.75ns)   --->   "%output_data = select i1 %tmp_261, i18 %p_neg_t, i18 %p_lshr_f_cast" [./../hw_library/fully_connected.h:130]   --->   Operation 674 'select' 'output_data' <Predicate = (ifzero)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_V_346 = sext i18 %output_data to i32" [./../hw_library/fully_connected.h:130]   --->   Operation 675 'sext' 'tmp_V_346' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 676 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_346)" [./../hw_library/fully_connected.h:132]   --->   Operation 676 'write' <Predicate = (ifzero)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 677 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 677 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 0.00>
ST_26 : Operation 678 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str18, i32 %tmp_95)" [./../hw_library/fully_connected.h:134]   --->   Operation 678 'specregionend' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 679 [1/1] (0.00ns)   --->   "br label %8" [./../hw_library/fully_connected.h:102]   --->   Operation 679 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 8> <Delay = 8.51>
ST_27 : Operation 680 [1/1] (8.51ns)   --->   "%tmp_124 = mul i32 %tmp1, %tmp_V_329" [./../hw_library/fully_connected.h:75]   --->   Operation 680 'mul' 'tmp_124' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 681 [1/1] (0.00ns)   --->   "store i32 %tmp_124, i32* @B_ROW_4, align 4" [./../hw_library/fully_connected.h:75]   --->   Operation 681 'store' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 682 [1/1] (1.76ns)   --->   "br label %.preheader320" [./../hw_library/fully_connected.h:78]   --->   Operation 682 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 9> <Delay = 6.03>
ST_28 : Operation 683 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %0 ], [ %indvar_flatten_next, %5 ]"   --->   Operation 683 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 684 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_146_mid2_v, %5 ]" [./../hw_library/fully_connected.h:84]   --->   Operation 684 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 685 [1/1] (0.00ns)   --->   "%j = phi i11 [ 0, %0 ], [ %j_12, %5 ]"   --->   Operation 685 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 686 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i to i32" [./../hw_library/fully_connected.h:78]   --->   Operation 686 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 687 [1/1] (2.47ns)   --->   "%tmp_126 = icmp ult i32 %i_cast, %tmp_V_335" [./../hw_library/fully_connected.h:82]   --->   Operation 687 'icmp' 'tmp_126' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 688 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i17 %indvar_flatten, -65536"   --->   Operation 688 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 689 [1/1] (2.10ns)   --->   "%indvar_flatten_next = add i17 %indvar_flatten, 1"   --->   Operation 689 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 690 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit321.loopexit, label %.preheader320.preheader"   --->   Operation 690 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 691 [1/1] (1.87ns)   --->   "%i_15 = add i7 %i, 1" [./../hw_library/fully_connected.h:78]   --->   Operation 691 'add' 'i_15' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 692 [1/1] (1.88ns)   --->   "%tmp_148 = icmp eq i11 %j, -1024" [./../hw_library/fully_connected.h:79]   --->   Operation 692 'icmp' 'tmp_148' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 693 [1/1] (0.69ns)   --->   "%j_mid2 = select i1 %tmp_148, i11 0, i11 %j" [./../hw_library/fully_connected.h:79]   --->   Operation 693 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 694 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i7 %i_15 to i32" [./../hw_library/fully_connected.h:78]   --->   Operation 694 'zext' 'i_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 695 [1/1] (0.99ns)   --->   "%tmp_146_mid2_v = select i1 %tmp_148, i7 %i_15, i7 %i" [./../hw_library/fully_connected.h:84]   --->   Operation 695 'select' 'tmp_146_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 696 [1/1] (2.47ns)   --->   "%tmp_147_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_335" [./../hw_library/fully_connected.h:82]   --->   Operation 696 'icmp' 'tmp_147_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_147_mid2 = select i1 %tmp_148, i1 %tmp_147_mid1, i1 %tmp_126" [./../hw_library/fully_connected.h:82]   --->   Operation 697 'select' 'tmp_147_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 698 [1/1] (0.00ns)   --->   "%j_cast = zext i11 %j_mid2 to i32" [./../hw_library/fully_connected.h:79]   --->   Operation 698 'zext' 'j_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [./../hw_library/fully_connected.h:80]   --->   Operation 699 'specregionbegin' 'tmp_94' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fully_connected.h:81]   --->   Operation 700 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 701 [1/1] (2.47ns)   --->   "%tmp_128 = icmp ult i32 %j_cast, %tmp_124" [./../hw_library/fully_connected.h:82]   --->   Operation 701 'icmp' 'tmp_128' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 702 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_128, %tmp_147_mid2" [./../hw_library/fully_connected.h:82]   --->   Operation 702 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 703 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %3" [./../hw_library/fully_connected.h:82]   --->   Operation 703 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 704 [1/1] (0.00ns)   --->   "%arrayNo14_cast = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %j_mid2, i32 5, i32 10)" [./../hw_library/fully_connected.h:89]   --->   Operation 704 'partselect' 'arrayNo14_cast' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_28 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_256 = trunc i11 %j_mid2 to i5" [./../hw_library/fully_connected.h:89]   --->   Operation 705 'trunc' 'tmp_256' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_28 : Operation 706 [1/1] (1.48ns)   --->   "switch i6 %arrayNo14_cast, label %branch127 [
    i6 0, label %branch96
    i6 1, label %branch97
    i6 2, label %branch98
    i6 3, label %branch99
    i6 4, label %branch100
    i6 5, label %branch101
    i6 6, label %branch102
    i6 7, label %branch103
    i6 8, label %branch104
    i6 9, label %branch105
    i6 10, label %branch106
    i6 11, label %branch107
    i6 12, label %branch108
    i6 13, label %branch109
    i6 14, label %branch110
    i6 15, label %branch111
    i6 16, label %branch112
    i6 17, label %branch113
    i6 18, label %branch114
    i6 19, label %branch115
    i6 20, label %branch116
    i6 21, label %branch117
    i6 22, label %branch118
    i6 23, label %branch119
    i6 24, label %branch120
    i6 25, label %branch121
    i6 26, label %branch122
    i6 27, label %branch123
    i6 28, label %branch124
    i6 29, label %branch125
    i6 30, label %branch126
  ]" [./../hw_library/fully_connected.h:89]   --->   Operation 706 'switch' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 1.48>
ST_28 : Operation 707 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 707 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 30)> <Delay = 0.00>
ST_28 : Operation 708 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 708 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 29)> <Delay = 0.00>
ST_28 : Operation 709 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 709 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 28)> <Delay = 0.00>
ST_28 : Operation 710 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 710 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 27)> <Delay = 0.00>
ST_28 : Operation 711 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 711 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 26)> <Delay = 0.00>
ST_28 : Operation 712 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 712 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 25)> <Delay = 0.00>
ST_28 : Operation 713 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 713 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 24)> <Delay = 0.00>
ST_28 : Operation 714 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 714 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 23)> <Delay = 0.00>
ST_28 : Operation 715 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 715 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 22)> <Delay = 0.00>
ST_28 : Operation 716 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 716 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 21)> <Delay = 0.00>
ST_28 : Operation 717 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 717 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 20)> <Delay = 0.00>
ST_28 : Operation 718 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 718 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 19)> <Delay = 0.00>
ST_28 : Operation 719 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 719 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 18)> <Delay = 0.00>
ST_28 : Operation 720 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 720 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 17)> <Delay = 0.00>
ST_28 : Operation 721 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 721 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 16)> <Delay = 0.00>
ST_28 : Operation 722 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 722 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 15)> <Delay = 0.00>
ST_28 : Operation 723 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 723 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 14)> <Delay = 0.00>
ST_28 : Operation 724 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 724 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 13)> <Delay = 0.00>
ST_28 : Operation 725 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 725 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 12)> <Delay = 0.00>
ST_28 : Operation 726 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 726 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 11)> <Delay = 0.00>
ST_28 : Operation 727 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 727 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 10)> <Delay = 0.00>
ST_28 : Operation 728 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 728 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 9)> <Delay = 0.00>
ST_28 : Operation 729 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 729 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 8)> <Delay = 0.00>
ST_28 : Operation 730 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 730 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 7)> <Delay = 0.00>
ST_28 : Operation 731 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 731 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 6)> <Delay = 0.00>
ST_28 : Operation 732 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 732 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 5)> <Delay = 0.00>
ST_28 : Operation 733 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 733 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 4)> <Delay = 0.00>
ST_28 : Operation 734 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 734 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 3)> <Delay = 0.00>
ST_28 : Operation 735 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 735 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 2)> <Delay = 0.00>
ST_28 : Operation 736 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 736 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 1)> <Delay = 0.00>
ST_28 : Operation 737 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 737 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast == 0)> <Delay = 0.00>
ST_28 : Operation 738 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fully_connected.h:89]   --->   Operation 738 'br' <Predicate = (!exitcond_flatten & !or_cond & arrayNo14_cast != 0 & arrayNo14_cast != 1 & arrayNo14_cast != 2 & arrayNo14_cast != 3 & arrayNo14_cast != 4 & arrayNo14_cast != 5 & arrayNo14_cast != 6 & arrayNo14_cast != 7 & arrayNo14_cast != 8 & arrayNo14_cast != 9 & arrayNo14_cast != 10 & arrayNo14_cast != 11 & arrayNo14_cast != 12 & arrayNo14_cast != 13 & arrayNo14_cast != 14 & arrayNo14_cast != 15 & arrayNo14_cast != 16 & arrayNo14_cast != 17 & arrayNo14_cast != 18 & arrayNo14_cast != 19 & arrayNo14_cast != 20 & arrayNo14_cast != 21 & arrayNo14_cast != 22 & arrayNo14_cast != 23 & arrayNo14_cast != 24 & arrayNo14_cast != 25 & arrayNo14_cast != 26 & arrayNo14_cast != 27 & arrayNo14_cast != 28 & arrayNo14_cast != 29 & arrayNo14_cast != 30)> <Delay = 0.00>
ST_28 : Operation 739 [1/1] (0.00ns)   --->   "%arrayNo13_cast = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %j_mid2, i32 5, i32 10)" [./../hw_library/fully_connected.h:84]   --->   Operation 739 'partselect' 'arrayNo13_cast' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_28 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_255 = trunc i11 %j_mid2 to i5" [./../hw_library/fully_connected.h:84]   --->   Operation 740 'trunc' 'tmp_255' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_28 : Operation 741 [1/1] (1.48ns)   --->   "switch i6 %arrayNo13_cast, label %branch95 [
    i6 0, label %branch64
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
  ]" [./../hw_library/fully_connected.h:84]   --->   Operation 741 'switch' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.48>
ST_28 : Operation 742 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 742 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 30)> <Delay = 0.00>
ST_28 : Operation 743 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 743 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 29)> <Delay = 0.00>
ST_28 : Operation 744 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 744 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 28)> <Delay = 0.00>
ST_28 : Operation 745 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 745 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 27)> <Delay = 0.00>
ST_28 : Operation 746 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 746 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 26)> <Delay = 0.00>
ST_28 : Operation 747 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 747 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 25)> <Delay = 0.00>
ST_28 : Operation 748 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 748 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 24)> <Delay = 0.00>
ST_28 : Operation 749 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 749 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 23)> <Delay = 0.00>
ST_28 : Operation 750 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 750 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 22)> <Delay = 0.00>
ST_28 : Operation 751 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 751 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 21)> <Delay = 0.00>
ST_28 : Operation 752 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 752 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 20)> <Delay = 0.00>
ST_28 : Operation 753 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 753 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 19)> <Delay = 0.00>
ST_28 : Operation 754 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 754 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 18)> <Delay = 0.00>
ST_28 : Operation 755 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 755 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 17)> <Delay = 0.00>
ST_28 : Operation 756 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 756 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 16)> <Delay = 0.00>
ST_28 : Operation 757 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 757 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 15)> <Delay = 0.00>
ST_28 : Operation 758 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 758 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 14)> <Delay = 0.00>
ST_28 : Operation 759 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 759 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 13)> <Delay = 0.00>
ST_28 : Operation 760 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 760 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 12)> <Delay = 0.00>
ST_28 : Operation 761 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 761 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 11)> <Delay = 0.00>
ST_28 : Operation 762 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 762 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 10)> <Delay = 0.00>
ST_28 : Operation 763 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 763 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 9)> <Delay = 0.00>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 764 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 8)> <Delay = 0.00>
ST_28 : Operation 765 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 765 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 7)> <Delay = 0.00>
ST_28 : Operation 766 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 766 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 6)> <Delay = 0.00>
ST_28 : Operation 767 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 767 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 5)> <Delay = 0.00>
ST_28 : Operation 768 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 768 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 4)> <Delay = 0.00>
ST_28 : Operation 769 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 769 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 3)> <Delay = 0.00>
ST_28 : Operation 770 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 770 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 2)> <Delay = 0.00>
ST_28 : Operation 771 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 771 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 1)> <Delay = 0.00>
ST_28 : Operation 772 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 772 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast == 0)> <Delay = 0.00>
ST_28 : Operation 773 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fully_connected.h:84]   --->   Operation 773 'br' <Predicate = (!exitcond_flatten & or_cond & arrayNo13_cast != 0 & arrayNo13_cast != 1 & arrayNo13_cast != 2 & arrayNo13_cast != 3 & arrayNo13_cast != 4 & arrayNo13_cast != 5 & arrayNo13_cast != 6 & arrayNo13_cast != 7 & arrayNo13_cast != 8 & arrayNo13_cast != 9 & arrayNo13_cast != 10 & arrayNo13_cast != 11 & arrayNo13_cast != 12 & arrayNo13_cast != 13 & arrayNo13_cast != 14 & arrayNo13_cast != 15 & arrayNo13_cast != 16 & arrayNo13_cast != 17 & arrayNo13_cast != 18 & arrayNo13_cast != 19 & arrayNo13_cast != 20 & arrayNo13_cast != 21 & arrayNo13_cast != 22 & arrayNo13_cast != 23 & arrayNo13_cast != 24 & arrayNo13_cast != 25 & arrayNo13_cast != 26 & arrayNo13_cast != 27 & arrayNo13_cast != 28 & arrayNo13_cast != 29 & arrayNo13_cast != 30)> <Delay = 0.00>
ST_28 : Operation 774 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_94)" [./../hw_library/fully_connected.h:91]   --->   Operation 774 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 775 [1/1] (1.63ns)   --->   "%j_12 = add i11 %j_mid2, 1" [./../hw_library/fully_connected.h:79]   --->   Operation 775 'add' 'j_12' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 776 [1/1] (0.00ns)   --->   "br label %.preheader320" [./../hw_library/fully_connected.h:79]   --->   Operation 776 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 29 <SV = 10> <Delay = 7.26>
ST_29 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_151 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_146_mid2_v, i5 %tmp_256)" [./../hw_library/fully_connected.h:84]   --->   Operation 777 'bitconcatenate' 'tmp_151' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_152 = zext i12 %tmp_151 to i64" [./../hw_library/fully_connected.h:89]   --->   Operation 778 'zext' 'tmp_152' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 779 [1/1] (0.00ns)   --->   "%B_V_0_addr_1 = getelementptr [2048 x i16]* @B_V_0, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 779 'getelementptr' 'B_V_0_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 780 [1/1] (0.00ns)   --->   "%B_V_10_addr_1 = getelementptr [2048 x i16]* @B_V_10, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 780 'getelementptr' 'B_V_10_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 781 [1/1] (0.00ns)   --->   "%B_V_11_addr_1 = getelementptr [2048 x i16]* @B_V_11, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 781 'getelementptr' 'B_V_11_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 782 [1/1] (0.00ns)   --->   "%B_V_1127_addr_1 = getelementptr [2048 x i16]* @B_V_1127, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 782 'getelementptr' 'B_V_1127_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 783 [1/1] (0.00ns)   --->   "%B_V_12_addr_1 = getelementptr [2048 x i16]* @B_V_12, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 783 'getelementptr' 'B_V_12_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 784 [1/1] (0.00ns)   --->   "%B_V_13_addr_1 = getelementptr [2048 x i16]* @B_V_13, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 784 'getelementptr' 'B_V_13_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 785 [1/1] (0.00ns)   --->   "%B_V_14_addr_1 = getelementptr [2048 x i16]* @B_V_14, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 785 'getelementptr' 'B_V_14_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 786 [1/1] (0.00ns)   --->   "%B_V_15_addr_1 = getelementptr [2048 x i16]* @B_V_15, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 786 'getelementptr' 'B_V_15_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 787 [1/1] (0.00ns)   --->   "%B_V_16_addr_1 = getelementptr [2048 x i16]* @B_V_16, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 787 'getelementptr' 'B_V_16_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 788 [1/1] (0.00ns)   --->   "%B_V_17_addr_1 = getelementptr [2048 x i16]* @B_V_17, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 788 'getelementptr' 'B_V_17_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 789 [1/1] (0.00ns)   --->   "%B_V_18_addr_1 = getelementptr [2048 x i16]* @B_V_18, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 789 'getelementptr' 'B_V_18_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 790 [1/1] (0.00ns)   --->   "%B_V_19_addr_1 = getelementptr [2048 x i16]* @B_V_19, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 790 'getelementptr' 'B_V_19_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 791 [1/1] (0.00ns)   --->   "%B_V_20_addr_1 = getelementptr [2048 x i16]* @B_V_20, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 791 'getelementptr' 'B_V_20_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 792 [1/1] (0.00ns)   --->   "%B_V_21_addr_1 = getelementptr [2048 x i16]* @B_V_21, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 792 'getelementptr' 'B_V_21_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 793 [1/1] (0.00ns)   --->   "%B_V_2128_addr_1 = getelementptr [2048 x i16]* @B_V_2128, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 793 'getelementptr' 'B_V_2128_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 794 [1/1] (0.00ns)   --->   "%B_V_22_addr_1 = getelementptr [2048 x i16]* @B_V_22, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 794 'getelementptr' 'B_V_22_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 795 [1/1] (0.00ns)   --->   "%B_V_23_addr_1 = getelementptr [2048 x i16]* @B_V_23, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 795 'getelementptr' 'B_V_23_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 796 [1/1] (0.00ns)   --->   "%B_V_24_addr_1 = getelementptr [2048 x i16]* @B_V_24, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 796 'getelementptr' 'B_V_24_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 797 [1/1] (0.00ns)   --->   "%B_V_25_addr_1 = getelementptr [2048 x i16]* @B_V_25, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 797 'getelementptr' 'B_V_25_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 798 [1/1] (0.00ns)   --->   "%B_V_26_addr_1 = getelementptr [2048 x i16]* @B_V_26, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 798 'getelementptr' 'B_V_26_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 799 [1/1] (0.00ns)   --->   "%B_V_27_addr_1 = getelementptr [2048 x i16]* @B_V_27, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 799 'getelementptr' 'B_V_27_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 800 [1/1] (0.00ns)   --->   "%B_V_28_addr_1 = getelementptr [2048 x i16]* @B_V_28, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 800 'getelementptr' 'B_V_28_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 801 [1/1] (0.00ns)   --->   "%B_V_29_addr_1 = getelementptr [2048 x i16]* @B_V_29, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 801 'getelementptr' 'B_V_29_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 802 [1/1] (0.00ns)   --->   "%B_V_30_addr_1 = getelementptr [2048 x i16]* @B_V_30, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 802 'getelementptr' 'B_V_30_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 803 [1/1] (0.00ns)   --->   "%B_V_31_addr_1 = getelementptr [2048 x i16]* @B_V_31, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 803 'getelementptr' 'B_V_31_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 804 [1/1] (0.00ns)   --->   "%B_V_3129_addr_1 = getelementptr [2048 x i16]* @B_V_3129, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 804 'getelementptr' 'B_V_3129_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 805 [1/1] (0.00ns)   --->   "%B_V_4130_addr_1 = getelementptr [2048 x i16]* @B_V_4130, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 805 'getelementptr' 'B_V_4130_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 806 [1/1] (0.00ns)   --->   "%B_V_5_addr_1 = getelementptr [2048 x i16]* @B_V_5, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 806 'getelementptr' 'B_V_5_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 807 [1/1] (0.00ns)   --->   "%B_V_6_addr_1 = getelementptr [2048 x i16]* @B_V_6, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 807 'getelementptr' 'B_V_6_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 808 [1/1] (0.00ns)   --->   "%B_V_7_addr_1 = getelementptr [2048 x i16]* @B_V_7, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 808 'getelementptr' 'B_V_7_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 809 [1/1] (0.00ns)   --->   "%B_V_8_addr_1 = getelementptr [2048 x i16]* @B_V_8, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 809 'getelementptr' 'B_V_8_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 810 [1/1] (0.00ns)   --->   "%B_V_9_addr_1 = getelementptr [2048 x i16]* @B_V_9, i64 0, i64 %tmp_152" [./../hw_library/fully_connected.h:89]   --->   Operation 810 'getelementptr' 'B_V_9_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 811 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_30_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 811 'store' <Predicate = (!or_cond & arrayNo14_cast == 30)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 812 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_29_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 812 'store' <Predicate = (!or_cond & arrayNo14_cast == 29)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 813 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_28_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 813 'store' <Predicate = (!or_cond & arrayNo14_cast == 28)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 814 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_27_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 814 'store' <Predicate = (!or_cond & arrayNo14_cast == 27)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 815 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_26_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 815 'store' <Predicate = (!or_cond & arrayNo14_cast == 26)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 816 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_25_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 816 'store' <Predicate = (!or_cond & arrayNo14_cast == 25)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 817 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_24_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 817 'store' <Predicate = (!or_cond & arrayNo14_cast == 24)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 818 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_23_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 818 'store' <Predicate = (!or_cond & arrayNo14_cast == 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 819 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_22_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 819 'store' <Predicate = (!or_cond & arrayNo14_cast == 22)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 820 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_21_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 820 'store' <Predicate = (!or_cond & arrayNo14_cast == 21)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 821 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_20_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 821 'store' <Predicate = (!or_cond & arrayNo14_cast == 20)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 822 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_19_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 822 'store' <Predicate = (!or_cond & arrayNo14_cast == 19)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 823 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_18_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 823 'store' <Predicate = (!or_cond & arrayNo14_cast == 18)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 824 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_17_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 824 'store' <Predicate = (!or_cond & arrayNo14_cast == 17)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 825 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_16_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 825 'store' <Predicate = (!or_cond & arrayNo14_cast == 16)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 826 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_15_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 826 'store' <Predicate = (!or_cond & arrayNo14_cast == 15)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 827 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_14_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 827 'store' <Predicate = (!or_cond & arrayNo14_cast == 14)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 828 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_13_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 828 'store' <Predicate = (!or_cond & arrayNo14_cast == 13)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 829 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_12_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 829 'store' <Predicate = (!or_cond & arrayNo14_cast == 12)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 830 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_11_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 830 'store' <Predicate = (!or_cond & arrayNo14_cast == 11)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 831 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_10_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 831 'store' <Predicate = (!or_cond & arrayNo14_cast == 10)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 832 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_9_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 832 'store' <Predicate = (!or_cond & arrayNo14_cast == 9)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 833 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_8_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 833 'store' <Predicate = (!or_cond & arrayNo14_cast == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 834 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_7_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 834 'store' <Predicate = (!or_cond & arrayNo14_cast == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 835 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_6_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 835 'store' <Predicate = (!or_cond & arrayNo14_cast == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 836 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_5_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 836 'store' <Predicate = (!or_cond & arrayNo14_cast == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 837 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4130_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 837 'store' <Predicate = (!or_cond & arrayNo14_cast == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 838 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_3129_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 838 'store' <Predicate = (!or_cond & arrayNo14_cast == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 839 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2128_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 839 'store' <Predicate = (!or_cond & arrayNo14_cast == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 840 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_1127_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 840 'store' <Predicate = (!or_cond & arrayNo14_cast == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 841 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_0_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 841 'store' <Predicate = (!or_cond & arrayNo14_cast == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 842 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_31_addr_1, align 2" [./../hw_library/fully_connected.h:89]   --->   Operation 842 'store' <Predicate = (!or_cond & arrayNo14_cast != 0 & arrayNo14_cast != 1 & arrayNo14_cast != 2 & arrayNo14_cast != 3 & arrayNo14_cast != 4 & arrayNo14_cast != 5 & arrayNo14_cast != 6 & arrayNo14_cast != 7 & arrayNo14_cast != 8 & arrayNo14_cast != 9 & arrayNo14_cast != 10 & arrayNo14_cast != 11 & arrayNo14_cast != 12 & arrayNo14_cast != 13 & arrayNo14_cast != 14 & arrayNo14_cast != 15 & arrayNo14_cast != 16 & arrayNo14_cast != 17 & arrayNo14_cast != 18 & arrayNo14_cast != 19 & arrayNo14_cast != 20 & arrayNo14_cast != 21 & arrayNo14_cast != 22 & arrayNo14_cast != 23 & arrayNo14_cast != 24 & arrayNo14_cast != 25 & arrayNo14_cast != 26 & arrayNo14_cast != 27 & arrayNo14_cast != 28 & arrayNo14_cast != 29 & arrayNo14_cast != 30)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 843 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 843 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 844 [1/1] (3.63ns)   --->   "%tmp_V_343 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fully_connected.h:83]   --->   Operation 844 'read' 'tmp_V_343' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_254 = trunc i32 %tmp_V_343 to i16" [./../hw_library/fully_connected.h:84]   --->   Operation 845 'trunc' 'tmp_254' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_149 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_146_mid2_v, i5 %tmp_255)" [./../hw_library/fully_connected.h:84]   --->   Operation 846 'bitconcatenate' 'tmp_149' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_150 = zext i12 %tmp_149 to i64" [./../hw_library/fully_connected.h:84]   --->   Operation 847 'zext' 'tmp_150' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 848 [1/1] (0.00ns)   --->   "%B_V_0_addr = getelementptr [2048 x i16]* @B_V_0, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 848 'getelementptr' 'B_V_0_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 849 [1/1] (0.00ns)   --->   "%B_V_10_addr = getelementptr [2048 x i16]* @B_V_10, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 849 'getelementptr' 'B_V_10_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 850 [1/1] (0.00ns)   --->   "%B_V_11_addr = getelementptr [2048 x i16]* @B_V_11, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 850 'getelementptr' 'B_V_11_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 851 [1/1] (0.00ns)   --->   "%B_V_1127_addr = getelementptr [2048 x i16]* @B_V_1127, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 851 'getelementptr' 'B_V_1127_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 852 [1/1] (0.00ns)   --->   "%B_V_12_addr = getelementptr [2048 x i16]* @B_V_12, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 852 'getelementptr' 'B_V_12_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 853 [1/1] (0.00ns)   --->   "%B_V_13_addr = getelementptr [2048 x i16]* @B_V_13, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 853 'getelementptr' 'B_V_13_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 854 [1/1] (0.00ns)   --->   "%B_V_14_addr = getelementptr [2048 x i16]* @B_V_14, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 854 'getelementptr' 'B_V_14_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 855 [1/1] (0.00ns)   --->   "%B_V_15_addr = getelementptr [2048 x i16]* @B_V_15, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 855 'getelementptr' 'B_V_15_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 856 [1/1] (0.00ns)   --->   "%B_V_16_addr = getelementptr [2048 x i16]* @B_V_16, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 856 'getelementptr' 'B_V_16_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 857 [1/1] (0.00ns)   --->   "%B_V_17_addr = getelementptr [2048 x i16]* @B_V_17, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 857 'getelementptr' 'B_V_17_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 858 [1/1] (0.00ns)   --->   "%B_V_18_addr = getelementptr [2048 x i16]* @B_V_18, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 858 'getelementptr' 'B_V_18_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 859 [1/1] (0.00ns)   --->   "%B_V_19_addr = getelementptr [2048 x i16]* @B_V_19, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 859 'getelementptr' 'B_V_19_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 860 [1/1] (0.00ns)   --->   "%B_V_20_addr = getelementptr [2048 x i16]* @B_V_20, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 860 'getelementptr' 'B_V_20_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 861 [1/1] (0.00ns)   --->   "%B_V_21_addr = getelementptr [2048 x i16]* @B_V_21, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 861 'getelementptr' 'B_V_21_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 862 [1/1] (0.00ns)   --->   "%B_V_2128_addr = getelementptr [2048 x i16]* @B_V_2128, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 862 'getelementptr' 'B_V_2128_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 863 [1/1] (0.00ns)   --->   "%B_V_22_addr = getelementptr [2048 x i16]* @B_V_22, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 863 'getelementptr' 'B_V_22_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 864 [1/1] (0.00ns)   --->   "%B_V_23_addr = getelementptr [2048 x i16]* @B_V_23, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 864 'getelementptr' 'B_V_23_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 865 [1/1] (0.00ns)   --->   "%B_V_24_addr = getelementptr [2048 x i16]* @B_V_24, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 865 'getelementptr' 'B_V_24_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 866 [1/1] (0.00ns)   --->   "%B_V_25_addr = getelementptr [2048 x i16]* @B_V_25, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 866 'getelementptr' 'B_V_25_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 867 [1/1] (0.00ns)   --->   "%B_V_26_addr = getelementptr [2048 x i16]* @B_V_26, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 867 'getelementptr' 'B_V_26_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 868 [1/1] (0.00ns)   --->   "%B_V_27_addr = getelementptr [2048 x i16]* @B_V_27, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 868 'getelementptr' 'B_V_27_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 869 [1/1] (0.00ns)   --->   "%B_V_28_addr = getelementptr [2048 x i16]* @B_V_28, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 869 'getelementptr' 'B_V_28_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 870 [1/1] (0.00ns)   --->   "%B_V_29_addr = getelementptr [2048 x i16]* @B_V_29, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 870 'getelementptr' 'B_V_29_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 871 [1/1] (0.00ns)   --->   "%B_V_30_addr = getelementptr [2048 x i16]* @B_V_30, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 871 'getelementptr' 'B_V_30_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 872 [1/1] (0.00ns)   --->   "%B_V_31_addr = getelementptr [2048 x i16]* @B_V_31, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 872 'getelementptr' 'B_V_31_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 873 [1/1] (0.00ns)   --->   "%B_V_3129_addr = getelementptr [2048 x i16]* @B_V_3129, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 873 'getelementptr' 'B_V_3129_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 874 [1/1] (0.00ns)   --->   "%B_V_4130_addr = getelementptr [2048 x i16]* @B_V_4130, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 874 'getelementptr' 'B_V_4130_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 875 [1/1] (0.00ns)   --->   "%B_V_5_addr = getelementptr [2048 x i16]* @B_V_5, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 875 'getelementptr' 'B_V_5_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 876 [1/1] (0.00ns)   --->   "%B_V_6_addr = getelementptr [2048 x i16]* @B_V_6, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 876 'getelementptr' 'B_V_6_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 877 [1/1] (0.00ns)   --->   "%B_V_7_addr = getelementptr [2048 x i16]* @B_V_7, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 877 'getelementptr' 'B_V_7_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 878 [1/1] (0.00ns)   --->   "%B_V_8_addr = getelementptr [2048 x i16]* @B_V_8, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 878 'getelementptr' 'B_V_8_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 879 [1/1] (0.00ns)   --->   "%B_V_9_addr = getelementptr [2048 x i16]* @B_V_9, i64 0, i64 %tmp_150" [./../hw_library/fully_connected.h:84]   --->   Operation 879 'getelementptr' 'B_V_9_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 880 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_30_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 880 'store' <Predicate = (or_cond & arrayNo13_cast == 30)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 881 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_29_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 881 'store' <Predicate = (or_cond & arrayNo13_cast == 29)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 882 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_28_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 882 'store' <Predicate = (or_cond & arrayNo13_cast == 28)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 883 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_27_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 883 'store' <Predicate = (or_cond & arrayNo13_cast == 27)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 884 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_26_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 884 'store' <Predicate = (or_cond & arrayNo13_cast == 26)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 885 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_25_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 885 'store' <Predicate = (or_cond & arrayNo13_cast == 25)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 886 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_24_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 886 'store' <Predicate = (or_cond & arrayNo13_cast == 24)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 887 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_23_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 887 'store' <Predicate = (or_cond & arrayNo13_cast == 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 888 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_22_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 888 'store' <Predicate = (or_cond & arrayNo13_cast == 22)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 889 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_21_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 889 'store' <Predicate = (or_cond & arrayNo13_cast == 21)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 890 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_20_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 890 'store' <Predicate = (or_cond & arrayNo13_cast == 20)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 891 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_19_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 891 'store' <Predicate = (or_cond & arrayNo13_cast == 19)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 892 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_18_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 892 'store' <Predicate = (or_cond & arrayNo13_cast == 18)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 893 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_17_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 893 'store' <Predicate = (or_cond & arrayNo13_cast == 17)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 894 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_16_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 894 'store' <Predicate = (or_cond & arrayNo13_cast == 16)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 895 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_15_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 895 'store' <Predicate = (or_cond & arrayNo13_cast == 15)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 896 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_14_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 896 'store' <Predicate = (or_cond & arrayNo13_cast == 14)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 897 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_13_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 897 'store' <Predicate = (or_cond & arrayNo13_cast == 13)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 898 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_12_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 898 'store' <Predicate = (or_cond & arrayNo13_cast == 12)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 899 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_11_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 899 'store' <Predicate = (or_cond & arrayNo13_cast == 11)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 900 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_10_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 900 'store' <Predicate = (or_cond & arrayNo13_cast == 10)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 901 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_9_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 901 'store' <Predicate = (or_cond & arrayNo13_cast == 9)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 902 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_8_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 902 'store' <Predicate = (or_cond & arrayNo13_cast == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 903 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_7_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 903 'store' <Predicate = (or_cond & arrayNo13_cast == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 904 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_6_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 904 'store' <Predicate = (or_cond & arrayNo13_cast == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 905 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_5_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 905 'store' <Predicate = (or_cond & arrayNo13_cast == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 906 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_4130_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 906 'store' <Predicate = (or_cond & arrayNo13_cast == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 907 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_3129_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 907 'store' <Predicate = (or_cond & arrayNo13_cast == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 908 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_2128_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 908 'store' <Predicate = (or_cond & arrayNo13_cast == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 909 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_1127_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 909 'store' <Predicate = (or_cond & arrayNo13_cast == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 910 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_0_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 910 'store' <Predicate = (or_cond & arrayNo13_cast == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 911 [1/1] (3.25ns)   --->   "store i16 %tmp_254, i16* %B_V_31_addr, align 2" [./../hw_library/fully_connected.h:84]   --->   Operation 911 'store' <Predicate = (or_cond & arrayNo13_cast != 0 & arrayNo13_cast != 1 & arrayNo13_cast != 2 & arrayNo13_cast != 3 & arrayNo13_cast != 4 & arrayNo13_cast != 5 & arrayNo13_cast != 6 & arrayNo13_cast != 7 & arrayNo13_cast != 8 & arrayNo13_cast != 9 & arrayNo13_cast != 10 & arrayNo13_cast != 11 & arrayNo13_cast != 12 & arrayNo13_cast != 13 & arrayNo13_cast != 14 & arrayNo13_cast != 15 & arrayNo13_cast != 16 & arrayNo13_cast != 17 & arrayNo13_cast != 18 & arrayNo13_cast != 19 & arrayNo13_cast != 20 & arrayNo13_cast != 21 & arrayNo13_cast != 22 & arrayNo13_cast != 23 & arrayNo13_cast != 24 & arrayNo13_cast != 25 & arrayNo13_cast != 26 & arrayNo13_cast != 27 & arrayNo13_cast != 28 & arrayNo13_cast != 29 & arrayNo13_cast != 30)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 912 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_343)" [./../hw_library/fully_connected.h:86]   --->   Operation 912 'write' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 913 [1/1] (0.00ns)   --->   "br label %5" [./../hw_library/fully_connected.h:87]   --->   Operation 913 'br' <Predicate = (or_cond)> <Delay = 0.00>

State 30 <SV = 10> <Delay = 0.00>
ST_30 : Operation 914 [1/1] (0.00ns)   --->   "br label %.loopexit321"   --->   Operation 914 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:26) [75]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:28) [76]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:30) [77]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:32) [78]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:34) [79]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:36) [80]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:38) [81]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:40) [82]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:42) [83]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:44) [84]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:46) [85]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:48) [86]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:50) [87]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:52) [88]  (3.63 ns)

 <State 8>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/fully_connected.h:143) [100]  (12.6 ns)

 <State 9>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_1', ./../hw_library/fully_connected.h:144) [101]  (12.6 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_bound', ./../hw_library/fully_connected.h:145) [102]  (12.6 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../hw_library/fully_connected.h:149) [108]  (0 ns)
	'add' operation ('i', ./../hw_library/fully_connected.h:149) [110]  (2.55 ns)

 <State 12>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:151) [115]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:152) [116]  (3.63 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 8.51ns
The critical path consists of the following:
	'load' operation ('OFMDim_current_4_loa', ./../hw_library/fully_connected.h:98) on static variable 'OFMDim_current_4' [131]  (0 ns)
	'mul' operation ('A_COL_ITER', ./../hw_library/fully_connected.h:98) [132]  (8.51 ns)

 <State 15>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_129', ./../hw_library/fully_connected.h:102) [138]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 16>: 2.47ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./../hw_library/fully_connected.h:105) [144]  (0 ns)
	'icmp' operation ('tmp_131', ./../hw_library/fully_connected.h:108) [154]  (2.47 ns)

 <State 17>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:109) [292]  (3.63 ns)
	'store' operation (./../hw_library/fully_connected.h:110) of variable 'tmp_257', ./../hw_library/fully_connected.h:110 on array 'A_V_26' [343]  (2.32 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [436]  (1.77 ns)

 <State 19>: 8.18ns
The critical path consists of the following:
	'phi' operation ('ib', ./../hw_library/fully_connected.h:127) with incoming values : ('tmp_153_mid2_v', ./../hw_library/fully_connected.h:127) [437]  (0 ns)
	'add' operation ('ib', ./../hw_library/fully_connected.h:121) [444]  (2.55 ns)
	'select' operation ('tmp_153_mid2_v', ./../hw_library/fully_connected.h:127) [449]  (0.698 ns)
	'add' operation ('tmp_153', ./../hw_library/fully_connected.h:127) [489]  (1.68 ns)
	'getelementptr' operation ('B_V_1127_addr_2', ./../hw_library/fully_connected.h:127) [494]  (0 ns)
	'load' operation ('B_V_1127_load', ./../hw_library/fully_connected.h:127) on array 'B_V_1127' [530]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_0_addr_2', ./../hw_library/fully_connected.h:127) [491]  (0 ns)
	'load' operation ('B_V_0_load', ./../hw_library/fully_connected.h:127) on array 'B_V_0' [525]  (3.25 ns)

 <State 21>: 8.7ns
The critical path consists of the following:
	'load' operation ('A_V_1123_load', ./../hw_library/fully_connected.h:127) on array 'A_V_1123' [528]  (2.32 ns)
	'mul' operation of DSP[532] ('ret_V_1', ./../hw_library/fully_connected.h:127) [532]  (6.38 ns)

 <State 22>: 8.93ns
The critical path consists of the following:
	'mul' operation of DSP[683] ('ret_V', ./../hw_library/fully_connected.h:127) [527]  (3.36 ns)
	'add' operation of DSP[683] ('tmp5', ./../hw_library/fully_connected.h:127) [683]  (3.02 ns)
	'add' operation ('tmp4', ./../hw_library/fully_connected.h:127) [685]  (2.55 ns)

 <State 23>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp7', ./../hw_library/fully_connected.h:127) [688]  (0 ns)
	'add' operation ('tmp3', ./../hw_library/fully_connected.h:127) [689]  (4.37 ns)
	'add' operation ('tmp2', ./../hw_library/fully_connected.h:127) [697]  (4.37 ns)

 <State 24>: 7.62ns
The critical path consists of the following:
	'select' operation ('p_4_mid2', ./../hw_library/fully_connected.h:124) [447]  (0.698 ns)
	'add' operation ('sum_V_s', ./../hw_library/fully_connected.h:127) [714]  (4.37 ns)
	'sub' operation ('p_neg', ./../hw_library/fully_connected.h:130) [721]  (2.55 ns)

 <State 25>: 6.5ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ./../hw_library/fully_connected.h:130) [724]  (2.11 ns)
	'select' operation ('output_data', ./../hw_library/fully_connected.h:130) [727]  (0.756 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:132) [729]  (3.63 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_124', ./../hw_library/fully_connected.h:75) [745]  (8.51 ns)

 <State 28>: 6.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./../hw_library/fully_connected.h:79) [752]  (0 ns)
	'icmp' operation ('tmp_148', ./../hw_library/fully_connected.h:79) [760]  (1.88 ns)
	'select' operation ('j_mid2', ./../hw_library/fully_connected.h:79) [761]  (0.692 ns)
	'icmp' operation ('tmp_128', ./../hw_library/fully_connected.h:82) [769]  (2.47 ns)
	'and' operation ('or_cond', ./../hw_library/fully_connected.h:82) [770]  (0.993 ns)

 <State 29>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fully_connected.h:83) [909]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fully_connected.h:86) [1045]  (3.63 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
