<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sibyte › sb1250_genbus.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sb1250_genbus.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  SB1250 Board Support Package</span>
<span class="cm">    *</span>
<span class="cm">    *  Generic Bus Constants                     File: sb1250_genbus.h</span>
<span class="cm">    *</span>
<span class="cm">    *  This module contains constants and macros useful for</span>
<span class="cm">    *  manipulating the SB1250&#39;s Generic Bus interface</span>
<span class="cm">    *</span>
<span class="cm">    *  SB1250 specification level:  User&#39;s manual 10/21/02</span>
<span class="cm">    *  BCM1280 specification level: User&#39;s Manual 11/14/03</span>
<span class="cm">    *</span>
<span class="cm">    *********************************************************************</span>
<span class="cm">    *</span>
<span class="cm">    *  Copyright 2000, 2001, 2002, 2003</span>
<span class="cm">    *  Broadcom Corporation. All rights reserved.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is free software; you can redistribute it and/or</span>
<span class="cm">    *  modify it under the terms of the GNU General Public License as</span>
<span class="cm">    *  published by the Free Software Foundation; either version 2 of</span>
<span class="cm">    *  the License, or (at your option) any later version.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is distributed in the hope that it will be useful,</span>
<span class="cm">    *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    *  GNU General Public License for more details.</span>
<span class="cm">    *</span>
<span class="cm">    *  You should have received a copy of the GNU General Public License</span>
<span class="cm">    *  along with this program; if not, write to the Free Software</span>
<span class="cm">    *  Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<span class="cm">    *  MA 02111-1307 USA</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cp">#ifndef _SB1250_GENBUS_H</span>
<span class="cp">#define _SB1250_GENBUS_H</span>

<span class="cp">#include &quot;sb1250_defs.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Generic Bus Region Configuration Registers (Table 11-4)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_RDY_ACTIVE         0</span>
<span class="cp">#define M_IO_RDY_ACTIVE		_SB_MAKEMASK1(S_IO_RDY_ACTIVE)</span>

<span class="cp">#define S_IO_ENA_RDY            1</span>
<span class="cp">#define M_IO_ENA_RDY		_SB_MAKEMASK1(S_IO_ENA_RDY)</span>

<span class="cp">#define S_IO_WIDTH_SEL		2</span>
<span class="cp">#define M_IO_WIDTH_SEL		_SB_MAKEMASK(2, S_IO_WIDTH_SEL)</span>
<span class="cp">#define K_IO_WIDTH_SEL_1	0</span>
<span class="cp">#define K_IO_WIDTH_SEL_2	1</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \</span>
<span class="cp">    || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define K_IO_WIDTH_SEL_1L       2</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>
<span class="cp">#define K_IO_WIDTH_SEL_4	3</span>
<span class="cp">#define V_IO_WIDTH_SEL(x)	_SB_MAKEVALUE(x, S_IO_WIDTH_SEL)</span>
<span class="cp">#define G_IO_WIDTH_SEL(x)	_SB_GETVALUE(x, S_IO_WIDTH_SEL, M_IO_WIDTH_SEL)</span>

<span class="cp">#define S_IO_PARITY_ENA		4</span>
<span class="cp">#define M_IO_PARITY_ENA		_SB_MAKEMASK1(S_IO_PARITY_ENA)</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \</span>
<span class="cp">    || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_IO_BURST_EN		5</span>
<span class="cp">#define M_IO_BURST_EN		_SB_MAKEMASK1(S_IO_BURST_EN)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>
<span class="cp">#define S_IO_PARITY_ODD		6</span>
<span class="cp">#define M_IO_PARITY_ODD		_SB_MAKEMASK1(S_IO_PARITY_ODD)</span>
<span class="cp">#define S_IO_NONMUX		7</span>
<span class="cp">#define M_IO_NONMUX		_SB_MAKEMASK1(S_IO_NONMUX)</span>

<span class="cp">#define S_IO_TIMEOUT		8</span>
<span class="cp">#define M_IO_TIMEOUT		_SB_MAKEMASK(8, S_IO_TIMEOUT)</span>
<span class="cp">#define V_IO_TIMEOUT(x)		_SB_MAKEVALUE(x, S_IO_TIMEOUT)</span>
<span class="cp">#define G_IO_TIMEOUT(x)		_SB_GETVALUE(x, S_IO_TIMEOUT, M_IO_TIMEOUT)</span>

<span class="cm">/*</span>
<span class="cm"> * Generic Bus Region Size register (Table 11-5)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_MULT_SIZE		0</span>
<span class="cp">#define M_IO_MULT_SIZE		_SB_MAKEMASK(12, S_IO_MULT_SIZE)</span>
<span class="cp">#define V_IO_MULT_SIZE(x)	_SB_MAKEVALUE(x, S_IO_MULT_SIZE)</span>
<span class="cp">#define G_IO_MULT_SIZE(x)	_SB_GETVALUE(x, S_IO_MULT_SIZE, M_IO_MULT_SIZE)</span>

<span class="cp">#define S_IO_REGSIZE		16	 </span><span class="cm">/* # bits to shift size for this reg */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Generic Bus Region Address (Table 11-6)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_START_ADDR		0</span>
<span class="cp">#define M_IO_START_ADDR		_SB_MAKEMASK(14, S_IO_START_ADDR)</span>
<span class="cp">#define V_IO_START_ADDR(x)	_SB_MAKEVALUE(x, S_IO_START_ADDR)</span>
<span class="cp">#define G_IO_START_ADDR(x)	_SB_GETVALUE(x, S_IO_START_ADDR, M_IO_START_ADDR)</span>

<span class="cp">#define S_IO_ADDRBASE		16	 </span><span class="cm">/* # bits to shift addr for this reg */</span><span class="cp"></span>

<span class="cp">#define M_IO_BLK_CACHE		_SB_MAKEMASK1(15)</span>


<span class="cm">/*</span>
<span class="cm"> * Generic Bus Timing 0 Registers (Table 11-7)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_ALE_WIDTH		0</span>
<span class="cp">#define M_IO_ALE_WIDTH		_SB_MAKEMASK(3, S_IO_ALE_WIDTH)</span>
<span class="cp">#define V_IO_ALE_WIDTH(x)	_SB_MAKEVALUE(x, S_IO_ALE_WIDTH)</span>
<span class="cp">#define G_IO_ALE_WIDTH(x)	_SB_GETVALUE(x, S_IO_ALE_WIDTH, M_IO_ALE_WIDTH)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \</span>
<span class="cp">    || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define M_IO_EARLY_CS	        _SB_MAKEMASK1(3)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define S_IO_ALE_TO_CS		4</span>
<span class="cp">#define M_IO_ALE_TO_CS		_SB_MAKEMASK(2, S_IO_ALE_TO_CS)</span>
<span class="cp">#define V_IO_ALE_TO_CS(x)	_SB_MAKEVALUE(x, S_IO_ALE_TO_CS)</span>
<span class="cp">#define G_IO_ALE_TO_CS(x)	_SB_GETVALUE(x, S_IO_ALE_TO_CS, M_IO_ALE_TO_CS)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \</span>
<span class="cp">    || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_IO_BURST_WIDTH           _SB_MAKE64(6)</span>
<span class="cp">#define M_IO_BURST_WIDTH           _SB_MAKEMASK(2, S_IO_BURST_WIDTH)</span>
<span class="cp">#define V_IO_BURST_WIDTH(x)        _SB_MAKEVALUE(x, S_IO_BURST_WIDTH)</span>
<span class="cp">#define G_IO_BURST_WIDTH(x)        _SB_GETVALUE(x, S_IO_BURST_WIDTH, M_IO_BURST_WIDTH)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define S_IO_CS_WIDTH		8</span>
<span class="cp">#define M_IO_CS_WIDTH		_SB_MAKEMASK(5, S_IO_CS_WIDTH)</span>
<span class="cp">#define V_IO_CS_WIDTH(x)	_SB_MAKEVALUE(x, S_IO_CS_WIDTH)</span>
<span class="cp">#define G_IO_CS_WIDTH(x)	_SB_GETVALUE(x, S_IO_CS_WIDTH, M_IO_CS_WIDTH)</span>

<span class="cp">#define S_IO_RDY_SMPLE		13</span>
<span class="cp">#define M_IO_RDY_SMPLE		_SB_MAKEMASK(3, S_IO_RDY_SMPLE)</span>
<span class="cp">#define V_IO_RDY_SMPLE(x)	_SB_MAKEVALUE(x, S_IO_RDY_SMPLE)</span>
<span class="cp">#define G_IO_RDY_SMPLE(x)	_SB_GETVALUE(x, S_IO_RDY_SMPLE, M_IO_RDY_SMPLE)</span>


<span class="cm">/*</span>
<span class="cm"> * Generic Bus Timing 1 Registers (Table 11-8)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_ALE_TO_WRITE	0</span>
<span class="cp">#define M_IO_ALE_TO_WRITE	_SB_MAKEMASK(3, S_IO_ALE_TO_WRITE)</span>
<span class="cp">#define V_IO_ALE_TO_WRITE(x)	_SB_MAKEVALUE(x, S_IO_ALE_TO_WRITE)</span>
<span class="cp">#define G_IO_ALE_TO_WRITE(x)	_SB_GETVALUE(x, S_IO_ALE_TO_WRITE, M_IO_ALE_TO_WRITE)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \</span>
<span class="cp">    || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define M_IO_RDY_SYNC	        _SB_MAKEMASK1(3)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define S_IO_WRITE_WIDTH	4</span>
<span class="cp">#define M_IO_WRITE_WIDTH	_SB_MAKEMASK(4, S_IO_WRITE_WIDTH)</span>
<span class="cp">#define V_IO_WRITE_WIDTH(x)	_SB_MAKEVALUE(x, S_IO_WRITE_WIDTH)</span>
<span class="cp">#define G_IO_WRITE_WIDTH(x)	_SB_GETVALUE(x, S_IO_WRITE_WIDTH, M_IO_WRITE_WIDTH)</span>

<span class="cp">#define S_IO_IDLE_CYCLE		8</span>
<span class="cp">#define M_IO_IDLE_CYCLE		_SB_MAKEMASK(4, S_IO_IDLE_CYCLE)</span>
<span class="cp">#define V_IO_IDLE_CYCLE(x)	_SB_MAKEVALUE(x, S_IO_IDLE_CYCLE)</span>
<span class="cp">#define G_IO_IDLE_CYCLE(x)	_SB_GETVALUE(x, S_IO_IDLE_CYCLE, M_IO_IDLE_CYCLE)</span>

<span class="cp">#define S_IO_OE_TO_CS		12</span>
<span class="cp">#define M_IO_OE_TO_CS		_SB_MAKEMASK(2, S_IO_OE_TO_CS)</span>
<span class="cp">#define V_IO_OE_TO_CS(x)	_SB_MAKEVALUE(x, S_IO_OE_TO_CS)</span>
<span class="cp">#define G_IO_OE_TO_CS(x)	_SB_GETVALUE(x, S_IO_OE_TO_CS, M_IO_OE_TO_CS)</span>

<span class="cp">#define S_IO_CS_TO_OE		14</span>
<span class="cp">#define M_IO_CS_TO_OE		_SB_MAKEMASK(2, S_IO_CS_TO_OE)</span>
<span class="cp">#define V_IO_CS_TO_OE(x)	_SB_MAKEVALUE(x, S_IO_CS_TO_OE)</span>
<span class="cp">#define G_IO_CS_TO_OE(x)	_SB_GETVALUE(x, S_IO_CS_TO_OE, M_IO_CS_TO_OE)</span>

<span class="cm">/*</span>
<span class="cm"> * Generic Bus Interrupt Status Register (Table 11-9)</span>
<span class="cm"> */</span>

<span class="cp">#define M_IO_CS_ERR_INT		_SB_MAKEMASK(0, 8)</span>
<span class="cp">#define M_IO_CS0_ERR_INT	_SB_MAKEMASK1(0)</span>
<span class="cp">#define M_IO_CS1_ERR_INT	_SB_MAKEMASK1(1)</span>
<span class="cp">#define M_IO_CS2_ERR_INT	_SB_MAKEMASK1(2)</span>
<span class="cp">#define M_IO_CS3_ERR_INT	_SB_MAKEMASK1(3)</span>
<span class="cp">#define M_IO_CS4_ERR_INT	_SB_MAKEMASK1(4)</span>
<span class="cp">#define M_IO_CS5_ERR_INT	_SB_MAKEMASK1(5)</span>
<span class="cp">#define M_IO_CS6_ERR_INT	_SB_MAKEMASK1(6)</span>
<span class="cp">#define M_IO_CS7_ERR_INT	_SB_MAKEMASK1(7)</span>

<span class="cp">#define M_IO_RD_PAR_INT		_SB_MAKEMASK1(9)</span>
<span class="cp">#define M_IO_TIMEOUT_INT	_SB_MAKEMASK1(10)</span>
<span class="cp">#define M_IO_ILL_ADDR_INT	_SB_MAKEMASK1(11)</span>
<span class="cp">#define M_IO_MULT_CS_INT	_SB_MAKEMASK1(12)</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define M_IO_COH_ERR	        _SB_MAKEMASK1(14)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Generic Bus Output Drive Control Register 0 (Table 14-18)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_SLEW0		0</span>
<span class="cp">#define M_IO_SLEW0		_SB_MAKEMASK(2, S_IO_SLEW0)</span>
<span class="cp">#define V_IO_SLEW0(x)		_SB_MAKEVALUE(x, S_IO_SLEW0)</span>
<span class="cp">#define G_IO_SLEW0(x)		_SB_GETVALUE(x, S_IO_SLEW0, M_IO_SLEW0)</span>

<span class="cp">#define S_IO_DRV_A		2</span>
<span class="cp">#define M_IO_DRV_A		_SB_MAKEMASK(2, S_IO_DRV_A)</span>
<span class="cp">#define V_IO_DRV_A(x)		_SB_MAKEVALUE(x, S_IO_DRV_A)</span>
<span class="cp">#define G_IO_DRV_A(x)		_SB_GETVALUE(x, S_IO_DRV_A, M_IO_DRV_A)</span>

<span class="cp">#define S_IO_DRV_B		6</span>
<span class="cp">#define M_IO_DRV_B		_SB_MAKEMASK(2, S_IO_DRV_B)</span>
<span class="cp">#define V_IO_DRV_B(x)		_SB_MAKEVALUE(x, S_IO_DRV_B)</span>
<span class="cp">#define G_IO_DRV_B(x)		_SB_GETVALUE(x, S_IO_DRV_B, M_IO_DRV_B)</span>

<span class="cp">#define S_IO_DRV_C		10</span>
<span class="cp">#define M_IO_DRV_C		_SB_MAKEMASK(2, S_IO_DRV_C)</span>
<span class="cp">#define V_IO_DRV_C(x)		_SB_MAKEVALUE(x, S_IO_DRV_C)</span>
<span class="cp">#define G_IO_DRV_C(x)		_SB_GETVALUE(x, S_IO_DRV_C, M_IO_DRV_C)</span>

<span class="cp">#define S_IO_DRV_D		14</span>
<span class="cp">#define M_IO_DRV_D		_SB_MAKEMASK(2, S_IO_DRV_D)</span>
<span class="cp">#define V_IO_DRV_D(x)		_SB_MAKEVALUE(x, S_IO_DRV_D)</span>
<span class="cp">#define G_IO_DRV_D(x)		_SB_GETVALUE(x, S_IO_DRV_D, M_IO_DRV_D)</span>

<span class="cm">/*</span>
<span class="cm"> * Generic Bus Output Drive Control Register 1 (Table 14-19)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_DRV_E		2</span>
<span class="cp">#define M_IO_DRV_E		_SB_MAKEMASK(2, S_IO_DRV_E)</span>
<span class="cp">#define V_IO_DRV_E(x)		_SB_MAKEVALUE(x, S_IO_DRV_E)</span>
<span class="cp">#define G_IO_DRV_E(x)		_SB_GETVALUE(x, S_IO_DRV_E, M_IO_DRV_E)</span>

<span class="cp">#define S_IO_DRV_F		6</span>
<span class="cp">#define M_IO_DRV_F		_SB_MAKEMASK(2, S_IO_DRV_F)</span>
<span class="cp">#define V_IO_DRV_F(x)		_SB_MAKEVALUE(x, S_IO_DRV_F)</span>
<span class="cp">#define G_IO_DRV_F(x)		_SB_GETVALUE(x, S_IO_DRV_F, M_IO_DRV_F)</span>

<span class="cp">#define S_IO_SLEW1		8</span>
<span class="cp">#define M_IO_SLEW1		_SB_MAKEMASK(2, S_IO_SLEW1)</span>
<span class="cp">#define V_IO_SLEW1(x)		_SB_MAKEVALUE(x, S_IO_SLEW1)</span>
<span class="cp">#define G_IO_SLEW1(x)		_SB_GETVALUE(x, S_IO_SLEW1, M_IO_SLEW1)</span>

<span class="cp">#define S_IO_DRV_G		10</span>
<span class="cp">#define M_IO_DRV_G		_SB_MAKEMASK(2, S_IO_DRV_G)</span>
<span class="cp">#define V_IO_DRV_G(x)		_SB_MAKEVALUE(x, S_IO_DRV_G)</span>
<span class="cp">#define G_IO_DRV_G(x)		_SB_GETVALUE(x, S_IO_DRV_G, M_IO_DRV_G)</span>

<span class="cp">#define S_IO_SLEW2		12</span>
<span class="cp">#define M_IO_SLEW2		_SB_MAKEMASK(2, S_IO_SLEW2)</span>
<span class="cp">#define V_IO_SLEW2(x)		_SB_MAKEVALUE(x, S_IO_SLEW2)</span>
<span class="cp">#define G_IO_SLEW2(x)		_SB_GETVALUE(x, S_IO_SLEW2, M_IO_SLEW2)</span>

<span class="cp">#define S_IO_DRV_H		14</span>
<span class="cp">#define M_IO_DRV_H		_SB_MAKEMASK(2, S_IO_DRV_H)</span>
<span class="cp">#define V_IO_DRV_H(x)		_SB_MAKEVALUE(x, S_IO_DRV_H)</span>
<span class="cp">#define G_IO_DRV_H(x)		_SB_GETVALUE(x, S_IO_DRV_H, M_IO_DRV_H)</span>

<span class="cm">/*</span>
<span class="cm"> * Generic Bus Output Drive Control Register 2 (Table 14-20)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_DRV_J		2</span>
<span class="cp">#define M_IO_DRV_J		_SB_MAKEMASK(2, S_IO_DRV_J)</span>
<span class="cp">#define V_IO_DRV_J(x)		_SB_MAKEVALUE(x, S_IO_DRV_J)</span>
<span class="cp">#define G_IO_DRV_J(x)		_SB_GETVALUE(x, S_IO_DRV_J, M_IO_DRV_J)</span>

<span class="cp">#define S_IO_DRV_K		6</span>
<span class="cp">#define M_IO_DRV_K		_SB_MAKEMASK(2, S_IO_DRV_K)</span>
<span class="cp">#define V_IO_DRV_K(x)		_SB_MAKEVALUE(x, S_IO_DRV_K)</span>
<span class="cp">#define G_IO_DRV_K(x)		_SB_GETVALUE(x, S_IO_DRV_K, M_IO_DRV_K)</span>

<span class="cp">#define S_IO_DRV_L		10</span>
<span class="cp">#define M_IO_DRV_L		_SB_MAKEMASK(2, S_IO_DRV_L)</span>
<span class="cp">#define V_IO_DRV_L(x)		_SB_MAKEVALUE(x, S_IO_DRV_L)</span>
<span class="cp">#define G_IO_DRV_L(x)		_SB_GETVALUE(x, S_IO_DRV_L, M_IO_DRV_L)</span>

<span class="cp">#define S_IO_DRV_M		14</span>
<span class="cp">#define M_IO_DRV_M		_SB_MAKEMASK(2, S_IO_DRV_M)</span>
<span class="cp">#define V_IO_DRV_M(x)		_SB_MAKEVALUE(x, S_IO_DRV_M)</span>
<span class="cp">#define G_IO_DRV_M(x)		_SB_GETVALUE(x, S_IO_DRV_M, M_IO_DRV_M)</span>

<span class="cm">/*</span>
<span class="cm"> * Generic Bus Output Drive Control Register 3 (Table 14-21)</span>
<span class="cm"> */</span>

<span class="cp">#define S_IO_SLEW3		0</span>
<span class="cp">#define M_IO_SLEW3		_SB_MAKEMASK(2, S_IO_SLEW3)</span>
<span class="cp">#define V_IO_SLEW3(x)		_SB_MAKEVALUE(x, S_IO_SLEW3)</span>
<span class="cp">#define G_IO_SLEW3(x)		_SB_GETVALUE(x, S_IO_SLEW3, M_IO_SLEW3)</span>

<span class="cp">#define S_IO_DRV_N		2</span>
<span class="cp">#define M_IO_DRV_N		_SB_MAKEMASK(2, S_IO_DRV_N)</span>
<span class="cp">#define V_IO_DRV_N(x)		_SB_MAKEVALUE(x, S_IO_DRV_N)</span>
<span class="cp">#define G_IO_DRV_N(x)		_SB_GETVALUE(x, S_IO_DRV_N, M_IO_DRV_N)</span>

<span class="cp">#define S_IO_DRV_P		6</span>
<span class="cp">#define M_IO_DRV_P		_SB_MAKEMASK(2, S_IO_DRV_P)</span>
<span class="cp">#define V_IO_DRV_P(x)		_SB_MAKEVALUE(x, S_IO_DRV_P)</span>
<span class="cp">#define G_IO_DRV_P(x)		_SB_GETVALUE(x, S_IO_DRV_P, M_IO_DRV_P)</span>

<span class="cp">#define S_IO_DRV_Q		10</span>
<span class="cp">#define M_IO_DRV_Q		_SB_MAKEMASK(2, S_IO_DRV_Q)</span>
<span class="cp">#define V_IO_DRV_Q(x)		_SB_MAKEVALUE(x, S_IO_DRV_Q)</span>
<span class="cp">#define G_IO_DRV_Q(x)		_SB_GETVALUE(x, S_IO_DRV_Q, M_IO_DRV_Q)</span>

<span class="cp">#define S_IO_DRV_R		14</span>
<span class="cp">#define M_IO_DRV_R		_SB_MAKEMASK(2, S_IO_DRV_R)</span>
<span class="cp">#define V_IO_DRV_R(x)		_SB_MAKEVALUE(x, S_IO_DRV_R)</span>
<span class="cp">#define G_IO_DRV_R(x)		_SB_GETVALUE(x, S_IO_DRV_R, M_IO_DRV_R)</span>


<span class="cm">/*</span>
<span class="cm"> * PCMCIA configuration register (Table 12-6)</span>
<span class="cm"> */</span>

<span class="cp">#define M_PCMCIA_CFG_ATTRMEM	_SB_MAKEMASK1(0)</span>
<span class="cp">#define M_PCMCIA_CFG_3VEN	_SB_MAKEMASK1(1)</span>
<span class="cp">#define M_PCMCIA_CFG_5VEN	_SB_MAKEMASK1(2)</span>
<span class="cp">#define M_PCMCIA_CFG_VPPEN	_SB_MAKEMASK1(3)</span>
<span class="cp">#define M_PCMCIA_CFG_RESET	_SB_MAKEMASK1(4)</span>
<span class="cp">#define M_PCMCIA_CFG_APWRONEN	_SB_MAKEMASK1(5)</span>
<span class="cp">#define M_PCMCIA_CFG_CDMASK	_SB_MAKEMASK1(6)</span>
<span class="cp">#define M_PCMCIA_CFG_WPMASK	_SB_MAKEMASK1(7)</span>
<span class="cp">#define M_PCMCIA_CFG_RDYMASK	_SB_MAKEMASK1(8)</span>
<span class="cp">#define M_PCMCIA_CFG_PWRCTL	_SB_MAKEMASK1(9)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_PCMCIA_MODE		16</span>
<span class="cp">#define M_PCMCIA_MODE		_SB_MAKEMASK(3, S_PCMCIA_MODE)</span>
<span class="cp">#define V_PCMCIA_MODE(x)	_SB_MAKEVALUE(x, S_PCMCIA_MODE)</span>
<span class="cp">#define G_PCMCIA_MODE(x)	_SB_GETVALUE(x, S_PCMCIA_MODE, M_PCMCIA_MODE)</span>

<span class="cp">#define K_PCMCIA_MODE_PCMA_NOB	0	</span><span class="cm">/* standard PCMCIA &quot;A&quot;, no &quot;B&quot; */</span><span class="cp"></span>
<span class="cp">#define K_PCMCIA_MODE_IDEA_NOB	1	</span><span class="cm">/* IDE &quot;A&quot;, no &quot;B&quot; */</span><span class="cp"></span>
<span class="cp">#define K_PCMCIA_MODE_PCMIOA_NOB 2	</span><span class="cm">/* PCMCIA with I/O &quot;A&quot;, no &quot;B&quot; */</span><span class="cp"></span>
<span class="cp">#define K_PCMCIA_MODE_PCMA_PCMB 4	</span><span class="cm">/* standard PCMCIA &quot;A&quot;, standard PCMCIA &quot;B&quot; */</span><span class="cp"></span>
<span class="cp">#define K_PCMCIA_MODE_IDEA_PCMB 5	</span><span class="cm">/* IDE &quot;A&quot;, standard PCMCIA &quot;B&quot; */</span><span class="cp"></span>
<span class="cp">#define K_PCMCIA_MODE_PCMA_IDEB 6	</span><span class="cm">/* standard PCMCIA &quot;A&quot;, IDE &quot;B&quot; */</span><span class="cp"></span>
<span class="cp">#define K_PCMCIA_MODE_IDEA_IDEB 7	</span><span class="cm">/* IDE &quot;A&quot;, IDE &quot;B&quot; */</span><span class="cp"></span>
<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * PCMCIA status register (Table 12-7)</span>
<span class="cm"> */</span>

<span class="cp">#define M_PCMCIA_STATUS_CD1	_SB_MAKEMASK1(0)</span>
<span class="cp">#define M_PCMCIA_STATUS_CD2	_SB_MAKEMASK1(1)</span>
<span class="cp">#define M_PCMCIA_STATUS_VS1	_SB_MAKEMASK1(2)</span>
<span class="cp">#define M_PCMCIA_STATUS_VS2	_SB_MAKEMASK1(3)</span>
<span class="cp">#define M_PCMCIA_STATUS_WP	_SB_MAKEMASK1(4)</span>
<span class="cp">#define M_PCMCIA_STATUS_RDY	_SB_MAKEMASK1(5)</span>
<span class="cp">#define M_PCMCIA_STATUS_3VEN	_SB_MAKEMASK1(6)</span>
<span class="cp">#define M_PCMCIA_STATUS_5VEN	_SB_MAKEMASK1(7)</span>
<span class="cp">#define M_PCMCIA_STATUS_CDCHG	_SB_MAKEMASK1(8)</span>
<span class="cp">#define M_PCMCIA_STATUS_WPCHG	_SB_MAKEMASK1(9)</span>
<span class="cp">#define M_PCMCIA_STATUS_RDYCHG	_SB_MAKEMASK1(10)</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO Interrupt Type Register (table 13-3)</span>
<span class="cm"> */</span>

<span class="cp">#define K_GPIO_INTR_DISABLE	0</span>
<span class="cp">#define K_GPIO_INTR_EDGE	1</span>
<span class="cp">#define K_GPIO_INTR_LEVEL	2</span>
<span class="cp">#define K_GPIO_INTR_SPLIT	3</span>

<span class="cp">#define S_GPIO_INTR_TYPEX(n)	(((n)/2)*2)</span>
<span class="cp">#define M_GPIO_INTR_TYPEX(n)	_SB_MAKEMASK(2, S_GPIO_INTR_TYPEX(n))</span>
<span class="cp">#define V_GPIO_INTR_TYPEX(n, x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPEX(n))</span>
<span class="cp">#define G_GPIO_INTR_TYPEX(n, x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPEX(n), M_GPIO_INTR_TYPEX(n))</span>

<span class="cp">#define S_GPIO_INTR_TYPE0	0</span>
<span class="cp">#define M_GPIO_INTR_TYPE0	_SB_MAKEMASK(2, S_GPIO_INTR_TYPE0)</span>
<span class="cp">#define V_GPIO_INTR_TYPE0(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPE0)</span>
<span class="cp">#define G_GPIO_INTR_TYPE0(x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPE0, M_GPIO_INTR_TYPE0)</span>

<span class="cp">#define S_GPIO_INTR_TYPE2	2</span>
<span class="cp">#define M_GPIO_INTR_TYPE2	_SB_MAKEMASK(2, S_GPIO_INTR_TYPE2)</span>
<span class="cp">#define V_GPIO_INTR_TYPE2(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPE2)</span>
<span class="cp">#define G_GPIO_INTR_TYPE2(x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPE2, M_GPIO_INTR_TYPE2)</span>

<span class="cp">#define S_GPIO_INTR_TYPE4	4</span>
<span class="cp">#define M_GPIO_INTR_TYPE4	_SB_MAKEMASK(2, S_GPIO_INTR_TYPE4)</span>
<span class="cp">#define V_GPIO_INTR_TYPE4(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPE4)</span>
<span class="cp">#define G_GPIO_INTR_TYPE4(x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPE4, M_GPIO_INTR_TYPE4)</span>

<span class="cp">#define S_GPIO_INTR_TYPE6	6</span>
<span class="cp">#define M_GPIO_INTR_TYPE6	_SB_MAKEMASK(2, S_GPIO_INTR_TYPE6)</span>
<span class="cp">#define V_GPIO_INTR_TYPE6(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPE6)</span>
<span class="cp">#define G_GPIO_INTR_TYPE6(x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPE6, M_GPIO_INTR_TYPE6)</span>

<span class="cp">#define S_GPIO_INTR_TYPE8	8</span>
<span class="cp">#define M_GPIO_INTR_TYPE8	_SB_MAKEMASK(2, S_GPIO_INTR_TYPE8)</span>
<span class="cp">#define V_GPIO_INTR_TYPE8(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPE8)</span>
<span class="cp">#define G_GPIO_INTR_TYPE8(x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPE8, M_GPIO_INTR_TYPE8)</span>

<span class="cp">#define S_GPIO_INTR_TYPE10	10</span>
<span class="cp">#define M_GPIO_INTR_TYPE10	_SB_MAKEMASK(2, S_GPIO_INTR_TYPE10)</span>
<span class="cp">#define V_GPIO_INTR_TYPE10(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPE10)</span>
<span class="cp">#define G_GPIO_INTR_TYPE10(x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPE10, M_GPIO_INTR_TYPE10)</span>

<span class="cp">#define S_GPIO_INTR_TYPE12	12</span>
<span class="cp">#define M_GPIO_INTR_TYPE12	_SB_MAKEMASK(2, S_GPIO_INTR_TYPE12)</span>
<span class="cp">#define V_GPIO_INTR_TYPE12(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPE12)</span>
<span class="cp">#define G_GPIO_INTR_TYPE12(x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPE12, M_GPIO_INTR_TYPE12)</span>

<span class="cp">#define S_GPIO_INTR_TYPE14	14</span>
<span class="cp">#define M_GPIO_INTR_TYPE14	_SB_MAKEMASK(2, S_GPIO_INTR_TYPE14)</span>
<span class="cp">#define V_GPIO_INTR_TYPE14(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_TYPE14)</span>
<span class="cp">#define G_GPIO_INTR_TYPE14(x)	_SB_GETVALUE(x, S_GPIO_INTR_TYPE14, M_GPIO_INTR_TYPE14)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_CHIP(1480)</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO Interrupt Additional Type Register</span>
<span class="cm"> */</span>

<span class="cp">#define K_GPIO_INTR_BOTHEDGE	0</span>
<span class="cp">#define K_GPIO_INTR_RISEEDGE	1</span>
<span class="cp">#define K_GPIO_INTR_UNPRED1	2</span>
<span class="cp">#define K_GPIO_INTR_UNPRED2	3</span>

<span class="cp">#define S_GPIO_INTR_ATYPEX(n)	(((n)/2)*2)</span>
<span class="cp">#define M_GPIO_INTR_ATYPEX(n)	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPEX(n))</span>
<span class="cp">#define V_GPIO_INTR_ATYPEX(n, x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPEX(n))</span>
<span class="cp">#define G_GPIO_INTR_ATYPEX(n, x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPEX(n), M_GPIO_INTR_ATYPEX(n))</span>

<span class="cp">#define S_GPIO_INTR_ATYPE0	0</span>
<span class="cp">#define M_GPIO_INTR_ATYPE0	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPE0)</span>
<span class="cp">#define V_GPIO_INTR_ATYPE0(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPE0)</span>
<span class="cp">#define G_GPIO_INTR_ATYPE0(x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPE0, M_GPIO_INTR_ATYPE0)</span>

<span class="cp">#define S_GPIO_INTR_ATYPE2	2</span>
<span class="cp">#define M_GPIO_INTR_ATYPE2	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPE2)</span>
<span class="cp">#define V_GPIO_INTR_ATYPE2(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPE2)</span>
<span class="cp">#define G_GPIO_INTR_ATYPE2(x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPE2, M_GPIO_INTR_ATYPE2)</span>

<span class="cp">#define S_GPIO_INTR_ATYPE4	4</span>
<span class="cp">#define M_GPIO_INTR_ATYPE4	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPE4)</span>
<span class="cp">#define V_GPIO_INTR_ATYPE4(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPE4)</span>
<span class="cp">#define G_GPIO_INTR_ATYPE4(x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPE4, M_GPIO_INTR_ATYPE4)</span>

<span class="cp">#define S_GPIO_INTR_ATYPE6	6</span>
<span class="cp">#define M_GPIO_INTR_ATYPE6	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPE6)</span>
<span class="cp">#define V_GPIO_INTR_ATYPE6(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPE6)</span>
<span class="cp">#define G_GPIO_INTR_ATYPE6(x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPE6, M_GPIO_INTR_ATYPE6)</span>

<span class="cp">#define S_GPIO_INTR_ATYPE8	8</span>
<span class="cp">#define M_GPIO_INTR_ATYPE8	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPE8)</span>
<span class="cp">#define V_GPIO_INTR_ATYPE8(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPE8)</span>
<span class="cp">#define G_GPIO_INTR_ATYPE8(x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPE8, M_GPIO_INTR_ATYPE8)</span>

<span class="cp">#define S_GPIO_INTR_ATYPE10	10</span>
<span class="cp">#define M_GPIO_INTR_ATYPE10	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPE10)</span>
<span class="cp">#define V_GPIO_INTR_ATYPE10(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPE10)</span>
<span class="cp">#define G_GPIO_INTR_ATYPE10(x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPE10, M_GPIO_INTR_ATYPE10)</span>

<span class="cp">#define S_GPIO_INTR_ATYPE12	12</span>
<span class="cp">#define M_GPIO_INTR_ATYPE12	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPE12)</span>
<span class="cp">#define V_GPIO_INTR_ATYPE12(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPE12)</span>
<span class="cp">#define G_GPIO_INTR_ATYPE12(x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPE12, M_GPIO_INTR_ATYPE12)</span>

<span class="cp">#define S_GPIO_INTR_ATYPE14	14</span>
<span class="cp">#define M_GPIO_INTR_ATYPE14	_SB_MAKEMASK(2, S_GPIO_INTR_ATYPE14)</span>
<span class="cp">#define V_GPIO_INTR_ATYPE14(x)	_SB_MAKEVALUE(x, S_GPIO_INTR_ATYPE14)</span>
<span class="cp">#define G_GPIO_INTR_ATYPE14(x)	_SB_GETVALUE(x, S_GPIO_INTR_ATYPE14, M_GPIO_INTR_ATYPE14)</span>
<span class="cp">#endif</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
