# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator. 
#


namespace eval ::xilinx::dsp::planaheaddriver {
	set AnalyzeTiming 1
	set AnalyzeTimingNumPaths {10000}
	set AnalyzeTimingPostImplementation 1
	set AnalyzeTimingPostSynthesis 0
	set BoardFileVersion {1.4}
	set BoardName {zed}
	set BoardRevision {d}
	set BoardVendor {em.avnet.com}
	set Compilation {IP Catalog}
	set CompilationFlow {IP}
	set CreateInterfaceDocument {on}
	set DSPDevice {xc7z020}
	set DSPFamily {zynq}
	set DSPPackage {clg484}
	set DSPSpeed {-1}
	set FPGAClockPeriod 10
	set GenerateTestBench 1
	set HDLLanguage {verilog}
	set IPOOCCacheRootPath {C:/Users/USER_1/AppData/Local/Xilinx/Sysgen/SysgenVivado/win64.o/ip}
	set IP_Auto_Infer {1}
	set IP_Categories_Text {System_Generator_for_DSP}
	set IP_Common_Repos {0}
	set IP_Description {}
	set IP_Dir {}
	set IP_Library_Text {SysGen}
	set IP_LifeCycle_Menu {2}
	set IP_Logo {sysgen_icon_100.png}
	set IP_Name {}
	set IP_Revision {220124875}
	set IP_Socket_IP {0}
	set IP_Socket_IP_Proj_Path {}
	set IP_Vendor_Text {User_Company}
	set IP_Version_Text {1.0}
	set ImplStrategyName {Vivado Implementation Defaults}
	set PostProjectCreationProc {dsp_package_for_vivado_ip_integrator}
	set Project {awgn_inv_mapping}
	set ProjectFiles {
		{{conv_pkg.v}}
		{{synth_reg.v}}
		{{synth_reg_w_init.v}}
		{{convert_type.v}}
		{{xlclockdriver_rd.v}}
		{{vivado_ip.tcl}}
		{{awgn_inv_mapping_dist_mem_gen_i0_vivado.coe}}
		{{awgn_inv_mapping_dist_mem_gen_i1_vivado.coe}}
		{{awgn_inv_mapping_dist_mem_gen_i2_vivado.coe}}
		{{awgn_inv_mapping_dist_mem_gen_i3_vivado.coe}}
		{{awgn_inv_mapping_dist_mem_gen_i4_vivado.coe}}
		{{awgn_inv_mapping_blk_mem_gen_i0_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i0_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i1_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i2_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i3_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i4_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i5_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i6_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i7_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i8_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i9_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i10_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i11_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i12_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i13_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i14_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i15_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i16_vivado.coe}}
		{{awgn_inv_mapping_blk_mem_gen_i1_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i17_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i18_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i19_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i20_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i21_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i22_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i23_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i24_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i25_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i26_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i27_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i28_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i29_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i30_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i31_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i32_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i33_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i34_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i35_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i36_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i37_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i38_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i39_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i40_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i41_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i42_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i43_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i44_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i45_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i46_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i47_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i48_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i49_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i50_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i51_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i52_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i53_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i54_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i55_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i56_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i57_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i58_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i59_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i60_vivado.coe}}
		{{awgn_inv_mapping_c_shift_ram_v12_0_i61_vivado.coe}}
		{{awgn_inv_mapping_entity_declarations.v}}
		{{awgn_inv_mapping.v}}
		{{awgn_inv_mapping_tb.v}}
		{{awgn_inv_mapping_clock.xdc}}
		{{awgn_inv_mapping.xdc}}
		{{awgn_inv_mapping.htm}}
	}
	set SimPeriod 1
	set SimTime 10000
	set SimulationTime {100210.00000000 ns}
	set SynthStrategyName {Vivado Synthesis Defaults}
	set SynthesisTool {Vivado}
	set TargetDir {D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4}
	set TestBenchModule {awgn_inv_mapping_tb}
	set TopLevelModule {awgn_inv_mapping}
	set TopLevelSimulinkHandle 2.00012
	set TopLevelPortInterface {}
	dict set TopLevelPortInterface x Name {x}
	dict set TopLevelPortInterface x Type UFix_1_0
	dict set TopLevelPortInterface x ArithmeticType xlUnsigned
	dict set TopLevelPortInterface x BinaryPoint 0
	dict set TopLevelPortInterface x Width 1
	dict set TopLevelPortInterface x DatFile {awgn_inv_mapping_x.dat}
	dict set TopLevelPortInterface x IconText {x}
	dict set TopLevelPortInterface x Direction in
	dict set TopLevelPortInterface x Period 1
	dict set TopLevelPortInterface x Interface 0
	dict set TopLevelPortInterface x InterfaceName {}
	dict set TopLevelPortInterface x InterfaceString {DATA}
	dict set TopLevelPortInterface x ClockDomain {awgn_inv_mapping}
	dict set TopLevelPortInterface x Locs {}
	dict set TopLevelPortInterface x IOStandard {}
	dict set TopLevelPortInterface noise_en Name {noise_en}
	dict set TopLevelPortInterface noise_en Type Bool
	dict set TopLevelPortInterface noise_en ArithmeticType xlUnsigned
	dict set TopLevelPortInterface noise_en BinaryPoint 0
	dict set TopLevelPortInterface noise_en Width 1
	dict set TopLevelPortInterface noise_en DatFile {awgn_inv_mapping_noise_en.dat}
	dict set TopLevelPortInterface noise_en IconText {noise_en}
	dict set TopLevelPortInterface noise_en Direction in
	dict set TopLevelPortInterface noise_en Period 1
	dict set TopLevelPortInterface noise_en Interface 0
	dict set TopLevelPortInterface noise_en InterfaceName {}
	dict set TopLevelPortInterface noise_en InterfaceString {DATA}
	dict set TopLevelPortInterface noise_en ClockDomain {awgn_inv_mapping}
	dict set TopLevelPortInterface noise_en Locs {}
	dict set TopLevelPortInterface noise_en IOStandard {}
	dict set TopLevelPortInterface snr Name {snr}
	dict set TopLevelPortInterface snr Type UFix_5_0
	dict set TopLevelPortInterface snr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface snr BinaryPoint 0
	dict set TopLevelPortInterface snr Width 5
	dict set TopLevelPortInterface snr DatFile {awgn_inv_mapping_snr.dat}
	dict set TopLevelPortInterface snr IconText {SNR}
	dict set TopLevelPortInterface snr Direction in
	dict set TopLevelPortInterface snr Period 1
	dict set TopLevelPortInterface snr Interface 0
	dict set TopLevelPortInterface snr InterfaceName {}
	dict set TopLevelPortInterface snr InterfaceString {DATA}
	dict set TopLevelPortInterface snr ClockDomain {awgn_inv_mapping}
	dict set TopLevelPortInterface snr Locs {}
	dict set TopLevelPortInterface snr IOStandard {}
	dict set TopLevelPortInterface llr Name {llr}
	dict set TopLevelPortInterface llr Type Fix_10_4
	dict set TopLevelPortInterface llr ArithmeticType xlSigned
	dict set TopLevelPortInterface llr BinaryPoint 4
	dict set TopLevelPortInterface llr Width 10
	dict set TopLevelPortInterface llr DatFile {awgn_inv_mapping_llr.dat}
	dict set TopLevelPortInterface llr IconText {LLR}
	dict set TopLevelPortInterface llr Direction out
	dict set TopLevelPortInterface llr Period 1
	dict set TopLevelPortInterface llr Interface 0
	dict set TopLevelPortInterface llr InterfaceName {}
	dict set TopLevelPortInterface llr InterfaceString {DATA}
	dict set TopLevelPortInterface llr ClockDomain {awgn_inv_mapping}
	dict set TopLevelPortInterface llr Locs {}
	dict set TopLevelPortInterface llr IOStandard {}
	dict set TopLevelPortInterface y Name {y}
	dict set TopLevelPortInterface y Type Fix_19_0
	dict set TopLevelPortInterface y ArithmeticType xlSigned
	dict set TopLevelPortInterface y BinaryPoint 0
	dict set TopLevelPortInterface y Width 19
	dict set TopLevelPortInterface y DatFile {awgn_inv_mapping_y.dat}
	dict set TopLevelPortInterface y IconText {Y}
	dict set TopLevelPortInterface y Direction out
	dict set TopLevelPortInterface y Period 1
	dict set TopLevelPortInterface y Interface 0
	dict set TopLevelPortInterface y InterfaceName {}
	dict set TopLevelPortInterface y InterfaceString {DATA}
	dict set TopLevelPortInterface y ClockDomain {awgn_inv_mapping}
	dict set TopLevelPortInterface y Locs {}
	dict set TopLevelPortInterface y IOStandard {}
	dict set TopLevelPortInterface clk Name {clk}
	dict set TopLevelPortInterface clk Type -
	dict set TopLevelPortInterface clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface clk BinaryPoint 0
	dict set TopLevelPortInterface clk Width 1
	dict set TopLevelPortInterface clk DatFile {}
	dict set TopLevelPortInterface clk Direction in
	dict set TopLevelPortInterface clk Period 1
	dict set TopLevelPortInterface clk Interface 6
	dict set TopLevelPortInterface clk InterfaceName {}
	dict set TopLevelPortInterface clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface clk ClockDomain {awgn_inv_mapping}
	dict set TopLevelPortInterface clk Locs {}
	dict set TopLevelPortInterface clk IOStandard {}
	dict set TopLevelPortInterface clk AssociatedInterfaces {}
	dict set TopLevelPortInterface clk AssociatedResets {}
	set MemoryMappedPort {}
}

source SgPaProject.tcl
::xilinx::dsp::planaheadworker::dsp_create_project