###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:38:52 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[0] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[0] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.747
  Arrival Time                  0.897
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.150 | 
     | RST_MUX/FE_PHC6_RST_N        | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.361 |   0.361 |    0.211 | 
     | RST_MUX/FE_PHC7_RST_N        | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.411 |   0.773 |    0.622 | 
     | RST_MUX/U1                   | A ^ -> Y ^ | MX2X2M    | 0.127 | 0.125 |   0.897 |    0.747 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | RN ^       | SDFFRQX2M | 0.127 | 0.000 |   0.897 |    0.747 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.150 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.163 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.175 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^ | MX2X6M     | 0.079 | 0.091 |   0.116 |    0.266 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.164 |    0.314 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.359 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.253 |    0.403 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.297 |    0.447 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.367 |    0.518 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.422 |    0.572 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.469 |    0.620 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.519 |    0.669 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.567 |    0.717 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.611 |    0.761 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.668 |    0.818 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.693 |    0.843 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.716 |    0.867 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.720 |    0.870 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[1] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[1] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.747
  Arrival Time                  0.898
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.150 | 
     | RST_MUX/FE_PHC6_RST_N        | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.361 |   0.361 |    0.211 | 
     | RST_MUX/FE_PHC7_RST_N        | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.411 |   0.773 |    0.622 | 
     | RST_MUX/U1                   | A ^ -> Y ^ | MX2X2M    | 0.127 | 0.125 |   0.897 |    0.747 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | RN ^       | SDFFRQX2M | 0.127 | 0.000 |   0.898 |    0.747 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.151 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.163 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.175 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^ | MX2X6M     | 0.079 | 0.091 |   0.116 |    0.266 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.164 |    0.314 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.359 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.253 |    0.403 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.297 |    0.447 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.367 |    0.518 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.422 |    0.572 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.469 |    0.620 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.519 |    0.669 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.567 |    0.717 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.611 |    0.761 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.668 |    0.818 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.693 |    0.843 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.716 |    0.867 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.720 |    0.870 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_RST_SYNC1/\RST_REG_reg[0] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.754
  Arrival Time                  0.993
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.239 | 
     | RST_MUX/FE_PHC0_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.190 | 0.433 |   0.433 |    0.194 | 
     | RST_MUX/FE_PHC3_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.163 | 0.423 |   0.856 |    0.617 | 
     | RST_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.127 | 0.137 |   0.993 |    0.754 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | RN ^       | SDFFRQX2M | 0.127 | 0.000 |   0.993 |    0.754 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.239 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.253 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.280 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.305 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.322 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.365 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.410 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.457 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.502 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.549 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.596 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.644 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.679 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.766 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.830 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.862 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.896 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.925 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.962 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    0.965 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_RST_SYNC1/\RST_REG_reg[1] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.754
  Arrival Time                  0.993
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.239 | 
     | RST_MUX/FE_PHC0_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.190 | 0.433 |   0.433 |    0.194 | 
     | RST_MUX/FE_PHC3_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.163 | 0.423 |   0.856 |    0.617 | 
     | RST_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.127 | 0.137 |   0.993 |    0.754 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | RN ^       | SDFFRQX2M | 0.127 | 0.000 |   0.993 |    0.754 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.239 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.253 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.280 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.305 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.322 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.365 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.410 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.457 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.502 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.549 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.596 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.644 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.679 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.766 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.830 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.862 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.896 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.925 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.962 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    0.965 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[3][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][5] /SN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.882
  Arrival Time                  1.176
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.294 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |    0.108 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.515 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.873 | 
     | U11_REG_FILE/\REG_FILE_reg[3][5] | SN ^       | SDFFSQX2M | 0.554 | 0.010 |   1.176 |    0.882 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.294 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.308 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.335 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.360 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.377 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.420 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.465 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.512 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.557 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.604 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.651 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.699 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.734 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.821 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.885 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.917 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.951 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.980 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.017 | 
     | U11_REG_FILE/\REG_FILE_reg[3][5] | CK ^       | SDFFSQX2M  | 0.032 | 0.003 |   0.726 |    1.020 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.743
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.894
  Arrival Time                  1.261
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.366 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst             | A ^ -> Y ^ | DLY4X1M  | 0.241 | 0.463 |   0.463 |    0.097 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst             | A ^ -> Y ^ | DLY4X1M  | 0.156 | 0.417 |   0.881 |    0.514 | 
     | GEN_RST2_MUX/U1                           | B ^ -> Y ^ | MX2X6M   | 0.474 | 0.315 |   1.196 |    0.829 | 
     | U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg | SN ^       | SDFFSX1M | 0.543 | 0.065 |   1.261 |    0.894 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.366 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.381 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.408 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.433 | 
     | scan_clk__L4_I1                           | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.483 | 
     | scan_clk__L5_I1                           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.534 | 
     | scan_clk__L6_I1                           | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.585 | 
     | scan_clk__L7_I1                           | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.635 | 
     | scan_clk__L8_I1                           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.686 | 
     | scan_clk__L9_I1                           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.738 | 
     | scan_clk__L10_I1                          | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.791 | 
     | scan_clk__L11_I1                          | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.852 | 
     | scan_clk__L12_I1                          | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.879 | 
     | scan_clk__L13_I0                          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.901 | 
     | scan_clk__L14_I0                          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.916 | 
     | DIV_TX_MUX/U1                             | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.986 | 
     | O_CLK3__L1_I0                             | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    1.039 | 
     | O_CLK3__L2_I0                             | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    1.076 | 
     | O_CLK3__L3_I1                             | A v -> Y ^ | CLKINVX24M | 0.027 | 0.033 |   0.742 |    1.109 | 
     | U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg | CK ^       | SDFFSX1M   | 0.027 | 0.001 |   0.743 |    1.110 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  1.170
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.400 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |    0.001 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.409 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.766 | 
     | U11_REG_FILE/\REG_FILE_reg[10][0] | RN ^       | SDFFRQX2M | 0.554 | 0.004 |   1.170 |    0.770 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.414 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.441 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.466 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.483 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.526 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.571 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.618 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.663 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.710 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.757 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.805 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.840 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.927 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.991 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.023 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.060 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.084 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.121 | 
     | U11_REG_FILE/\REG_FILE_reg[10][0] | CK ^       | SDFFRQX2M  | 0.037 | 0.010 |   0.732 |    1.131 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  1.170
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.400 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |    0.001 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.409 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.766 | 
     | U11_REG_FILE/\REG_FILE_reg[10][4] | RN ^       | SDFFRQX2M | 0.554 | 0.004 |   1.170 |    0.770 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.414 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.442 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.466 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.483 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.526 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.571 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.618 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.663 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.710 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.757 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.806 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.840 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.927 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.991 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.023 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.061 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.084 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.121 | 
     | U11_REG_FILE/\REG_FILE_reg[10][4] | CK ^       | SDFFRQX2M  | 0.037 | 0.010 |   0.732 |    1.132 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.769
  Arrival Time                  1.171
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |    0.000 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.407 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.765 | 
     | U11_REG_FILE/\REG_FILE_reg[10][7] | RN ^       | SDFFRQX2M | 0.554 | 0.004 |   1.171 |    0.769 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.415 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.443 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.468 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.484 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.527 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.572 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.619 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.664 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.711 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.758 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.807 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.841 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.928 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.992 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.025 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.062 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.086 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.123 | 
     | U11_REG_FILE/\REG_FILE_reg[10][7] | CK ^       | SDFFRQX2M  | 0.037 | 0.009 |   0.731 |    1.132 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.769
  Arrival Time                  1.171
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.402 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.001 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.407 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.764 | 
     | U11_REG_FILE/\REG_FILE_reg[10][5] | RN ^       | SDFFRQX2M | 0.554 | 0.005 |   1.171 |    0.769 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.416 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.443 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.468 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.485 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.528 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.573 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.620 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.665 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.712 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.759 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.807 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.842 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.929 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.993 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.025 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.062 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.086 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.123 | 
     | U11_REG_FILE/\REG_FILE_reg[10][5] | CK ^       | SDFFRQX2M  | 0.037 | 0.010 |   0.731 |    1.133 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][3] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.167
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.402 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.001 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.406 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.764 | 
     | U11_REG_FILE/\REG_FILE_reg[9][3] | RN ^       | SDFFRQX2M | 0.554 | 0.001 |   1.167 |    0.765 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.417 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.444 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.469 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.486 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.528 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.574 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.620 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.666 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.713 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.760 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.808 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.842 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.930 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.993 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.026 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.060 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.089 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.126 | 
     | U11_REG_FILE/\REG_FILE_reg[9][3] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.129 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][4] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.168
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.403 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.001 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.406 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.764 | 
     | U11_REG_FILE/\REG_FILE_reg[9][4] | RN ^       | SDFFRQX2M | 0.554 | 0.002 |   1.168 |    0.765 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.403 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.417 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.444 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.469 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.486 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.529 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.574 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.621 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.666 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.713 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.760 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.808 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.843 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.930 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.994 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.026 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.060 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.089 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.126 | 
     | U11_REG_FILE/\REG_FILE_reg[9][4] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.130 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.167
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.403 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.002 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.406 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.763 | 
     | U11_REG_FILE/\REG_FILE_reg[9][2] | RN ^       | SDFFRQX2M | 0.554 | 0.001 |   1.167 |    0.765 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.403 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.417 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.444 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.469 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.486 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.529 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.574 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.621 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.666 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.713 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.760 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.808 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.843 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.930 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.994 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.026 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.060 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.089 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.126 | 
     | U11_REG_FILE/\REG_FILE_reg[9][2] | CK ^       | SDFFRQX2M  | 0.032 | 0.003 |   0.726 |    1.129 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  1.173
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.403 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.002 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.405 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.763 | 
     | U11_REG_FILE/\REG_FILE_reg[10][6] | RN ^       | SDFFRQX2M | 0.554 | 0.007 |   1.173 |    0.770 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.403 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.418 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.445 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.470 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.486 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.529 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.575 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.621 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.667 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.713 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.760 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.809 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.843 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.930 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.994 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.027 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.064 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.088 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.125 | 
     | U11_REG_FILE/\REG_FILE_reg[10][6] | CK ^       | SDFFRQX2M  | 0.037 | 0.010 |   0.731 |    1.135 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.169
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.403 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.002 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.405 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.763 | 
     | U11_REG_FILE/\REG_FILE_reg[9][7] | RN ^       | SDFFRQX2M | 0.554 | 0.002 |   1.169 |    0.765 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.403 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.418 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.445 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.470 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.487 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.529 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.575 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.621 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.667 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.714 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.761 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.809 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.843 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.931 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.994 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.027 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.061 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.090 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.127 | 
     | U11_REG_FILE/\REG_FILE_reg[9][7] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.130 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  1.174
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.404 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.003 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.404 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.762 | 
     | U11_REG_FILE/\REG_FILE_reg[9][1] | RN ^       | SDFFRQX2M | 0.554 | 0.008 |   1.174 |    0.770 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.404 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.418 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.446 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.471 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.487 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.530 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.575 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.622 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.667 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.714 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.761 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.810 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.844 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.931 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.995 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.028 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.065 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.089 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.126 | 
     | U11_REG_FILE/\REG_FILE_reg[9][1] | CK ^       | SDFFRQX2M  | 0.037 | 0.010 |   0.731 |    1.135 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.175
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.410 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.009 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.399 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.756 | 
     | U11_REG_FILE/\REG_FILE_reg[9][6] | RN ^       | SDFFRQX2M | 0.554 | 0.008 |   1.175 |    0.765 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.410 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.424 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.452 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.477 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.493 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.536 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.581 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.628 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.673 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.720 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.767 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.816 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.850 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.937 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.001 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.034 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.068 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.096 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.133 | 
     | U11_REG_FILE/\REG_FILE_reg[9][6] | CK ^       | SDFFRQX2M  | 0.032 | 0.003 |   0.726 |    1.137 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[3][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  1.178
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.398 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.755 | 
     | U11_REG_FILE/\REG_FILE_reg[3][7] | RN ^       | SDFFRQX2M | 0.554 | 0.012 |   1.178 |    0.767 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.425 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.453 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.477 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.494 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.537 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.582 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.629 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.674 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.721 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.768 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.817 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.851 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.938 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.002 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.034 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.072 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.095 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.132 | 
     | U11_REG_FILE/\REG_FILE_reg[3][7] | CK ^       | SDFFRQX2M  | 0.036 | 0.007 |   0.729 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[8][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][4] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  1.178
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.398 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.755 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | RN ^       | SDFFRQX2M | 0.554 | 0.012 |   1.178 |    0.767 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.425 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.453 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.478 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.494 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.537 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.582 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.629 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.674 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.721 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.768 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.817 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.851 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.938 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.002 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.034 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.072 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.095 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.133 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | CK ^       | SDFFRQX2M  | 0.036 | 0.007 |   0.729 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U6_CLK_DIV_TX/x_flag_reg/CK 
Endpoint:   U6_CLK_DIV_TX/x_flag_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.811
  Arrival Time                  1.222
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.052 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.470 | 
     | GEN_RST2_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.784 | 
     | U6_CLK_DIV_TX/x_flag_reg      | RN ^       | SDFFSRX2M | 0.506 | 0.027 |   1.222 |    0.811 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.426 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.453 | 
     | UART_CLK_MUX/U1          | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.549 | 
     | O_CLK2__L1_I0            | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.597 | 
     | O_CLK2__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.642 | 
     | O_CLK2__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.686 | 
     | O_CLK2__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.730 | 
     | O_CLK2__L5_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.801 | 
     | O_CLK2__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.855 | 
     | O_CLK2__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.903 | 
     | O_CLK2__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.952 | 
     | O_CLK2__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.000 | 
     | O_CLK2__L10_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.044 | 
     | O_CLK2__L11_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.102 | 
     | O_CLK2__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.126 | 
     | O_CLK2__L13_I0           | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.150 | 
     | U6_CLK_DIV_TX/x_flag_reg | CK ^       | SDFFSRX2M  | 0.024 | 0.003 |   0.741 |    1.152 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[11][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[11][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  1.178
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.397 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.755 | 
     | U11_REG_FILE/\REG_FILE_reg[11][6] | RN ^       | SDFFRQX2M | 0.554 | 0.012 |   1.178 |    0.767 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.425 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.453 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.478 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.494 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.537 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.582 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.629 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.674 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.721 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.768 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.817 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.851 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.938 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.002 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.035 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.072 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.095 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.133 | 
     | U11_REG_FILE/\REG_FILE_reg[11][6] | CK ^       | SDFFRQX2M  | 0.036 | 0.007 |   0.729 |    1.140 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.176
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.397 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.755 | 
     | U11_REG_FILE/\REG_FILE_reg[9][0] | RN ^       | SDFFRQX2M | 0.554 | 0.010 |   1.176 |    0.764 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.426 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.453 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.478 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.495 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.538 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.583 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.630 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.675 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.722 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.769 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.817 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.852 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.939 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.003 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.035 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.069 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.098 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.135 | 
     | U11_REG_FILE/\REG_FILE_reg[9][0] | CK ^       | SDFFRQX2M  | 0.032 | 0.003 |   0.726 |    1.138 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[8][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.177
  Slack Time                    0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.413 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.012 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.396 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.753 | 
     | U11_REG_FILE/\REG_FILE_reg[8][7] | RN ^       | SDFFRQX2M | 0.554 | 0.011 |   1.177 |    0.764 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.413 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.427 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.455 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.479 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.496 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.539 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.584 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.631 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.676 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.723 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.770 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.819 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.853 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.940 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.004 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.036 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.074 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.027 | 0.024 |   0.684 |    1.097 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.721 |    1.135 | 
     | U11_REG_FILE/\REG_FILE_reg[8][7] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.726 |    1.139 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][5] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.179
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.414 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.013 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.395 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.752 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5] | RN ^       | SDFFRQX2M | 0.554 | 0.012 |   1.179 |    0.764 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.414 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.428 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.456 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.481 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.497 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.540 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.585 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.632 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.677 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.724 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.771 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.820 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.854 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.941 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.005 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.037 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.071 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.100 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.137 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5] | CK ^       | SDFFRQX2M  | 0.032 | 0.003 |   0.726 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[1] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.811
  Arrival Time                  1.226
  Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.415 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.048 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.465 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.780 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | RN ^       | SDFFSRX2M | 0.512 | 0.031 |   1.226 |    0.811 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.415 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.430 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.457 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.553 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.601 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.646 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.691 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.734 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.805 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.860 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.907 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.957 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.004 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.048 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.106 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.130 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.154 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | CK ^       | SDFFSRX2M  | 0.024 | 0.002 |   0.741 |    1.156 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[0] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.811
  Arrival Time                  1.226
  Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.415 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.048 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.465 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.780 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[0] | RN ^       | SDFFSRX2M | 0.512 | 0.031 |   1.226 |    0.811 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.415 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.430 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.457 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.553 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.601 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.646 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.691 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.734 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.805 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.860 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.907 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.957 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.004 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.048 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.106 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.130 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.154 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[0] | CK ^       | SDFFSRX2M  | 0.024 | 0.002 |   0.741 |    1.156 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[3] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.811
  Arrival Time                  1.228
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.416 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.047 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.464 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.779 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[3] | RN ^       | SDFFSRX2M | 0.514 | 0.032 |   1.228 |    0.811 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.416 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.431 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.458 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.554 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.602 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.647 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.692 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.735 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.806 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.861 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.908 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.958 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.005 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.050 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.107 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.131 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.155 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[3] | CK ^       | SDFFSRX2M  | 0.024 | 0.002 |   0.741 |    1.157 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[2] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.811
  Arrival Time                  1.228
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.416 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.047 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.464 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.779 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[2] | RN ^       | SDFFSRX2M | 0.514 | 0.032 |   1.228 |    0.811 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.416 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.431 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.458 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.555 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.602 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.647 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.692 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.735 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.806 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.861 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.908 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.958 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.005 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.050 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.107 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.131 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.155 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[2] | CK ^       | SDFFSRX2M  | 0.024 | 0.002 |   0.741 |    1.157 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U8_CLK_DIV_RX/x_flag_reg/CK 
Endpoint:   U8_CLK_DIV_RX/x_flag_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.811
  Arrival Time                  1.228
  Slack Time                    0.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.417 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.047 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.464 | 
     | GEN_RST2_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.779 | 
     | U8_CLK_DIV_RX/x_flag_reg      | RN ^       | SDFFSRX2M | 0.514 | 0.032 |   1.228 |    0.811 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.417 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.431 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.458 | 
     | UART_CLK_MUX/U1          | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.555 | 
     | O_CLK2__L1_I0            | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.602 | 
     | O_CLK2__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.648 | 
     | O_CLK2__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.692 | 
     | O_CLK2__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.735 | 
     | O_CLK2__L5_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.806 | 
     | O_CLK2__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.861 | 
     | O_CLK2__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.908 | 
     | O_CLK2__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.958 | 
     | O_CLK2__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.006 | 
     | O_CLK2__L10_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.050 | 
     | O_CLK2__L11_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.107 | 
     | O_CLK2__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.132 | 
     | O_CLK2__L13_I0           | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.155 | 
     | U8_CLK_DIV_RX/x_flag_reg | CK ^       | SDFFSRX2M  | 0.024 | 0.002 |   0.741 |    1.157 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[8][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.759
  Arrival Time                  1.178
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.419 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.018 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.390 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.747 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6] | RN ^       | SDFFRQX2M | 0.554 | 0.012 |   1.178 |    0.759 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.419 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.433 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.461 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.486 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.502 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.545 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.590 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.637 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.683 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.729 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.776 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.825 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.859 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.946 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.010 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.043 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.037 |   0.661 |    1.080 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.029 | 0.029 |   0.690 |    1.109 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.030 | 0.028 |   0.717 |    1.137 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6] | CK ^       | SDFFRQX2M  | 0.031 | 0.003 |   0.721 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[2][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.187
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.421 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.020 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.388 | 
     | GEN_RST1_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.745 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | RN ^       | SDFFRQX2M | 0.556 | 0.021 |   1.187 |    0.766 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.421 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.435 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.463 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.488 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.504 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.547 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.592 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.639 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.684 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.731 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.778 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.827 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.861 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.948 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.012 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.044 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.078 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.107 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.144 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.148 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[6] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.200
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.422 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.042 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.459 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.774 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[6] | RN ^       | SDFFRQX2M | 0.475 | 0.004 |   1.200 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.422 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.436 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.463 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.560 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.608 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.653 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.697 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.740 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.811 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.866 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.913 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.963 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.011 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.055 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.112 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.137 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.160 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[6] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.742 |    1.164 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[3] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.204
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.426 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.037 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.455 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.770 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[3] | RN ^       | SDFFRQX2M | 0.475 | 0.008 |   1.204 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.426 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.440 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.468 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.564 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.612 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.657 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.701 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.745 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.815 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.870 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.918 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.967 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.015 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.059 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.116 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.141 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.165 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[3] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.742 |    1.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[3][0] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[3][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.192
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.427 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.025 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.382 | 
     | GEN_RST1_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.740 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][0] | RN ^       | SDFFRQX2M | 0.557 | 0.026 |   1.192 |    0.766 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.427 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.441 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.468 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.493 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.510 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.553 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.598 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.645 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.690 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.737 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.784 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.832 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.867 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.954 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.018 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.050 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.084 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.113 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.150 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.154 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[2] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.205
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.427 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.037 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.454 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.769 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[2] | RN ^       | SDFFRQX2M | 0.476 | 0.009 |   1.205 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.427 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.441 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.468 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.565 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.613 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.658 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.702 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.745 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.816 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.871 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.918 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.968 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.016 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.060 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.117 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.142 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.165 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[2] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.742 |    1.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[4] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.205
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.427 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.036 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.454 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.769 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[4] | RN ^       | SDFFRQX2M | 0.476 | 0.009 |   1.205 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.427 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.441 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.469 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.565 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.613 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.658 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.702 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.746 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.817 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.871 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.919 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.968 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.016 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.060 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.117 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.142 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.166 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[4] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.742 |    1.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[5] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.205
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.427 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.036 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.454 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.768 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[5] | RN ^       | SDFFRQX2M | 0.476 | 0.010 |   1.205 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.427 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.441 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.469 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.565 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.613 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.658 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.702 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.746 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.817 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.871 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.919 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.968 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.016 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.060 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.117 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.142 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.166 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[5] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.742 |    1.170 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[7] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.205
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.427 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.036 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.453 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.768 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[7] | RN ^       | SDFFRQX2M | 0.476 | 0.010 |   1.205 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.427 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.442 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.469 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.565 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.613 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.658 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.703 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.746 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.817 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.872 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.919 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.969 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.016 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.061 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.118 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.142 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.166 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[7] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.742 |    1.170 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[1] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.207
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.033 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.451 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.766 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[1] | RN ^       | SDFFRQX2M | 0.476 | 0.012 |   1.207 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.444 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.472 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.568 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.616 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.661 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.705 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.749 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.819 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.874 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.922 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.971 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.019 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.063 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.120 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.145 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.168 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[1] | CK ^       | SDFFRQX2M  | 0.024 | 0.003 |   0.742 |    1.172 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[1][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.196
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.029 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.378 | 
     | GEN_RST1_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.736 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.558 | 0.030 |   1.196 |    0.766 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.445 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.472 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.497 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.514 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.556 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.602 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.648 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.694 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.741 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.788 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.836 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.870 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.958 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.021 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.054 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.088 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.117 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.154 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.158 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[1][0] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[1][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.196
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.431 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.029 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.378 | 
     | GEN_RST1_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.736 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.558 | 0.030 |   1.196 |    0.766 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.431 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.445 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.472 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.497 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.514 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.557 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.602 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.648 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.694 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.741 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.788 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.836 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.870 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.958 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.022 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.054 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.088 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.117 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.154 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.158 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[0][0] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[0][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.197
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.431 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.029 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.378 | 
     | GEN_RST1_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.736 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.558 | 0.030 |   1.197 |    0.766 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.431 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.445 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.472 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.497 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.514 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.557 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.602 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.649 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.694 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.741 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.788 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.836 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.871 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.958 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.022 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.054 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.088 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.117 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.154 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.728 |    1.158 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[0][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.197
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.431 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.030 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.378 | 
     | GEN_RST1_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.735 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.558 | 0.031 |   1.197 |    0.766 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.431 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.445 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.472 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.497 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.514 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.557 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.602 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.649 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.694 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.741 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.788 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.836 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.871 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.958 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.022 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.054 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.088 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.117 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.154 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.728 |    1.158 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[2][0] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[2][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.197
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.432 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.030 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.377 | 
     | GEN_RST1_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.735 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | RN ^       | SDFFRQX2M | 0.558 | 0.031 |   1.197 |    0.766 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.432 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.446 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.473 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.498 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.515 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.558 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.603 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.649 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.695 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.742 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.789 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.837 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.871 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.959 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.023 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.055 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.089 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.118 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.155 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.159 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[0] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.213
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.435 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.028 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.445 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.760 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[0] | RN ^       | SDFFRQX2M | 0.488 | 0.018 |   1.213 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.435 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.450 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.477 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.573 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.621 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.666 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.711 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.754 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.825 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.880 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.927 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.977 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    1.024 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    1.069 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    1.126 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    1.150 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    1.174 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.003 |   0.742 |    1.177 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[3][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.202
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.437 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.137 | 0.401 |   0.401 |   -0.036 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.138 | 0.407 |   0.809 |    0.371 | 
     | GEN_RST1_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.554 | 0.358 |   1.166 |    0.729 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | RN ^       | SDFFRQX2M | 0.558 | 0.036 |   1.202 |    0.765 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.437 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.452 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.479 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.504 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.520 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.563 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.609 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.655 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.701 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.747 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.794 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.843 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.877 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.964 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    1.028 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    1.061 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    1.095 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    1.124 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    1.160 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    1.164 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U4_PLSE_GEN1/pulse_flop_reg/CK 
Endpoint:   U4_PLSE_GEN1/pulse_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  1.215
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.440 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.023 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.441 | 
     | GEN_RST2_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.756 | 
     | U4_PLSE_GEN1/pulse_flop_reg   | RN ^       | SDFFRQX2M | 0.493 | 0.020 |   1.215 |    0.775 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.454 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.482 | 
     | scan_clk__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.507 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.556 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.608 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.659 | 
     | scan_clk__L7_I1             | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.708 | 
     | scan_clk__L8_I1             | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.759 | 
     | scan_clk__L9_I1             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.811 | 
     | scan_clk__L10_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.864 | 
     | scan_clk__L11_I1            | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.926 | 
     | scan_clk__L12_I1            | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.952 | 
     | scan_clk__L13_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.975 | 
     | scan_clk__L14_I0            | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.989 | 
     | DIV_TX_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    1.059 | 
     | O_CLK3__L1_I0               | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    1.113 | 
     | O_CLK3__L2_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.710 |    1.150 | 
     | O_CLK3__L3_I0               | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    1.179 | 
     | U4_PLSE_GEN1/pulse_flop_reg | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    1.179 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U4_PLSE_GEN1/prev_flop_reg/CK 
Endpoint:   U4_PLSE_GEN1/prev_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  1.215
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.440 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.023 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.440 | 
     | GEN_RST2_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.755 | 
     | U4_PLSE_GEN1/prev_flop_reg    | RN ^       | SDFFRQX2M | 0.493 | 0.020 |   1.215 |    0.775 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.455 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.482 | 
     | scan_clk__L3_I0            | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.507 | 
     | scan_clk__L4_I1            | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.557 | 
     | scan_clk__L5_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.608 | 
     | scan_clk__L6_I1            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.659 | 
     | scan_clk__L7_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.708 | 
     | scan_clk__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.760 | 
     | scan_clk__L9_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.812 | 
     | scan_clk__L10_I1           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.865 | 
     | scan_clk__L11_I1           | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.926 | 
     | scan_clk__L12_I1           | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.953 | 
     | scan_clk__L13_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.975 | 
     | scan_clk__L14_I0           | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.989 | 
     | DIV_TX_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    1.059 | 
     | O_CLK3__L1_I0              | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    1.113 | 
     | O_CLK3__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.710 |    1.150 | 
     | O_CLK3__L3_I0              | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    1.179 | 
     | U4_PLSE_GEN1/prev_flop_reg | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    1.179 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[2][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  1.215
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.440 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.023 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.440 | 
     | GEN_RST2_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.755 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | RN ^       | SDFFRQX2M | 0.493 | 0.020 |   1.215 |    0.775 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.455 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.482 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.507 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.557 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.608 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.659 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.708 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.760 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.812 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.865 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.926 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.953 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.975 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.989 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    1.059 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    1.113 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.710 |    1.150 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    1.179 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    1.179 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[3][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  1.216
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.441 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.463 |   0.463 |    0.022 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.156 | 0.417 |   0.881 |    0.440 | 
     | GEN_RST2_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.474 | 0.315 |   1.196 |    0.755 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | RN ^       | SDFFRQX2M | 0.494 | 0.020 |   1.216 |    0.775 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.441 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.455 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.483 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.507 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.557 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.609 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.659 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.709 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.760 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.812 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.865 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.927 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.953 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.975 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.990 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    1.060 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    1.114 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    1.150 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    1.179 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    1.180 | 
     +-----------------------------------------------------------------------------------------------+ 

