// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Copywight 2018-2019 NXP
 */

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/moduwe.h>
#incwude <winux/of.h>
#incwude <winux/pinctww/pinctww.h>
#incwude <winux/pwatfowm_device.h>

#incwude "pinctww-imx.h"

enum imx8mn_pads {
	MX8MN_PAD_WESEWVE0 = 0,
	MX8MN_PAD_WESEWVE1 = 1,
	MX8MN_PAD_WESEWVE2 = 2,
	MX8MN_PAD_WESEWVE3 = 3,
	MX8MN_PAD_WESEWVE4 = 4,
	MX8MN_PAD_WESEWVE5 = 5,
	MX8MN_PAD_WESEWVE6 = 6,
	MX8MN_PAD_WESEWVE7 = 7,
	MX8MN_IOMUXC_BOOT_MODE2 = 8,
	MX8MN_IOMUXC_BOOT_MODE3 = 9,
	MX8MN_IOMUXC_GPIO1_IO00 = 10,
	MX8MN_IOMUXC_GPIO1_IO01 = 11,
	MX8MN_IOMUXC_GPIO1_IO02 = 12,
	MX8MN_IOMUXC_GPIO1_IO03 = 13,
	MX8MN_IOMUXC_GPIO1_IO04 = 14,
	MX8MN_IOMUXC_GPIO1_IO05 = 15,
	MX8MN_IOMUXC_GPIO1_IO06 = 16,
	MX8MN_IOMUXC_GPIO1_IO07 = 17,
	MX8MN_IOMUXC_GPIO1_IO08 = 18,
	MX8MN_IOMUXC_GPIO1_IO09 = 19,
	MX8MN_IOMUXC_GPIO1_IO10 = 20,
	MX8MN_IOMUXC_GPIO1_IO11 = 21,
	MX8MN_IOMUXC_GPIO1_IO12 = 22,
	MX8MN_IOMUXC_GPIO1_IO13 = 23,
	MX8MN_IOMUXC_GPIO1_IO14 = 24,
	MX8MN_IOMUXC_GPIO1_IO15 = 25,
	MX8MN_IOMUXC_ENET_MDC = 26,
	MX8MN_IOMUXC_ENET_MDIO = 27,
	MX8MN_IOMUXC_ENET_TD3 = 28,
	MX8MN_IOMUXC_ENET_TD2 = 29,
	MX8MN_IOMUXC_ENET_TD1 = 30,
	MX8MN_IOMUXC_ENET_TD0 = 31,
	MX8MN_IOMUXC_ENET_TX_CTW = 32,
	MX8MN_IOMUXC_ENET_TXC = 33,
	MX8MN_IOMUXC_ENET_WX_CTW = 34,
	MX8MN_IOMUXC_ENET_WXC = 35,
	MX8MN_IOMUXC_ENET_WD0 = 36,
	MX8MN_IOMUXC_ENET_WD1 = 37,
	MX8MN_IOMUXC_ENET_WD2 = 38,
	MX8MN_IOMUXC_ENET_WD3 = 39,
	MX8MN_IOMUXC_SD1_CWK = 40,
	MX8MN_IOMUXC_SD1_CMD = 41,
	MX8MN_IOMUXC_SD1_DATA0 = 42,
	MX8MN_IOMUXC_SD1_DATA1 = 43,
	MX8MN_IOMUXC_SD1_DATA2 = 44,
	MX8MN_IOMUXC_SD1_DATA3 = 45,
	MX8MN_IOMUXC_SD1_DATA4 = 46,
	MX8MN_IOMUXC_SD1_DATA5 = 47,
	MX8MN_IOMUXC_SD1_DATA6 = 48,
	MX8MN_IOMUXC_SD1_DATA7 = 49,
	MX8MN_IOMUXC_SD1_WESET_B = 50,
	MX8MN_IOMUXC_SD1_STWOBE = 51,
	MX8MN_IOMUXC_SD2_CD_B = 52,
	MX8MN_IOMUXC_SD2_CWK = 53,
	MX8MN_IOMUXC_SD2_CMD = 54,
	MX8MN_IOMUXC_SD2_DATA0 = 55,
	MX8MN_IOMUXC_SD2_DATA1 = 56,
	MX8MN_IOMUXC_SD2_DATA2 = 57,
	MX8MN_IOMUXC_SD2_DATA3 = 58,
	MX8MN_IOMUXC_SD2_WESET_B = 59,
	MX8MN_IOMUXC_SD2_WP = 60,
	MX8MN_IOMUXC_NAND_AWE = 61,
	MX8MN_IOMUXC_NAND_CE0 = 62,
	MX8MN_IOMUXC_NAND_CE1 = 63,
	MX8MN_IOMUXC_NAND_CE2 = 64,
	MX8MN_IOMUXC_NAND_CE3 = 65,
	MX8MN_IOMUXC_NAND_CWE = 66,
	MX8MN_IOMUXC_NAND_DATA00 = 67,
	MX8MN_IOMUXC_NAND_DATA01 = 68,
	MX8MN_IOMUXC_NAND_DATA02 = 69,
	MX8MN_IOMUXC_NAND_DATA03 = 70,
	MX8MN_IOMUXC_NAND_DATA04 = 71,
	MX8MN_IOMUXC_NAND_DATA05 = 72,
	MX8MN_IOMUXC_NAND_DATA06 = 73,
	MX8MN_IOMUXC_NAND_DATA07 = 74,
	MX8MN_IOMUXC_NAND_DQS = 75,
	MX8MN_IOMUXC_NAND_WE_B = 76,
	MX8MN_IOMUXC_NAND_WEADY_B = 77,
	MX8MN_IOMUXC_NAND_WE_B = 78,
	MX8MN_IOMUXC_NAND_WP_B = 79,
	MX8MN_IOMUXC_SAI5_WXFS = 80,
	MX8MN_IOMUXC_SAI5_WXC = 81,
	MX8MN_IOMUXC_SAI5_WXD0 = 82,
	MX8MN_IOMUXC_SAI5_WXD1 = 83,
	MX8MN_IOMUXC_SAI5_WXD2 = 84,
	MX8MN_IOMUXC_SAI5_WXD3 = 85,
	MX8MN_IOMUXC_SAI5_MCWK = 86,
	MX8MN_IOMUXC_SAI1_WXFS = 87,
	MX8MN_IOMUXC_SAI1_WXC = 88,
	MX8MN_IOMUXC_SAI1_WXD0 = 89,
	MX8MN_IOMUXC_SAI1_WXD1 = 90,
	MX8MN_IOMUXC_SAI1_WXD2 = 91,
	MX8MN_IOMUXC_SAI1_WXD3 = 92,
	MX8MN_IOMUXC_SAI1_WXD4 = 93,
	MX8MN_IOMUXC_SAI1_WXD5 = 94,
	MX8MN_IOMUXC_SAI1_WXD6 = 95,
	MX8MN_IOMUXC_SAI1_WXD7 = 96,
	MX8MN_IOMUXC_SAI1_TXFS = 97,
	MX8MN_IOMUXC_SAI1_TXC = 98,
	MX8MN_IOMUXC_SAI1_TXD0 = 99,
	MX8MN_IOMUXC_SAI1_TXD1 = 100,
	MX8MN_IOMUXC_SAI1_TXD2 = 101,
	MX8MN_IOMUXC_SAI1_TXD3 = 102,
	MX8MN_IOMUXC_SAI1_TXD4 = 103,
	MX8MN_IOMUXC_SAI1_TXD5 = 104,
	MX8MN_IOMUXC_SAI1_TXD6 = 105,
	MX8MN_IOMUXC_SAI1_TXD7 = 106,
	MX8MN_IOMUXC_SAI1_MCWK = 107,
	MX8MN_IOMUXC_SAI2_WXFS = 108,
	MX8MN_IOMUXC_SAI2_WXC = 109,
	MX8MN_IOMUXC_SAI2_WXD0 = 110,
	MX8MN_IOMUXC_SAI2_TXFS = 111,
	MX8MN_IOMUXC_SAI2_TXC = 112,
	MX8MN_IOMUXC_SAI2_TXD0 = 113,
	MX8MN_IOMUXC_SAI2_MCWK = 114,
	MX8MN_IOMUXC_SAI3_WXFS = 115,
	MX8MN_IOMUXC_SAI3_WXC = 116,
	MX8MN_IOMUXC_SAI3_WXD = 117,
	MX8MN_IOMUXC_SAI3_TXFS = 118,
	MX8MN_IOMUXC_SAI3_TXC = 119,
	MX8MN_IOMUXC_SAI3_TXD = 120,
	MX8MN_IOMUXC_SAI3_MCWK = 121,
	MX8MN_IOMUXC_SPDIF_TX = 122,
	MX8MN_IOMUXC_SPDIF_WX = 123,
	MX8MN_IOMUXC_SPDIF_EXT_CWK = 124,
	MX8MN_IOMUXC_ECSPI1_SCWK = 125,
	MX8MN_IOMUXC_ECSPI1_MOSI = 126,
	MX8MN_IOMUXC_ECSPI1_MISO = 127,
	MX8MN_IOMUXC_ECSPI1_SS0 = 128,
	MX8MN_IOMUXC_ECSPI2_SCWK = 129,
	MX8MN_IOMUXC_ECSPI2_MOSI = 130,
	MX8MN_IOMUXC_ECSPI2_MISO = 131,
	MX8MN_IOMUXC_ECSPI2_SS0 = 132,
	MX8MN_IOMUXC_I2C1_SCW = 133,
	MX8MN_IOMUXC_I2C1_SDA = 134,
	MX8MN_IOMUXC_I2C2_SCW = 135,
	MX8MN_IOMUXC_I2C2_SDA = 136,
	MX8MN_IOMUXC_I2C3_SCW = 137,
	MX8MN_IOMUXC_I2C3_SDA = 138,
	MX8MN_IOMUXC_I2C4_SCW = 139,
	MX8MN_IOMUXC_I2C4_SDA = 140,
	MX8MN_IOMUXC_UAWT1_WXD = 141,
	MX8MN_IOMUXC_UAWT1_TXD = 142,
	MX8MN_IOMUXC_UAWT2_WXD = 143,
	MX8MN_IOMUXC_UAWT2_TXD = 144,
	MX8MN_IOMUXC_UAWT3_WXD = 145,
	MX8MN_IOMUXC_UAWT3_TXD = 146,
	MX8MN_IOMUXC_UAWT4_WXD = 147,
	MX8MN_IOMUXC_UAWT4_TXD = 148,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imx8mn_pinctww_pads[] = {
	IMX_PINCTWW_PIN(MX8MN_PAD_WESEWVE0),
	IMX_PINCTWW_PIN(MX8MN_PAD_WESEWVE1),
	IMX_PINCTWW_PIN(MX8MN_PAD_WESEWVE2),
	IMX_PINCTWW_PIN(MX8MN_PAD_WESEWVE3),
	IMX_PINCTWW_PIN(MX8MN_PAD_WESEWVE4),
	IMX_PINCTWW_PIN(MX8MN_PAD_WESEWVE5),
	IMX_PINCTWW_PIN(MX8MN_PAD_WESEWVE6),
	IMX_PINCTWW_PIN(MX8MN_PAD_WESEWVE7),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_BOOT_MODE2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_BOOT_MODE3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO00),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO01),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO02),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO03),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO04),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO05),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO06),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO07),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO08),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO09),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO10),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO11),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO12),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO13),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO14),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_GPIO1_IO15),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_MDC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_MDIO),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_TD3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_TD2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_TD1),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_TD0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_TX_CTW),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_TXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_WX_CTW),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_WXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_WD0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_WD1),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_WD2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ENET_WD3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_CWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_CMD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_DATA0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_DATA1),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_DATA2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_DATA3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_DATA4),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_DATA5),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_DATA6),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_DATA7),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_WESET_B),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD1_STWOBE),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_CD_B),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_CWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_CMD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_DATA0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_DATA1),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_DATA2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_DATA3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_WESET_B),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SD2_WP),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_AWE),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_CE0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_CE1),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_CE2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_CE3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_CWE),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DATA00),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DATA01),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DATA02),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DATA03),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DATA04),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DATA05),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DATA06),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DATA07),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_DQS),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_WE_B),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_WEADY_B),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_WE_B),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_NAND_WP_B),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI5_WXFS),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI5_WXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI5_WXD0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI5_WXD1),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI5_WXD2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI5_WXD3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI5_MCWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXFS),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXD0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXD1),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXD2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXD3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXD4),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXD5),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXD6),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_WXD7),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXFS),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXD0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXD1),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXD2),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXD3),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXD4),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXD5),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXD6),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_TXD7),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI1_MCWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI2_WXFS),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI2_WXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI2_WXD0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI2_TXFS),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI2_TXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI2_TXD0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI2_MCWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI3_WXFS),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI3_WXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI3_WXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI3_TXFS),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI3_TXC),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI3_TXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SAI3_MCWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SPDIF_TX),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SPDIF_WX),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_SPDIF_EXT_CWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ECSPI1_SCWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ECSPI1_MOSI),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ECSPI1_MISO),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ECSPI1_SS0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ECSPI2_SCWK),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ECSPI2_MOSI),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ECSPI2_MISO),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_ECSPI2_SS0),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_I2C1_SCW),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_I2C1_SDA),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_I2C2_SCW),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_I2C2_SDA),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_I2C3_SCW),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_I2C3_SDA),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_I2C4_SCW),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_I2C4_SDA),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_UAWT1_WXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_UAWT1_TXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_UAWT2_WXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_UAWT2_TXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_UAWT3_WXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_UAWT3_TXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_UAWT4_WXD),
	IMX_PINCTWW_PIN(MX8MN_IOMUXC_UAWT4_TXD),
};

static const stwuct imx_pinctww_soc_info imx8mn_pinctww_info = {
	.pins = imx8mn_pinctww_pads,
	.npins = AWWAY_SIZE(imx8mn_pinctww_pads),
	.gpw_compatibwe = "fsw,imx8mn-iomuxc-gpw",
};

static const stwuct of_device_id imx8mn_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imx8mn-iomuxc", .data = &imx8mn_pinctww_info, },
	{ /* sentinew */ }
};
MODUWE_DEVICE_TABWE(of, imx8mn_pinctww_of_match);

static int imx8mn_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn imx_pinctww_pwobe(pdev, &imx8mn_pinctww_info);
}

static stwuct pwatfowm_dwivew imx8mn_pinctww_dwivew = {
	.dwivew = {
		.name = "imx8mn-pinctww",
		.of_match_tabwe = imx8mn_pinctww_of_match,
		.suppwess_bind_attws = twue,
	},
	.pwobe = imx8mn_pinctww_pwobe,
};

static int __init imx8mn_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&imx8mn_pinctww_dwivew);
}
awch_initcaww(imx8mn_pinctww_init);

MODUWE_AUTHOW("Anson Huang <Anson.Huang@nxp.com>");
MODUWE_DESCWIPTION("NXP i.MX8MN pinctww dwivew");
MODUWE_WICENSE("GPW v2");
