
set_property CONFIG_MODE SPIx4 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 12 [current_design]
set_property BITSTREAM.CONFIG.OVERTEMPPOWERDOWN ENABLE [current_design]

set_property PROHIBIT true [get_sites B25]
set_property PROHIBIT true [get_sites A22]
set_property PROHIBIT true [get_sites B22]
set_property PROHIBIT true [get_sites C23]
set_property PROHIBIT true [get_sites B26]
set_property PROHIBIT true [get_sites A25]
set_property PROHIBIT true [get_sites B24]


set_property IOSTANDARD LVDS [get_ports {HDMIA0_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIA0_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIA0_P[1]}]
set_property IOSTANDARD LVDS [get_ports {HDMIA0_P[0]}]

set_property PACKAGE_PIN W10 [get_ports {HDMIA0_P[0]}]
set_property PACKAGE_PIN W9 [get_ports {HDMIA0_N[0]}]
set_property PACKAGE_PIN U6 [get_ports {HDMIA0_P[2]}]
set_property PACKAGE_PIN U5 [get_ports {HDMIA0_N[2]}]
set_property PACKAGE_PIN U2 [get_ports {HDMIA0_P[3]}]
set_property PACKAGE_PIN U1 [get_ports {HDMIA0_N[3]}]
set_property PACKAGE_PIN Y11 [get_ports {HDMIA1_P[0]}]
set_property PACKAGE_PIN Y10 [get_ports {HDMIA1_N[0]}]
set_property PACKAGE_PIN Y8 [get_ports {HDMIA1_P[1]}]
set_property PACKAGE_PIN Y7 [get_ports {HDMIA1_N[1]}]
set_property PACKAGE_PIN W6 [get_ports {HDMIA1_P[2]}]
set_property PACKAGE_PIN W5 [get_ports {HDMIA1_N[2]}]
set_property PACKAGE_PIN V3 [get_ports {HDMIA1_P[3]}]
set_property PACKAGE_PIN W3 [get_ports {HDMIA1_N[3]}]
set_property PACKAGE_PIN AE7 [get_ports {HDMIA2_P[0]}]
set_property PACKAGE_PIN AF7 [get_ports {HDMIA2_N[0]}]
set_property PACKAGE_PIN V9 [get_ports {HDMIA2_P[1]}]
set_property PACKAGE_PIN W8 [get_ports {HDMIA2_N[1]}]
set_property PACKAGE_PIN U7 [get_ports {HDMIA2_P[2]}]
set_property PACKAGE_PIN V6 [get_ports {HDMIA2_N[2]}]
set_property PACKAGE_PIN V4 [get_ports {HDMIA2_P[3]}]
set_property PACKAGE_PIN W4 [get_ports {HDMIA2_N[3]}]
set_property PACKAGE_PIN AC8 [get_ports {HDMIA3_P[0]}]
set_property PACKAGE_PIN AD8 [get_ports {HDMIA3_N[0]}]
set_property PACKAGE_PIN AA8 [get_ports {HDMIA3_P[1]}]
set_property PACKAGE_PIN AA7 [get_ports {HDMIA3_N[1]}]
set_property PACKAGE_PIN Y3 [get_ports {HDMIA3_P[2]}]
set_property PACKAGE_PIN Y2 [get_ports {HDMIA3_N[2]}]
set_property PACKAGE_PIN V2 [get_ports {HDMIA3_P[3]}]
set_property PACKAGE_PIN V1 [get_ports {HDMIA3_N[3]}]
set_property PACKAGE_PIN AB1 [get_ports {HDMIA4_P[2]}]
set_property PACKAGE_PIN AC1 [get_ports {HDMIA4_N[2]}]
set_property PACKAGE_PIN W1 [get_ports {HDMIA4_P[3]}]
set_property PACKAGE_PIN Y1 [get_ports {HDMIA4_N[3]}]
set_property PACKAGE_PIN AA3 [get_ports {HDMIA5_P[2]}]
set_property PACKAGE_PIN AA2 [get_ports {HDMIA5_N[2]}]
set_property PACKAGE_PIN AA4 [get_ports {HDMIA5_P[3]}]
set_property PACKAGE_PIN AB4 [get_ports {HDMIA5_N[3]}]
set_property PACKAGE_PIN AB2 [get_ports CLKA_P]
set_property PACKAGE_PIN AC2 [get_ports CLKA_N]
set_property PACKAGE_PIN AC4 [get_ports {HDMIA6_P[2]}]
set_property PACKAGE_PIN AC3 [get_ports {HDMIA6_N[2]}]
set_property PACKAGE_PIN AA5 [get_ports {HDMIA6_P[3]}]
set_property PACKAGE_PIN AB5 [get_ports {HDMIA6_N[3]}]
set_property PACKAGE_PIN AB6 [get_ports {HDMIA7_P[2]}]
set_property PACKAGE_PIN AC6 [get_ports {HDMIA7_N[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports RST]


set_property IOSTANDARD LVDS [get_ports Vertex_P]


set_property PACKAGE_PIN P23 [get_ports CLKC_P]

set_property PACKAGE_PIN AF3 [get_ports C_P]
set_property PACKAGE_PIN AF2 [get_ports C_N]
set_property PACKAGE_PIN AE6 [get_ports SC_P]
set_property PACKAGE_PIN AE5 [get_ports SC_N]
set_property PACKAGE_PIN AE3 [get_ports OrA_P]
set_property PACKAGE_PIN AE2 [get_ports OrA_N]
set_property PACKAGE_PIN V11 [get_ports Vertex_P]
set_property PACKAGE_PIN W11 [get_ports Vertex_N]
set_property PACKAGE_PIN AB7 [get_ports {HDMIA4_P[1]}]
set_property PACKAGE_PIN AC7 [get_ports {HDMIA4_N[1]}]
set_property PACKAGE_PIN AA9 [get_ports {HDMIA4_P[0]}]
set_property PACKAGE_PIN AB9 [get_ports {HDMIA4_N[0]}]
set_property PACKAGE_PIN AC9 [get_ports {HDMIA5_P[1]}]
set_property PACKAGE_PIN AD9 [get_ports {HDMIA5_N[1]}]
set_property PACKAGE_PIN AB11 [get_ports {HDMIA5_P[0]}]
set_property PACKAGE_PIN AC11 [get_ports {HDMIA5_N[0]}]
set_property PACKAGE_PIN AF5 [get_ports {HDMIA9_P[3]}]
set_property PACKAGE_PIN AF4 [get_ports {HDMIA9_N[3]}]
set_property PACKAGE_PIN AD1 [get_ports {HDMIA9_P[2]}]
set_property PACKAGE_PIN AE1 [get_ports {HDMIA9_N[2]}]
set_property PACKAGE_PIN AA10 [get_ports {HDMIA6_P[1]}]
set_property PACKAGE_PIN AB10 [get_ports {HDMIA6_N[1]}]
set_property PACKAGE_PIN AD10 [get_ports {HDMIA9_P[1]}]
set_property PACKAGE_PIN AE10 [get_ports {HDMIA9_N[1]}]
set_property PACKAGE_PIN AE12 [get_ports {HDMIA9_P[0]}]
set_property PACKAGE_PIN AF12 [get_ports {HDMIA9_N[0]}]
set_property PACKAGE_PIN AB12 [get_ports {HDMIA6_P[0]}]
set_property PACKAGE_PIN AC12 [get_ports {HDMIA6_N[0]}]
set_property PACKAGE_PIN Y6 [get_ports {HDMIA7_P[3]}]
set_property PACKAGE_PIN Y5 [get_ports {HDMIA7_N[3]}]
set_property PACKAGE_PIN AD4 [get_ports {HDMIA8_P[3]}]
set_property PACKAGE_PIN AD3 [get_ports {HDMIA8_N[3]}]
set_property PACKAGE_PIN AD6 [get_ports {HDMIA8_P[2]}]
set_property PACKAGE_PIN AD5 [get_ports {HDMIA8_N[2]}]
set_property PACKAGE_PIN AA13 [get_ports {HDMIA7_P[1]}]
set_property PACKAGE_PIN AA12 [get_ports {HDMIA7_N[1]}]
set_property PACKAGE_PIN Y13 [get_ports {HDMIA8_P[1]}]
set_property PACKAGE_PIN Y12 [get_ports {HDMIA8_N[1]}]
set_property PACKAGE_PIN AD11 [get_ports {HDMIA8_P[0]}]
set_property PACKAGE_PIN AE11 [get_ports {HDMIA8_N[0]}]
set_property PACKAGE_PIN AC13 [get_ports {HDMIA7_P[0]}]
set_property PACKAGE_PIN AD13 [get_ports {HDMIA7_N[0]}]
set_property PACKAGE_PIN AE8 [get_ports OrB_P]
set_property PACKAGE_PIN AF8 [get_ports OrB_N]
set_property PACKAGE_PIN V8 [get_ports {HDMIA0_P[1]}]
set_property PACKAGE_PIN V7 [get_ports {HDMIA0_N[1]}]


set_property PACKAGE_PIN K25 [get_ports {HDMIC0_P[0]}]
set_property PACKAGE_PIN K26 [get_ports {HDMIC0_N[0]}]
set_property PACKAGE_PIN R26 [get_ports {HDMIC0_P[1]}]
set_property PACKAGE_PIN P26 [get_ports {HDMIC0_N[1]}]
set_property PACKAGE_PIN M25 [get_ports {HDMIC1_P[0]}]
set_property PACKAGE_PIN L25 [get_ports {HDMIC1_N[0]}]
set_property PACKAGE_PIN P24 [get_ports {HDMIC1_P[1]}]
set_property PACKAGE_PIN N24 [get_ports {HDMIC1_N[1]}]
set_property PACKAGE_PIN N26 [get_ports {HDMIC2_P[0]}]
set_property PACKAGE_PIN M26 [get_ports {HDMIC2_N[0]}]
set_property PACKAGE_PIN R25 [get_ports {HDMIC2_P[1]}]
set_property PACKAGE_PIN P25 [get_ports {HDMIC2_N[1]}]
set_property PACKAGE_PIN N19 [get_ports {HDMIC3_P[0]}]
set_property PACKAGE_PIN M20 [get_ports {HDMIC3_N[0]}]
set_property PACKAGE_PIN Y17 [get_ports {HDMIC9_P[2]}]
set_property PACKAGE_PIN Y18 [get_ports {HDMIC9_N[2]}]
set_property PACKAGE_PIN V16 [get_ports {HDMIC9_P[3]}]
set_property PACKAGE_PIN V17 [get_ports {HDMIC9_N[3]}]
set_property PACKAGE_PIN M24 [get_ports {HDMIC3_P[1]}]
set_property PACKAGE_PIN L24 [get_ports {HDMIC3_N[1]}]
set_property PACKAGE_PIN P19 [get_ports {HDMIC4_P[0]}]
set_property PACKAGE_PIN P20 [get_ports {HDMIC4_N[0]}]
set_property PACKAGE_PIN R16 [get_ports {HDMIC9_P[1]}]
set_property PACKAGE_PIN R17 [get_ports {HDMIC9_N[1]}]
set_property PACKAGE_PIN M21 [get_ports {HDMIC4_P[1]}]
set_property PACKAGE_PIN M22 [get_ports {HDMIC4_N[1]}]
set_property PACKAGE_PIN P16 [get_ports {HDMIC9_P[0]}]
set_property PACKAGE_PIN N17 [get_ports {HDMIC9_N[0]}]
set_property PACKAGE_PIN N21 [get_ports {HDMIC5_P[0]}]
set_property PACKAGE_PIN N22 [get_ports {HDMIC5_N[0]}]
set_property PACKAGE_PIN AB19 [get_ports {HDMIC8_P[3]}]
set_property PACKAGE_PIN AB20 [get_ports {HDMIC8_N[3]}]
set_property PACKAGE_PIN R21 [get_ports {HDMIC5_P[1]}]
set_property PACKAGE_PIN P21 [get_ports {HDMIC5_N[1]}]
set_property PACKAGE_PIN AC19 [get_ports {HDMIC8_P[2]}]
set_property PACKAGE_PIN AD19 [get_ports {HDMIC8_N[2]}]
set_property PACKAGE_PIN R22 [get_ports {HDMIC6_P[0]}]
set_property PACKAGE_PIN R23 [get_ports {HDMIC6_N[0]}]
set_property PACKAGE_PIN T18 [get_ports {HDMIC8_P[1]}]
set_property PACKAGE_PIN T19 [get_ports {HDMIC8_N[1]}]
set_property PACKAGE_PIN T24 [get_ports {HDMIC6_P[1]}]
set_property PACKAGE_PIN T25 [get_ports {HDMIC6_N[1]}]
set_property PACKAGE_PIN U19 [get_ports {HDMIC8_P[0]}]
set_property PACKAGE_PIN U20 [get_ports {HDMIC8_N[0]}]
set_property PACKAGE_PIN T20 [get_ports {HDMIC7_P[0]}]
set_property PACKAGE_PIN R20 [get_ports {HDMIC7_N[0]}]
set_property PACKAGE_PIN AA19 [get_ports {HDMIC7_P[3]}]
set_property PACKAGE_PIN AA20 [get_ports {HDMIC7_N[3]}]
set_property PACKAGE_PIN T22 [get_ports {HDMIC7_P[1]}]
set_property PACKAGE_PIN T23 [get_ports {HDMIC7_N[1]}]
set_property PACKAGE_PIN AD20 [get_ports {HDMIC7_P[2]}]
set_property PACKAGE_PIN AE20 [get_ports {HDMIC7_N[2]}]
set_property PACKAGE_PIN AB17 [get_ports {HDMIC6_P[3]}]
set_property PACKAGE_PIN AC17 [get_ports {HDMIC6_N[3]}]

set_property PACKAGE_PIN AE17 [get_ports {HDMIC0_P[2]}]
set_property PACKAGE_PIN AF17 [get_ports {HDMIC0_N[2]}]
set_property PACKAGE_PIN AF14 [get_ports {HDMIC0_P[3]}]
set_property PACKAGE_PIN AF15 [get_ports {HDMIC0_N[3]}]
set_property PACKAGE_PIN AE18 [get_ports {HDMIC1_P[2]}]
set_property PACKAGE_PIN AF18 [get_ports {HDMIC1_N[2]}]
set_property PACKAGE_PIN AD15 [get_ports {HDMIC1_P[3]}]
set_property PACKAGE_PIN AE15 [get_ports {HDMIC1_N[3]}]
set_property PACKAGE_PIN AF19 [get_ports {HDMIC2_P[2]}]
set_property PACKAGE_PIN AF20 [get_ports {HDMIC2_N[2]}]
set_property PACKAGE_PIN AD16 [get_ports {HDMIC2_P[3]}]
set_property PACKAGE_PIN AE16 [get_ports {HDMIC2_N[3]}]
set_property PACKAGE_PIN AA14 [get_ports {HDMIC3_P[2]}]
set_property PACKAGE_PIN AA15 [get_ports {HDMIC3_N[2]}]
set_property PACKAGE_PIN AC14 [get_ports {HDMIC3_P[3]}]
set_property PACKAGE_PIN AD14 [get_ports {HDMIC3_N[3]}]
set_property PACKAGE_PIN Y15 [get_ports {HDMIC4_P[2]}]
set_property PACKAGE_PIN Y16 [get_ports {HDMIC4_N[2]}]
set_property PACKAGE_PIN AB14 [get_ports {HDMIC4_P[3]}]
set_property PACKAGE_PIN AB15 [get_ports {HDMIC4_N[3]}]
set_property PACKAGE_PIN AA17 [get_ports {HDMIC5_P[2]}]
set_property PACKAGE_PIN AA18 [get_ports {HDMIC5_N[2]}]
set_property PACKAGE_PIN AB16 [get_ports {HDMIC5_P[3]}]
set_property PACKAGE_PIN AC16 [get_ports {HDMIC5_N[3]}]
set_property PACKAGE_PIN AC18 [get_ports {HDMIC6_P[2]}]
set_property PACKAGE_PIN AD18 [get_ports {HDMIC6_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC0_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC0_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC0_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC0_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC1_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC1_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC1_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC1_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC2_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC2_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC2_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC2_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC3_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC3_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC3_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC3_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC4_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC4_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC4_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC4_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC5_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC5_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC5_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC5_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC6_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC6_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC6_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC6_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC7_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC7_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC7_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC7_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC8_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC8_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC8_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC8_N[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC9_P[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC9_N[2]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC9_P[3]}]
set_property IOSTANDARD LVDS [get_ports {HDMIC9_N[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MISOC[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {MOSIC[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCKC[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SELC[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports CS]
set_property IOSTANDARD LVCMOS33 [get_ports MISO]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI]
set_property IOSTANDARD LVCMOS33 [get_ports SCK]
set_property PACKAGE_PIN D23 [get_ports SCK]

set_property PACKAGE_PIN B21 [get_ports RST]
set_property PACKAGE_PIN C21 [get_ports MOSI]
set_property PACKAGE_PIN D21 [get_ports MISO]
set_property PACKAGE_PIN B20 [get_ports CS]

set_property PACKAGE_PIN J8 [get_ports {MISOA[0]}]
set_property PACKAGE_PIN H8 [get_ports {MOSIA[0]}]
set_property PACKAGE_PIN F8 [get_ports {SCKA[0]}]
set_property PACKAGE_PIN D8 [get_ports {SELA[0]}]
set_property PACKAGE_PIN A8 [get_ports {MISOA[1]}]
set_property PACKAGE_PIN H9 [get_ports {MOSIA[1]}]
set_property PACKAGE_PIN G9 [get_ports {SCKA[1]}]
set_property PACKAGE_PIN F9 [get_ports {SELA[1]}]
set_property PACKAGE_PIN D9 [get_ports {MISOA[2]}]
set_property PACKAGE_PIN C9 [get_ports {MOSIA[2]}]
set_property PACKAGE_PIN B9 [get_ports {SCKA[2]}]
set_property PACKAGE_PIN A9 [get_ports {SELA[2]}]
set_property PACKAGE_PIN J10 [get_ports {MISOA[3]}]
set_property PACKAGE_PIN G10 [get_ports {MOSIA[3]}]
set_property PACKAGE_PIN F10 [get_ports {SCKA[3]}]
set_property PACKAGE_PIN E10 [get_ports {SELA[3]}]
set_property PACKAGE_PIN D10 [get_ports {MISOA[4]}]
set_property PACKAGE_PIN B10 [get_ports {MOSIA[4]}]
set_property PACKAGE_PIN A10 [get_ports {SCKA[4]}]
set_property PACKAGE_PIN J11 [get_ports {SELA[4]}]
set_property PACKAGE_PIN H11 [get_ports {MISOA[5]}]
set_property PACKAGE_PIN G11 [get_ports {MOSIA[5]}]
set_property PACKAGE_PIN E11 [get_ports {SCKA[5]}]
set_property PACKAGE_PIN D11 [get_ports {SELA[5]}]
set_property PACKAGE_PIN C11 [get_ports {MISOA[6]}]
set_property PACKAGE_PIN B11 [get_ports {MOSIA[6]}]
set_property PACKAGE_PIN H12 [get_ports {SCKA[6]}]
set_property PACKAGE_PIN G12 [get_ports {SELA[6]}]
set_property PACKAGE_PIN F12 [get_ports {MISOA[7]}]
set_property PACKAGE_PIN E12 [get_ports {MOSIA[7]}]
set_property PACKAGE_PIN C12 [get_ports {SCKA[7]}]
set_property PACKAGE_PIN B12 [get_ports {SELA[7]}]
set_property PACKAGE_PIN A12 [get_ports {MISOA[8]}]
set_property PACKAGE_PIN J13 [get_ports {MOSIA[8]}]
set_property PACKAGE_PIN H13 [get_ports {SCKA[8]}]
set_property PACKAGE_PIN F13 [get_ports {SELA[8]}]
set_property PACKAGE_PIN E13 [get_ports {MISOA[9]}]
set_property PACKAGE_PIN D13 [get_ports {MOSIA[9]}]
set_property PACKAGE_PIN C13 [get_ports {SCKA[9]}]
set_property PACKAGE_PIN A13 [get_ports {SELA[9]}]
set_property PACKAGE_PIN J14 [get_ports {MISOC[0]}]
set_property PACKAGE_PIN H14 [get_ports {MOSIC[0]}]
set_property PACKAGE_PIN G14 [get_ports {SCKC[0]}]
set_property PACKAGE_PIN F14 [get_ports {SELC[0]}]
set_property PACKAGE_PIN D14 [get_ports {MISOC[1]}]
set_property PACKAGE_PIN C14 [get_ports {MOSIC[1]}]
set_property PACKAGE_PIN B14 [get_ports {SCKC[1]}]
set_property PACKAGE_PIN A14 [get_ports {SELC[1]}]
set_property PACKAGE_PIN K15 [get_ports {MISOC[2]}]
set_property PACKAGE_PIN J15 [get_ports {MOSIC[2]}]
set_property PACKAGE_PIN G15 [get_ports {SCKC[2]}]
set_property PACKAGE_PIN F15 [get_ports {SELC[2]}]
set_property PACKAGE_PIN E15 [get_ports {MISOC[3]}]
set_property PACKAGE_PIN D15 [get_ports {MOSIC[3]}]
set_property PACKAGE_PIN B15 [get_ports {SCKC[3]}]
set_property PACKAGE_PIN A15 [get_ports {SELC[3]}]
set_property PACKAGE_PIN M16 [get_ports {MISOC[4]}]
set_property PACKAGE_PIN K16 [get_ports {MOSIC[4]}]
set_property PACKAGE_PIN J16 [get_ports {SCKC[4]}]
set_property PACKAGE_PIN H16 [get_ports {SELC[4]}]
set_property PACKAGE_PIN G16 [get_ports {MISOC[5]}]
set_property PACKAGE_PIN E16 [get_ports {MOSIC[5]}]
set_property PACKAGE_PIN D16 [get_ports {SCKC[5]}]
set_property PACKAGE_PIN C16 [get_ports {SELC[5]}]
set_property PACKAGE_PIN B16 [get_ports {MISOC[6]}]
set_property PACKAGE_PIN M17 [get_ports {MOSIC[6]}]
set_property PACKAGE_PIN L17 [get_ports {SCKC[6]}]
set_property PACKAGE_PIN K17 [get_ports {SELC[6]}]
set_property PACKAGE_PIN H17 [get_ports {MISOC[7]}]
set_property PACKAGE_PIN G17 [get_ports {MOSIC[7]}]
set_property PACKAGE_PIN F17 [get_ports {SCKC[7]}]
set_property PACKAGE_PIN E17 [get_ports {SELC[7]}]
set_property PACKAGE_PIN C17 [get_ports {MISOC[8]}]
set_property PACKAGE_PIN B17 [get_ports {MOSIC[8]}]
set_property PACKAGE_PIN A17 [get_ports {SCKC[8]}]
set_property PACKAGE_PIN L18 [get_ports {SELC[8]}]
set_property PACKAGE_PIN H18 [get_ports {SCKC[9]}]
set_property PACKAGE_PIN J18 [get_ports {MOSIC[9]}]
set_property PACKAGE_PIN K18 [get_ports {MISOC[9]}]
set_property PACKAGE_PIN F18 [get_ports {SELC[9]}]

set_property IOSTANDARD LVCMOS33 [get_ports {LA0[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LA3[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports LACK0]
set_property IOSTANDARD LVCMOS33 [get_ports LACK1]
set_property IOSTANDARD LVCMOS33 [get_ports LACK2]
set_property IOSTANDARD LVCMOS33 [get_ports LACK3]
set_property SLEW FAST [get_ports LACK0]
set_property SLEW FAST [get_ports LACK1]
set_property SLEW FAST [get_ports LACK2]
set_property SLEW FAST [get_ports LACK3]
set_property SLEW FAST [get_ports {LA0[15]}]
set_property SLEW FAST [get_ports {LA0[14]}]
set_property SLEW FAST [get_ports {LA0[13]}]
set_property SLEW FAST [get_ports {LA0[12]}]
set_property SLEW FAST [get_ports {LA0[11]}]
set_property SLEW FAST [get_ports {LA0[10]}]
set_property SLEW FAST [get_ports {LA0[9]}]
set_property SLEW FAST [get_ports {LA0[8]}]
set_property SLEW FAST [get_ports {LA0[7]}]
set_property SLEW FAST [get_ports {LA0[6]}]
set_property SLEW FAST [get_ports {LA0[5]}]
set_property SLEW FAST [get_ports {LA0[4]}]
set_property SLEW FAST [get_ports {LA0[3]}]
set_property SLEW FAST [get_ports {LA0[2]}]
set_property SLEW FAST [get_ports {LA0[1]}]
set_property SLEW FAST [get_ports {LA0[0]}]
set_property SLEW FAST [get_ports {LA1[15]}]
set_property SLEW FAST [get_ports {LA1[14]}]
set_property SLEW FAST [get_ports {LA1[13]}]
set_property SLEW FAST [get_ports {LA1[12]}]
set_property SLEW FAST [get_ports {LA1[11]}]
set_property SLEW FAST [get_ports {LA1[10]}]
set_property SLEW FAST [get_ports {LA1[9]}]
set_property SLEW FAST [get_ports {LA1[8]}]
set_property SLEW FAST [get_ports {LA1[7]}]
set_property SLEW FAST [get_ports {LA1[6]}]
set_property SLEW FAST [get_ports {LA1[5]}]
set_property SLEW FAST [get_ports {LA1[4]}]
set_property SLEW FAST [get_ports {LA1[3]}]
set_property SLEW FAST [get_ports {LA1[2]}]
set_property SLEW FAST [get_ports {LA1[1]}]
set_property SLEW FAST [get_ports {LA1[0]}]
set_property SLEW FAST [get_ports {LA2[15]}]
set_property SLEW FAST [get_ports {LA2[14]}]
set_property SLEW FAST [get_ports {LA2[13]}]
set_property SLEW FAST [get_ports {LA2[12]}]
set_property SLEW FAST [get_ports {LA2[11]}]
set_property SLEW FAST [get_ports {LA2[10]}]
set_property SLEW FAST [get_ports {LA2[9]}]
set_property SLEW FAST [get_ports {LA2[8]}]
set_property SLEW FAST [get_ports {LA2[7]}]
set_property SLEW FAST [get_ports {LA2[6]}]
set_property SLEW FAST [get_ports {LA2[5]}]
set_property SLEW FAST [get_ports {LA2[4]}]
set_property SLEW FAST [get_ports {LA2[3]}]
set_property SLEW FAST [get_ports {LA2[2]}]
set_property SLEW FAST [get_ports {LA2[1]}]
set_property SLEW FAST [get_ports {LA2[0]}]
set_property SLEW FAST [get_ports {LA3[15]}]
set_property SLEW FAST [get_ports {LA3[14]}]
set_property SLEW FAST [get_ports {LA3[13]}]
set_property SLEW FAST [get_ports {LA3[12]}]
set_property SLEW FAST [get_ports {LA3[11]}]
set_property SLEW FAST [get_ports {LA3[10]}]
set_property SLEW FAST [get_ports {LA3[9]}]
set_property SLEW FAST [get_ports {LA3[8]}]
set_property SLEW FAST [get_ports {LA3[7]}]
set_property SLEW FAST [get_ports {LA3[6]}]
set_property SLEW FAST [get_ports {LA3[5]}]
set_property SLEW FAST [get_ports {LA3[4]}]
set_property SLEW FAST [get_ports {LA3[3]}]
set_property SLEW FAST [get_ports {LA3[2]}]
set_property SLEW FAST [get_ports {LA3[1]}]
set_property SLEW FAST [get_ports {LA3[0]}]
set_property PACKAGE_PIN W20 [get_ports {LA0[0]}]
set_property PACKAGE_PIN Y20 [get_ports {LA0[1]}]
set_property PACKAGE_PIN U21 [get_ports {LA0[2]}]
set_property PACKAGE_PIN V21 [get_ports {LA0[3]}]
set_property PACKAGE_PIN W21 [get_ports {LA0[4]}]
set_property PACKAGE_PIN Y21 [get_ports {LA0[5]}]
set_property PACKAGE_PIN AB21 [get_ports {LA0[6]}]
set_property PACKAGE_PIN AC21 [get_ports {LA0[7]}]
set_property PACKAGE_PIN AD21 [get_ports {LA0[8]}]
set_property PACKAGE_PIN AE21 [get_ports {LA0[9]}]
set_property PACKAGE_PIN U22 [get_ports {LA0[10]}]
set_property PACKAGE_PIN V22 [get_ports {LA0[11]}]
set_property PACKAGE_PIN Y22 [get_ports {LA0[12]}]
set_property PACKAGE_PIN AA22 [get_ports {LA0[13]}]
set_property PACKAGE_PIN AB22 [get_ports {LA0[14]}]
set_property PACKAGE_PIN AC22 [get_ports {LA0[15]}]
set_property PACKAGE_PIN AE22 [get_ports LACK0]
set_property PACKAGE_PIN AF22 [get_ports {LA1[0]}]
set_property PACKAGE_PIN V23 [get_ports {LA1[1]}]
set_property PACKAGE_PIN W23 [get_ports {LA1[2]}]
set_property PACKAGE_PIN Y23 [get_ports {LA1[3]}]
set_property PACKAGE_PIN AA23 [get_ports {LA1[4]}]
set_property PACKAGE_PIN AC23 [get_ports {LA1[5]}]
set_property PACKAGE_PIN AD23 [get_ports {LA1[6]}]
set_property PACKAGE_PIN AE23 [get_ports {LA1[7]}]
set_property PACKAGE_PIN AF23 [get_ports {LA1[8]}]
set_property PACKAGE_PIN U24 [get_ports {LA1[9]}]
set_property PACKAGE_PIN V24 [get_ports {LA1[10]}]
set_property PACKAGE_PIN W24 [get_ports {LA1[11]}]
set_property PACKAGE_PIN AA24 [get_ports {LA1[12]}]
set_property PACKAGE_PIN AB24 [get_ports {LA1[13]}]
set_property PACKAGE_PIN AC24 [get_ports {LA1[14]}]
set_property PACKAGE_PIN AD24 [get_ports {LA1[15]}]
set_property PACKAGE_PIN AF24 [get_ports LACK1]
set_property PACKAGE_PIN U25 [get_ports {LA2[0]}]
set_property PACKAGE_PIN W25 [get_ports {LA2[1]}]
set_property PACKAGE_PIN Y25 [get_ports {LA2[2]}]
set_property PACKAGE_PIN AA25 [get_ports {LA2[3]}]
set_property PACKAGE_PIN AB25 [get_ports {LA2[4]}]
set_property PACKAGE_PIN AD25 [get_ports {LA2[5]}]
set_property PACKAGE_PIN AE25 [get_ports {LA2[6]}]
set_property PACKAGE_PIN AF25 [get_ports {LA2[7]}]
set_property PACKAGE_PIN U26 [get_ports {LA2[8]}]
set_property PACKAGE_PIN V26 [get_ports {LA2[9]}]
set_property PACKAGE_PIN W26 [get_ports {LA2[10]}]
set_property PACKAGE_PIN Y26 [get_ports {LA2[11]}]
set_property PACKAGE_PIN AB26 [get_ports {LA2[12]}]
set_property PACKAGE_PIN AC26 [get_ports {LA2[13]}]
set_property PACKAGE_PIN AD26 [get_ports {LA2[14]}]
set_property PACKAGE_PIN AE26 [get_ports {LA2[15]}]
set_property PACKAGE_PIN L22 [get_ports LACK2]
set_property PACKAGE_PIN L23 [get_ports {LA3[0]}]
set_property PACKAGE_PIN K21 [get_ports {LA3[1]}]
set_property PACKAGE_PIN K22 [get_ports {LA3[2]}]
set_property PACKAGE_PIN K23 [get_ports {LA3[3]}]
set_property PACKAGE_PIN J21 [get_ports {LA3[4]}]
set_property PACKAGE_PIN J23 [get_ports {LA3[5]}]
set_property PACKAGE_PIN J24 [get_ports {LA3[6]}]
set_property PACKAGE_PIN J25 [get_ports {LA3[7]}]
set_property PACKAGE_PIN J26 [get_ports {LA3[8]}]
set_property PACKAGE_PIN H21 [get_ports {LA3[9]}]
set_property PACKAGE_PIN H22 [get_ports {LA3[10]}]
set_property PACKAGE_PIN H23 [get_ports {LA3[11]}]
set_property PACKAGE_PIN H24 [get_ports {LA3[12]}]
set_property PACKAGE_PIN H26 [get_ports {LA3[13]}]
set_property PACKAGE_PIN G21 [get_ports {LA3[14]}]
set_property PACKAGE_PIN G22 [get_ports {LA3[15]}]
set_property PACKAGE_PIN G24 [get_ports LACK3]

set_property IOSTANDARD LVCMOS33 [get_ports {LED[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[0]}]
set_property DRIVE 16 [get_ports {LED[9]}]
set_property DRIVE 16 [get_ports {LED[8]}]
set_property DRIVE 16 [get_ports {LED[7]}]
set_property DRIVE 16 [get_ports {LED[6]}]
set_property DRIVE 16 [get_ports {LED[5]}]
set_property DRIVE 16 [get_ports {LED[4]}]
set_property DRIVE 16 [get_ports {LED[3]}]
set_property DRIVE 16 [get_ports {LED[2]}]
set_property DRIVE 16 [get_ports {LED[1]}]
set_property DRIVE 16 [get_ports {LED[0]}]
set_property PACKAGE_PIN G25 [get_ports {LED[0]}]
set_property PACKAGE_PIN G26 [get_ports {LED[1]}]
set_property PACKAGE_PIN F22 [get_ports {LED[2]}]
set_property PACKAGE_PIN F23 [get_ports {LED[3]}]
set_property PACKAGE_PIN F24 [get_ports {LED[4]}]
set_property PACKAGE_PIN F25 [get_ports {LED[5]}]
set_property PACKAGE_PIN E21 [get_ports {LED[6]}]
set_property PACKAGE_PIN E22 [get_ports {LED[7]}]
set_property PACKAGE_PIN E23 [get_ports {LED[8]}]
set_property PACKAGE_PIN E25 [get_ports {LED[9]}]

set_property PACKAGE_PIN H6 [get_ports MGTCLK_P]
set_property PACKAGE_PIN H5 [get_ports MGTCLK_N]
set_property PACKAGE_PIN R3 [get_ports GBT_RX_N]
set_property PACKAGE_PIN R4 [get_ports GBT_RX_P]
set_property PACKAGE_PIN N3 [get_ports ETH_RX_N]
set_property PACKAGE_PIN N4 [get_ports ETH_RX_P]
set_property PACKAGE_PIN M1 [get_ports ETH_TX_N]
set_property PACKAGE_PIN M2 [get_ports ETH_TX_P]

set_property PACKAGE_PIN AF10 [get_ports LAS_P]
set_property PACKAGE_PIN AF9 [get_ports LAS_N]
set_property PACKAGE_PIN K6 [get_ports ETHCLK_P]
set_property PACKAGE_PIN K5 [get_ports ETHCLK_N]

set_property IOSTANDARD LVCMOS33 [get_ports IRQ]
set_property PACKAGE_PIN A20 [get_ports IRQ]




set_property IOSTANDARD LVCMOS33 [get_ports {LA2[2]}]



set_property BITSTREAM.CONFIG.PERSIST NO [current_design]





set_property OFFCHIP_TERM NONE [get_ports LACK0]
set_property OFFCHIP_TERM NONE [get_ports LACK1]
set_property OFFCHIP_TERM NONE [get_ports LACK2]
set_property OFFCHIP_TERM NONE [get_ports LACK3]
set_property OFFCHIP_TERM NONE [get_ports MISO]
set_property OFFCHIP_TERM NONE [get_ports LA0[15]]
set_property OFFCHIP_TERM NONE [get_ports LA0[14]]
set_property OFFCHIP_TERM NONE [get_ports LA0[13]]
set_property OFFCHIP_TERM NONE [get_ports LA0[12]]
set_property OFFCHIP_TERM NONE [get_ports LA0[11]]
set_property OFFCHIP_TERM NONE [get_ports LA0[10]]
set_property OFFCHIP_TERM NONE [get_ports LA0[9]]
set_property OFFCHIP_TERM NONE [get_ports LA0[8]]
set_property OFFCHIP_TERM NONE [get_ports LA0[7]]
set_property OFFCHIP_TERM NONE [get_ports LA0[6]]
set_property OFFCHIP_TERM NONE [get_ports LA0[5]]
set_property OFFCHIP_TERM NONE [get_ports LA0[4]]
set_property OFFCHIP_TERM NONE [get_ports LA0[3]]
set_property OFFCHIP_TERM NONE [get_ports LA0[2]]
set_property OFFCHIP_TERM NONE [get_ports LA0[1]]
set_property OFFCHIP_TERM NONE [get_ports LA0[0]]
set_property OFFCHIP_TERM NONE [get_ports LA1[15]]
set_property OFFCHIP_TERM NONE [get_ports LA1[14]]
set_property OFFCHIP_TERM NONE [get_ports LA1[13]]
set_property OFFCHIP_TERM NONE [get_ports LA1[12]]
set_property OFFCHIP_TERM NONE [get_ports LA1[11]]
set_property OFFCHIP_TERM NONE [get_ports LA1[10]]
set_property OFFCHIP_TERM NONE [get_ports LA1[9]]
set_property OFFCHIP_TERM NONE [get_ports LA1[8]]
set_property OFFCHIP_TERM NONE [get_ports LA1[7]]
set_property OFFCHIP_TERM NONE [get_ports LA1[6]]
set_property OFFCHIP_TERM NONE [get_ports LA1[5]]
set_property OFFCHIP_TERM NONE [get_ports LA1[4]]
set_property OFFCHIP_TERM NONE [get_ports LA1[3]]
set_property OFFCHIP_TERM NONE [get_ports LA1[2]]
set_property OFFCHIP_TERM NONE [get_ports LA1[1]]
set_property OFFCHIP_TERM NONE [get_ports LA1[0]]
set_property OFFCHIP_TERM NONE [get_ports LA2[15]]
set_property OFFCHIP_TERM NONE [get_ports LA2[14]]
set_property OFFCHIP_TERM NONE [get_ports LA2[13]]
set_property OFFCHIP_TERM NONE [get_ports LA2[12]]
set_property OFFCHIP_TERM NONE [get_ports LA2[11]]
set_property OFFCHIP_TERM NONE [get_ports LA2[10]]
set_property OFFCHIP_TERM NONE [get_ports LA2[9]]
set_property OFFCHIP_TERM NONE [get_ports LA2[8]]
set_property OFFCHIP_TERM NONE [get_ports LA2[7]]
set_property OFFCHIP_TERM NONE [get_ports LA2[6]]
set_property OFFCHIP_TERM NONE [get_ports LA2[5]]
set_property OFFCHIP_TERM NONE [get_ports LA2[4]]
set_property OFFCHIP_TERM NONE [get_ports LA2[3]]
set_property OFFCHIP_TERM NONE [get_ports LA2[2]]
set_property OFFCHIP_TERM NONE [get_ports LA2[1]]
set_property OFFCHIP_TERM NONE [get_ports LA2[0]]
set_property OFFCHIP_TERM NONE [get_ports LA3[15]]
set_property OFFCHIP_TERM NONE [get_ports LA3[14]]
set_property OFFCHIP_TERM NONE [get_ports LA3[13]]
set_property OFFCHIP_TERM NONE [get_ports LA3[12]]
set_property OFFCHIP_TERM NONE [get_ports LA3[11]]
set_property OFFCHIP_TERM NONE [get_ports LA3[10]]
set_property OFFCHIP_TERM NONE [get_ports LA3[9]]
set_property OFFCHIP_TERM NONE [get_ports LA3[8]]
set_property OFFCHIP_TERM NONE [get_ports LA3[7]]
set_property OFFCHIP_TERM NONE [get_ports LA3[6]]
set_property OFFCHIP_TERM NONE [get_ports LA3[5]]
set_property OFFCHIP_TERM NONE [get_ports LA3[4]]
set_property OFFCHIP_TERM NONE [get_ports LA3[3]]
set_property OFFCHIP_TERM NONE [get_ports LA3[2]]
set_property OFFCHIP_TERM NONE [get_ports LA3[1]]
set_property OFFCHIP_TERM NONE [get_ports LA3[0]]
set_property OFFCHIP_TERM NONE [get_ports LED[9]]
set_property OFFCHIP_TERM NONE [get_ports LED[8]]
set_property OFFCHIP_TERM NONE [get_ports LED[7]]
set_property OFFCHIP_TERM NONE [get_ports LED[6]]
set_property OFFCHIP_TERM NONE [get_ports LED[5]]
set_property OFFCHIP_TERM NONE [get_ports LED[4]]
set_property OFFCHIP_TERM NONE [get_ports LED[3]]
set_property OFFCHIP_TERM NONE [get_ports LED[2]]
set_property OFFCHIP_TERM NONE [get_ports LED[1]]
set_property OFFCHIP_TERM NONE [get_ports LED[0]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[9]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[8]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[7]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[6]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[5]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[4]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[3]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[2]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[1]]
set_property OFFCHIP_TERM NONE [get_ports MOSIA[0]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[9]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[8]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[7]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[6]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[5]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[4]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[3]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[2]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[1]]
set_property OFFCHIP_TERM NONE [get_ports MOSIC[0]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[9]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[8]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[7]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[6]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[5]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[4]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[3]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[2]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[1]]
set_property OFFCHIP_TERM NONE [get_ports SCKA[0]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[9]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[8]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[7]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[6]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[5]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[4]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[3]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[2]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[1]]
set_property OFFCHIP_TERM NONE [get_ports SCKC[0]]
set_property OFFCHIP_TERM NONE [get_ports SELA[9]]
set_property OFFCHIP_TERM NONE [get_ports SELA[8]]
set_property OFFCHIP_TERM NONE [get_ports SELA[7]]
set_property OFFCHIP_TERM NONE [get_ports SELA[6]]
set_property OFFCHIP_TERM NONE [get_ports SELA[5]]
set_property OFFCHIP_TERM NONE [get_ports SELA[4]]
set_property OFFCHIP_TERM NONE [get_ports SELA[3]]
set_property OFFCHIP_TERM NONE [get_ports SELA[2]]
set_property OFFCHIP_TERM NONE [get_ports SELA[1]]
set_property OFFCHIP_TERM NONE [get_ports SELA[0]]
set_property OFFCHIP_TERM NONE [get_ports SELC[9]]
set_property OFFCHIP_TERM NONE [get_ports SELC[8]]
set_property OFFCHIP_TERM NONE [get_ports SELC[7]]
set_property OFFCHIP_TERM NONE [get_ports SELC[6]]
set_property OFFCHIP_TERM NONE [get_ports SELC[5]]
set_property OFFCHIP_TERM NONE [get_ports SELC[4]]
set_property OFFCHIP_TERM NONE [get_ports SELC[3]]
set_property OFFCHIP_TERM NONE [get_ports SELC[2]]
set_property OFFCHIP_TERM NONE [get_ports SELC[1]]
set_property OFFCHIP_TERM NONE [get_ports SELC[0]]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list tcma/PLL1/inst/CLK320]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 80 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[0]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[1]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[2]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[3]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[4]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[5]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[6]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[7]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[8]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[9]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[10]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[11]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[12]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[13]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[14]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[15]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[16]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[17]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[18]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[19]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[20]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[21]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[22]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[23]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[24]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[25]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[26]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[27]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[28]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[29]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[30]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[31]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[32]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[33]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[34]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[35]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[36]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[37]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[38]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[39]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[40]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[41]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[42]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[43]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[44]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[45]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[46]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[47]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[48]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[49]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[50]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[51]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[52]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[53]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[54]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[55]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[56]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[57]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[58]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[59]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[60]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[61]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[62]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[63]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[64]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[65]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[66]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[67]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[68]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[69]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[70]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[71]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[72]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[73]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[74]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[75]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[76]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[77]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[78]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_fromfifo[79]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 160 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[0]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[1]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[2]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[3]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[4]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[5]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[6]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[7]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[8]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[9]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[10]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[11]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[12]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[13]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[14]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[15]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[16]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[17]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[18]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[19]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[20]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[21]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[22]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[23]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[24]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[25]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[26]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[27]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[28]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[29]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[30]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[31]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[32]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[33]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[34]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[35]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[36]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[37]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[38]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[39]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[40]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[41]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[42]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[43]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[44]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[45]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[46]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[47]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[48]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[49]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[50]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[51]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[52]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[53]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[54]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[55]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[56]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[57]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[58]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[59]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[60]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[61]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[62]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[63]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[64]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[65]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[66]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[67]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[68]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[69]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[70]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[71]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[72]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[73]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[74]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[75]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[76]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[77]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[78]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[79]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[80]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[81]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[82]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[83]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[84]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[85]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[86]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[87]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[88]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[89]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[90]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[91]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[92]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[93]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[94]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[95]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[96]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[97]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[98]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[99]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[100]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[101]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[102]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[103]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[104]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[105]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[106]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[107]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[108]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[109]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[110]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[111]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[112]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[113]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[114]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[115]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[116]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[117]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[118]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[119]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[120]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[121]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[122]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[123]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[124]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[125]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[126]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[127]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[128]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[129]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[130]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[131]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[132]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[133]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[134]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[135]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[136]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[137]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[138]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[139]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[140]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[141]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[142]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[143]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[144]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[145]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[146]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[147]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[148]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[149]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[150]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[151]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[152]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[153]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[154]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[155]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[156]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[157]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[158]} {FitGbtPrg/Data_Packager_comp/raw_data_fifo_data_tofifo[159]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list FitGbtPrg/Data_Packager_comp/raw_data_fifo_isempty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list FitGbtPrg/Data_Packager_comp/raw_data_fifo_rden]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list FitGbtPrg/Data_Packager_comp/raw_data_fifo_wren]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK320A]
