<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a200t_0" gui_info="dashboard1=hw_ila_1[xc7a200t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a200t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a200t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a200t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a200t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a200t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/thinpad_top.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/thinpad_top.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/thinpad_top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.CAPTURE_MODE" value="ALWAYS"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="512"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="Inst[31:0]" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="cpu/DataRoad/Inst[31:0]" gui_info=""/>
    <Object name="cpu/DataRoad/base_DataOut[31:0]" gui_info=""/>
    <Object name="cpu/DataRoad/mem/oe" gui_info=""/>
    <Object name="cpu/DataRoad/mem/uart_busy_out" gui_info=""/>
    <Object name="cpu/DataRoad/pc/Inst[31:0]" gui_info=""/>
    <Object name="cpu/DataRoad/pc/disp_branch" gui_info="Trigger Setup=0"/>
    <Object name="cpu/DataRoad/pc/pc[31:0]" gui_info=""/>
    <Object name="cpu/DataRoad/pc/pc_disp[31:0]" gui_info="Trigger Setup=0"/>
    <Object name="cpu/DataRoad/real_base_addr[19:0]" gui_info=""/>
    <Object name="cpu/DataRoad/regs/reg1[31:0]" gui_info=""/>
    <Object name="cpu/DataRoad/regs/reg_a0[31:0]" gui_info=""/>
    <Object name="cpu/DataRoad/uart_busy" gui_info="Trigger Setup=0"/>
    <Object name="cpu/ext_oe" gui_info=""/>
    <Object name="cpu/ext_we" gui_info=""/>
    <Object name="reg1[31:0]" gui_info="hw_vios/hw_vio_1=1"/>
    <Object name="reg2[31:0]" gui_info="hw_vios/hw_vio_1=2"/>
    <Object name="reg3[31:0]" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="reg4[31:0]" gui_info="hw_vios/hw_vio_1=4"/>
  </ObjectList>
  <ObjectList object_type="hw_sysmon" gui_info="">
    <Object name="XADC" gui_info="dashboard_1=[TEMPERATURE=-65281;SCAN_RATE=1000;TRACK_TIME=1;]"/>
  </ObjectList>
  <ObjectList object_type="hw_vio" gui_info="">
    <Object name="hw_vio_1" gui_info="hw_vios/hw_vio_1/TablePreference=5	402	Name	0	2147483647	15	106	106	Value	1	2147483647	15	126	126	Activity	2	2147483647	15	44	44	Direction	3	2147483647	15	58	58	VIO	4	2147483647	15	68	68			1	6	1	Name	Value	Activity	Direction	VIO"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/ByteGet_MEM"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/DataOut[31]"/>
        <net name="cpu/DataRoad/DataOut[30]"/>
        <net name="cpu/DataRoad/DataOut[29]"/>
        <net name="cpu/DataRoad/DataOut[28]"/>
        <net name="cpu/DataRoad/DataOut[27]"/>
        <net name="cpu/DataRoad/DataOut[26]"/>
        <net name="cpu/DataRoad/DataOut[25]"/>
        <net name="cpu/DataRoad/DataOut[24]"/>
        <net name="cpu/DataRoad/DataOut[23]"/>
        <net name="cpu/DataRoad/DataOut[22]"/>
        <net name="cpu/DataRoad/DataOut[21]"/>
        <net name="cpu/DataRoad/DataOut[20]"/>
        <net name="cpu/DataRoad/DataOut[19]"/>
        <net name="cpu/DataRoad/DataOut[18]"/>
        <net name="cpu/DataRoad/DataOut[17]"/>
        <net name="cpu/DataRoad/DataOut[16]"/>
        <net name="cpu/DataRoad/DataOut[15]"/>
        <net name="cpu/DataRoad/DataOut[14]"/>
        <net name="cpu/DataRoad/DataOut[13]"/>
        <net name="cpu/DataRoad/DataOut[12]"/>
        <net name="cpu/DataRoad/DataOut[11]"/>
        <net name="cpu/DataRoad/DataOut[10]"/>
        <net name="cpu/DataRoad/DataOut[9]"/>
        <net name="cpu/DataRoad/DataOut[8]"/>
        <net name="cpu/DataRoad/DataOut[7]"/>
        <net name="cpu/DataRoad/DataOut[6]"/>
        <net name="cpu/DataRoad/DataOut[5]"/>
        <net name="cpu/DataRoad/DataOut[4]"/>
        <net name="cpu/DataRoad/DataOut[3]"/>
        <net name="cpu/DataRoad/DataOut[2]"/>
        <net name="cpu/DataRoad/DataOut[1]"/>
        <net name="cpu/DataRoad/DataOut[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/ID_Out[31]"/>
        <net name="cpu/DataRoad/ID_Out[30]"/>
        <net name="cpu/DataRoad/ID_Out[29]"/>
        <net name="cpu/DataRoad/ID_Out[28]"/>
        <net name="cpu/DataRoad/ID_Out[27]"/>
        <net name="cpu/DataRoad/ID_Out[26]"/>
        <net name="cpu/DataRoad/ID_Out[25]"/>
        <net name="cpu/DataRoad/ID_Out[24]"/>
        <net name="cpu/DataRoad/ID_Out[23]"/>
        <net name="cpu/DataRoad/ID_Out[22]"/>
        <net name="cpu/DataRoad/ID_Out[21]"/>
        <net name="cpu/DataRoad/ID_Out[20]"/>
        <net name="cpu/DataRoad/ID_Out[19]"/>
        <net name="cpu/DataRoad/ID_Out[18]"/>
        <net name="cpu/DataRoad/ID_Out[17]"/>
        <net name="cpu/DataRoad/ID_Out[16]"/>
        <net name="cpu/DataRoad/ID_Out[15]"/>
        <net name="cpu/DataRoad/ID_Out[14]"/>
        <net name="cpu/DataRoad/ID_Out[13]"/>
        <net name="cpu/DataRoad/ID_Out[12]"/>
        <net name="cpu/DataRoad/ID_Out[11]"/>
        <net name="cpu/DataRoad/ID_Out[10]"/>
        <net name="cpu/DataRoad/ID_Out[9]"/>
        <net name="cpu/DataRoad/ID_Out[8]"/>
        <net name="cpu/DataRoad/ID_Out[7]"/>
        <net name="cpu/DataRoad/ID_Out[6]"/>
        <net name="cpu/DataRoad/ID_Out[5]"/>
        <net name="cpu/DataRoad/ID_Out[4]"/>
        <net name="cpu/DataRoad/ID_Out[3]"/>
        <net name="cpu/DataRoad/ID_Out[2]"/>
        <net name="cpu/DataRoad/ID_Out[1]"/>
        <net name="cpu/DataRoad/ID_Out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/Inst[31]"/>
        <net name="cpu/DataRoad/Inst[30]"/>
        <net name="cpu/DataRoad/Inst[29]"/>
        <net name="cpu/DataRoad/Inst[28]"/>
        <net name="cpu/DataRoad/Inst[27]"/>
        <net name="cpu/DataRoad/Inst[26]"/>
        <net name="cpu/DataRoad/Inst[25]"/>
        <net name="cpu/DataRoad/Inst[24]"/>
        <net name="cpu/DataRoad/Inst[23]"/>
        <net name="cpu/DataRoad/Inst[22]"/>
        <net name="cpu/DataRoad/Inst[21]"/>
        <net name="cpu/DataRoad/Inst[20]"/>
        <net name="cpu/DataRoad/Inst[19]"/>
        <net name="cpu/DataRoad/Inst[18]"/>
        <net name="cpu/DataRoad/Inst[17]"/>
        <net name="cpu/DataRoad/Inst[16]"/>
        <net name="cpu/DataRoad/Inst[15]"/>
        <net name="cpu/DataRoad/Inst[14]"/>
        <net name="cpu/DataRoad/Inst[13]"/>
        <net name="cpu/DataRoad/Inst[12]"/>
        <net name="cpu/DataRoad/Inst[11]"/>
        <net name="cpu/DataRoad/Inst[10]"/>
        <net name="cpu/DataRoad/Inst[9]"/>
        <net name="cpu/DataRoad/Inst[8]"/>
        <net name="cpu/DataRoad/Inst[7]"/>
        <net name="cpu/DataRoad/Inst[6]"/>
        <net name="cpu/DataRoad/Inst[5]"/>
        <net name="cpu/DataRoad/Inst[4]"/>
        <net name="cpu/DataRoad/Inst[3]"/>
        <net name="cpu/DataRoad/Inst[2]"/>
        <net name="cpu/DataRoad/Inst[1]"/>
        <net name="cpu/DataRoad/Inst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/Inst_ID[31]"/>
        <net name="cpu/DataRoad/Inst_ID[30]"/>
        <net name="cpu/DataRoad/Inst_ID[29]"/>
        <net name="cpu/DataRoad/Inst_ID[28]"/>
        <net name="cpu/DataRoad/Inst_ID[27]"/>
        <net name="cpu/DataRoad/Inst_ID[26]"/>
        <net name="cpu/DataRoad/Inst_ID[25]"/>
        <net name="cpu/DataRoad/Inst_ID[24]"/>
        <net name="cpu/DataRoad/Inst_ID[23]"/>
        <net name="cpu/DataRoad/Inst_ID[22]"/>
        <net name="cpu/DataRoad/Inst_ID[21]"/>
        <net name="cpu/DataRoad/Inst_ID[20]"/>
        <net name="cpu/DataRoad/Inst_ID[19]"/>
        <net name="cpu/DataRoad/Inst_ID[18]"/>
        <net name="cpu/DataRoad/Inst_ID[17]"/>
        <net name="cpu/DataRoad/Inst_ID[16]"/>
        <net name="cpu/DataRoad/Inst_ID[15]"/>
        <net name="cpu/DataRoad/Inst_ID[14]"/>
        <net name="cpu/DataRoad/Inst_ID[13]"/>
        <net name="cpu/DataRoad/Inst_ID[12]"/>
        <net name="cpu/DataRoad/Inst_ID[11]"/>
        <net name="cpu/DataRoad/Inst_ID[10]"/>
        <net name="cpu/DataRoad/Inst_ID[9]"/>
        <net name="cpu/DataRoad/Inst_ID[8]"/>
        <net name="cpu/DataRoad/Inst_ID[7]"/>
        <net name="cpu/DataRoad/Inst_ID[6]"/>
        <net name="cpu/DataRoad/Inst_ID[5]"/>
        <net name="cpu/DataRoad/Inst_ID[4]"/>
        <net name="cpu/DataRoad/Inst_ID[3]"/>
        <net name="cpu/DataRoad/Inst_ID[2]"/>
        <net name="cpu/DataRoad/Inst_ID[1]"/>
        <net name="cpu/DataRoad/Inst_ID[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/MemWr_MEM"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/RegWr_real"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/Rw_real[4]"/>
        <net name="cpu/DataRoad/Rw_real[3]"/>
        <net name="cpu/DataRoad/Rw_real[2]"/>
        <net name="cpu/DataRoad/Rw_real[1]"/>
        <net name="cpu/DataRoad/Rw_real[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/Zero"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/alu/Add_Result[31]"/>
        <net name="cpu/DataRoad/alu/Add_Result[30]"/>
        <net name="cpu/DataRoad/alu/Add_Result[29]"/>
        <net name="cpu/DataRoad/alu/Add_Result[28]"/>
        <net name="cpu/DataRoad/alu/Add_Result[27]"/>
        <net name="cpu/DataRoad/alu/Add_Result[26]"/>
        <net name="cpu/DataRoad/alu/Add_Result[25]"/>
        <net name="cpu/DataRoad/alu/Add_Result[24]"/>
        <net name="cpu/DataRoad/alu/Add_Result[23]"/>
        <net name="cpu/DataRoad/alu/Add_Result[22]"/>
        <net name="cpu/DataRoad/alu/Add_Result[21]"/>
        <net name="cpu/DataRoad/alu/Add_Result[20]"/>
        <net name="cpu/DataRoad/alu/Add_Result[19]"/>
        <net name="cpu/DataRoad/alu/Add_Result[18]"/>
        <net name="cpu/DataRoad/alu/Add_Result[17]"/>
        <net name="cpu/DataRoad/alu/Add_Result[16]"/>
        <net name="cpu/DataRoad/alu/Add_Result[15]"/>
        <net name="cpu/DataRoad/alu/Add_Result[14]"/>
        <net name="cpu/DataRoad/alu/Add_Result[13]"/>
        <net name="cpu/DataRoad/alu/Add_Result[12]"/>
        <net name="cpu/DataRoad/alu/Add_Result[11]"/>
        <net name="cpu/DataRoad/alu/Add_Result[10]"/>
        <net name="cpu/DataRoad/alu/Add_Result[9]"/>
        <net name="cpu/DataRoad/alu/Add_Result[8]"/>
        <net name="cpu/DataRoad/alu/Add_Result[7]"/>
        <net name="cpu/DataRoad/alu/Add_Result[6]"/>
        <net name="cpu/DataRoad/alu/Add_Result[5]"/>
        <net name="cpu/DataRoad/alu/Add_Result[4]"/>
        <net name="cpu/DataRoad/alu/Add_Result[3]"/>
        <net name="cpu/DataRoad/alu/Add_Result[2]"/>
        <net name="cpu/DataRoad/alu/Add_Result[1]"/>
        <net name="cpu/DataRoad/alu/Add_Result[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/alu_result[31]"/>
        <net name="cpu/DataRoad/alu_result[30]"/>
        <net name="cpu/DataRoad/alu_result[29]"/>
        <net name="cpu/DataRoad/alu_result[28]"/>
        <net name="cpu/DataRoad/alu_result[27]"/>
        <net name="cpu/DataRoad/alu_result[26]"/>
        <net name="cpu/DataRoad/alu_result[25]"/>
        <net name="cpu/DataRoad/alu_result[24]"/>
        <net name="cpu/DataRoad/alu_result[23]"/>
        <net name="cpu/DataRoad/alu_result[22]"/>
        <net name="cpu/DataRoad/alu_result[21]"/>
        <net name="cpu/DataRoad/alu_result[20]"/>
        <net name="cpu/DataRoad/alu_result[19]"/>
        <net name="cpu/DataRoad/alu_result[18]"/>
        <net name="cpu/DataRoad/alu_result[17]"/>
        <net name="cpu/DataRoad/alu_result[16]"/>
        <net name="cpu/DataRoad/alu_result[15]"/>
        <net name="cpu/DataRoad/alu_result[14]"/>
        <net name="cpu/DataRoad/alu_result[13]"/>
        <net name="cpu/DataRoad/alu_result[12]"/>
        <net name="cpu/DataRoad/alu_result[11]"/>
        <net name="cpu/DataRoad/alu_result[10]"/>
        <net name="cpu/DataRoad/alu_result[9]"/>
        <net name="cpu/DataRoad/alu_result[8]"/>
        <net name="cpu/DataRoad/alu_result[7]"/>
        <net name="cpu/DataRoad/alu_result[6]"/>
        <net name="cpu/DataRoad/alu_result[5]"/>
        <net name="cpu/DataRoad/alu_result[4]"/>
        <net name="cpu/DataRoad/alu_result[3]"/>
        <net name="cpu/DataRoad/alu_result[2]"/>
        <net name="cpu/DataRoad/alu_result[1]"/>
        <net name="cpu/DataRoad/alu_result[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/base_DataOut[31]"/>
        <net name="cpu/DataRoad/base_DataOut[30]"/>
        <net name="cpu/DataRoad/base_DataOut[29]"/>
        <net name="cpu/DataRoad/base_DataOut[28]"/>
        <net name="cpu/DataRoad/base_DataOut[27]"/>
        <net name="cpu/DataRoad/base_DataOut[26]"/>
        <net name="cpu/DataRoad/base_DataOut[25]"/>
        <net name="cpu/DataRoad/base_DataOut[24]"/>
        <net name="cpu/DataRoad/base_DataOut[23]"/>
        <net name="cpu/DataRoad/base_DataOut[22]"/>
        <net name="cpu/DataRoad/base_DataOut[21]"/>
        <net name="cpu/DataRoad/base_DataOut[20]"/>
        <net name="cpu/DataRoad/base_DataOut[19]"/>
        <net name="cpu/DataRoad/base_DataOut[18]"/>
        <net name="cpu/DataRoad/base_DataOut[17]"/>
        <net name="cpu/DataRoad/base_DataOut[16]"/>
        <net name="cpu/DataRoad/base_DataOut[15]"/>
        <net name="cpu/DataRoad/base_DataOut[14]"/>
        <net name="cpu/DataRoad/base_DataOut[13]"/>
        <net name="cpu/DataRoad/base_DataOut[12]"/>
        <net name="cpu/DataRoad/base_DataOut[11]"/>
        <net name="cpu/DataRoad/base_DataOut[10]"/>
        <net name="cpu/DataRoad/base_DataOut[9]"/>
        <net name="cpu/DataRoad/base_DataOut[8]"/>
        <net name="cpu/DataRoad/base_DataOut[7]"/>
        <net name="cpu/DataRoad/base_DataOut[6]"/>
        <net name="cpu/DataRoad/base_DataOut[5]"/>
        <net name="cpu/DataRoad/base_DataOut[4]"/>
        <net name="cpu/DataRoad/base_DataOut[3]"/>
        <net name="cpu/DataRoad/base_DataOut[2]"/>
        <net name="cpu/DataRoad/base_DataOut[1]"/>
        <net name="cpu/DataRoad/base_DataOut[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/base_ce"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/beq_target[31]"/>
        <net name="cpu/DataRoad/beq_target[30]"/>
        <net name="cpu/DataRoad/beq_target[29]"/>
        <net name="cpu/DataRoad/beq_target[28]"/>
        <net name="cpu/DataRoad/beq_target[27]"/>
        <net name="cpu/DataRoad/beq_target[26]"/>
        <net name="cpu/DataRoad/beq_target[25]"/>
        <net name="cpu/DataRoad/beq_target[24]"/>
        <net name="cpu/DataRoad/beq_target[23]"/>
        <net name="cpu/DataRoad/beq_target[22]"/>
        <net name="cpu/DataRoad/beq_target[21]"/>
        <net name="cpu/DataRoad/beq_target[20]"/>
        <net name="cpu/DataRoad/beq_target[19]"/>
        <net name="cpu/DataRoad/beq_target[18]"/>
        <net name="cpu/DataRoad/beq_target[17]"/>
        <net name="cpu/DataRoad/beq_target[16]"/>
        <net name="cpu/DataRoad/beq_target[15]"/>
        <net name="cpu/DataRoad/beq_target[14]"/>
        <net name="cpu/DataRoad/beq_target[13]"/>
        <net name="cpu/DataRoad/beq_target[12]"/>
        <net name="cpu/DataRoad/beq_target[11]"/>
        <net name="cpu/DataRoad/beq_target[10]"/>
        <net name="cpu/DataRoad/beq_target[9]"/>
        <net name="cpu/DataRoad/beq_target[8]"/>
        <net name="cpu/DataRoad/beq_target[7]"/>
        <net name="cpu/DataRoad/beq_target[6]"/>
        <net name="cpu/DataRoad/beq_target[5]"/>
        <net name="cpu/DataRoad/beq_target[4]"/>
        <net name="cpu/DataRoad/beq_target[3]"/>
        <net name="cpu/DataRoad/beq_target[2]"/>
        <net name="cpu/DataRoad/beq_target[1]"/>
        <net name="cpu/DataRoad/beq_target[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/beq_target_real[31]"/>
        <net name="cpu/DataRoad/beq_target_real[30]"/>
        <net name="cpu/DataRoad/beq_target_real[29]"/>
        <net name="cpu/DataRoad/beq_target_real[28]"/>
        <net name="cpu/DataRoad/beq_target_real[27]"/>
        <net name="cpu/DataRoad/beq_target_real[26]"/>
        <net name="cpu/DataRoad/beq_target_real[25]"/>
        <net name="cpu/DataRoad/beq_target_real[24]"/>
        <net name="cpu/DataRoad/beq_target_real[23]"/>
        <net name="cpu/DataRoad/beq_target_real[22]"/>
        <net name="cpu/DataRoad/beq_target_real[21]"/>
        <net name="cpu/DataRoad/beq_target_real[20]"/>
        <net name="cpu/DataRoad/beq_target_real[19]"/>
        <net name="cpu/DataRoad/beq_target_real[18]"/>
        <net name="cpu/DataRoad/beq_target_real[17]"/>
        <net name="cpu/DataRoad/beq_target_real[16]"/>
        <net name="cpu/DataRoad/beq_target_real[15]"/>
        <net name="cpu/DataRoad/beq_target_real[14]"/>
        <net name="cpu/DataRoad/beq_target_real[13]"/>
        <net name="cpu/DataRoad/beq_target_real[12]"/>
        <net name="cpu/DataRoad/beq_target_real[11]"/>
        <net name="cpu/DataRoad/beq_target_real[10]"/>
        <net name="cpu/DataRoad/beq_target_real[9]"/>
        <net name="cpu/DataRoad/beq_target_real[8]"/>
        <net name="cpu/DataRoad/beq_target_real[7]"/>
        <net name="cpu/DataRoad/beq_target_real[6]"/>
        <net name="cpu/DataRoad/beq_target_real[5]"/>
        <net name="cpu/DataRoad/beq_target_real[4]"/>
        <net name="cpu/DataRoad/beq_target_real[3]"/>
        <net name="cpu/DataRoad/beq_target_real[2]"/>
        <net name="cpu/DataRoad/beq_target_real[1]"/>
        <net name="cpu/DataRoad/beq_target_real[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/branch_real"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/branch_select"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/busA_EX[31]"/>
        <net name="cpu/DataRoad/busA_EX[30]"/>
        <net name="cpu/DataRoad/busA_EX[29]"/>
        <net name="cpu/DataRoad/busA_EX[28]"/>
        <net name="cpu/DataRoad/busA_EX[27]"/>
        <net name="cpu/DataRoad/busA_EX[26]"/>
        <net name="cpu/DataRoad/busA_EX[25]"/>
        <net name="cpu/DataRoad/busA_EX[24]"/>
        <net name="cpu/DataRoad/busA_EX[23]"/>
        <net name="cpu/DataRoad/busA_EX[22]"/>
        <net name="cpu/DataRoad/busA_EX[21]"/>
        <net name="cpu/DataRoad/busA_EX[20]"/>
        <net name="cpu/DataRoad/busA_EX[19]"/>
        <net name="cpu/DataRoad/busA_EX[18]"/>
        <net name="cpu/DataRoad/busA_EX[17]"/>
        <net name="cpu/DataRoad/busA_EX[16]"/>
        <net name="cpu/DataRoad/busA_EX[15]"/>
        <net name="cpu/DataRoad/busA_EX[14]"/>
        <net name="cpu/DataRoad/busA_EX[13]"/>
        <net name="cpu/DataRoad/busA_EX[12]"/>
        <net name="cpu/DataRoad/busA_EX[11]"/>
        <net name="cpu/DataRoad/busA_EX[10]"/>
        <net name="cpu/DataRoad/busA_EX[9]"/>
        <net name="cpu/DataRoad/busA_EX[8]"/>
        <net name="cpu/DataRoad/busA_EX[7]"/>
        <net name="cpu/DataRoad/busA_EX[6]"/>
        <net name="cpu/DataRoad/busA_EX[5]"/>
        <net name="cpu/DataRoad/busA_EX[4]"/>
        <net name="cpu/DataRoad/busA_EX[3]"/>
        <net name="cpu/DataRoad/busA_EX[2]"/>
        <net name="cpu/DataRoad/busA_EX[1]"/>
        <net name="cpu/DataRoad/busA_EX[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/busB_EX[31]"/>
        <net name="cpu/DataRoad/busB_EX[30]"/>
        <net name="cpu/DataRoad/busB_EX[29]"/>
        <net name="cpu/DataRoad/busB_EX[28]"/>
        <net name="cpu/DataRoad/busB_EX[27]"/>
        <net name="cpu/DataRoad/busB_EX[26]"/>
        <net name="cpu/DataRoad/busB_EX[25]"/>
        <net name="cpu/DataRoad/busB_EX[24]"/>
        <net name="cpu/DataRoad/busB_EX[23]"/>
        <net name="cpu/DataRoad/busB_EX[22]"/>
        <net name="cpu/DataRoad/busB_EX[21]"/>
        <net name="cpu/DataRoad/busB_EX[20]"/>
        <net name="cpu/DataRoad/busB_EX[19]"/>
        <net name="cpu/DataRoad/busB_EX[18]"/>
        <net name="cpu/DataRoad/busB_EX[17]"/>
        <net name="cpu/DataRoad/busB_EX[16]"/>
        <net name="cpu/DataRoad/busB_EX[15]"/>
        <net name="cpu/DataRoad/busB_EX[14]"/>
        <net name="cpu/DataRoad/busB_EX[13]"/>
        <net name="cpu/DataRoad/busB_EX[12]"/>
        <net name="cpu/DataRoad/busB_EX[11]"/>
        <net name="cpu/DataRoad/busB_EX[10]"/>
        <net name="cpu/DataRoad/busB_EX[9]"/>
        <net name="cpu/DataRoad/busB_EX[8]"/>
        <net name="cpu/DataRoad/busB_EX[7]"/>
        <net name="cpu/DataRoad/busB_EX[6]"/>
        <net name="cpu/DataRoad/busB_EX[5]"/>
        <net name="cpu/DataRoad/busB_EX[4]"/>
        <net name="cpu/DataRoad/busB_EX[3]"/>
        <net name="cpu/DataRoad/busB_EX[2]"/>
        <net name="cpu/DataRoad/busB_EX[1]"/>
        <net name="cpu/DataRoad/busB_EX[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/busW[31]"/>
        <net name="cpu/DataRoad/busW[30]"/>
        <net name="cpu/DataRoad/busW[29]"/>
        <net name="cpu/DataRoad/busW[28]"/>
        <net name="cpu/DataRoad/busW[27]"/>
        <net name="cpu/DataRoad/busW[26]"/>
        <net name="cpu/DataRoad/busW[25]"/>
        <net name="cpu/DataRoad/busW[24]"/>
        <net name="cpu/DataRoad/busW[23]"/>
        <net name="cpu/DataRoad/busW[22]"/>
        <net name="cpu/DataRoad/busW[21]"/>
        <net name="cpu/DataRoad/busW[20]"/>
        <net name="cpu/DataRoad/busW[19]"/>
        <net name="cpu/DataRoad/busW[18]"/>
        <net name="cpu/DataRoad/busW[17]"/>
        <net name="cpu/DataRoad/busW[16]"/>
        <net name="cpu/DataRoad/busW[15]"/>
        <net name="cpu/DataRoad/busW[14]"/>
        <net name="cpu/DataRoad/busW[13]"/>
        <net name="cpu/DataRoad/busW[12]"/>
        <net name="cpu/DataRoad/busW[11]"/>
        <net name="cpu/DataRoad/busW[10]"/>
        <net name="cpu/DataRoad/busW[9]"/>
        <net name="cpu/DataRoad/busW[8]"/>
        <net name="cpu/DataRoad/busW[7]"/>
        <net name="cpu/DataRoad/busW[6]"/>
        <net name="cpu/DataRoad/busW[5]"/>
        <net name="cpu/DataRoad/busW[4]"/>
        <net name="cpu/DataRoad/busW[3]"/>
        <net name="cpu/DataRoad/busW[2]"/>
        <net name="cpu/DataRoad/busW[1]"/>
        <net name="cpu/DataRoad/busW[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/clock_out/test"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_Branch[2]"/>
        <net name="cpu/DataRoad/disp_Branch[1]"/>
        <net name="cpu/DataRoad/disp_Branch[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_Branch_EX[2]"/>
        <net name="cpu/DataRoad/disp_Branch_EX[1]"/>
        <net name="cpu/DataRoad/disp_Branch_EX[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_ByteGet_MEM"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq170&apos;hXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq170&apos;hXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[169:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq170&apos;hXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_EX_Out[169]"/>
        <net name="cpu/DataRoad/disp_EX_Out[168]"/>
        <net name="cpu/DataRoad/disp_EX_Out[167]"/>
        <net name="cpu/DataRoad/disp_EX_Out[166]"/>
        <net name="cpu/DataRoad/disp_EX_Out[165]"/>
        <net name="cpu/DataRoad/disp_EX_Out[164]"/>
        <net name="cpu/DataRoad/disp_EX_Out[163]"/>
        <net name="cpu/DataRoad/disp_EX_Out[162]"/>
        <net name="cpu/DataRoad/disp_EX_Out[161]"/>
        <net name="cpu/DataRoad/disp_EX_Out[160]"/>
        <net name="cpu/DataRoad/disp_EX_Out[159]"/>
        <net name="cpu/DataRoad/disp_EX_Out[158]"/>
        <net name="cpu/DataRoad/disp_EX_Out[157]"/>
        <net name="cpu/DataRoad/disp_EX_Out[156]"/>
        <net name="cpu/DataRoad/disp_EX_Out[155]"/>
        <net name="cpu/DataRoad/disp_EX_Out[154]"/>
        <net name="cpu/DataRoad/disp_EX_Out[153]"/>
        <net name="cpu/DataRoad/disp_EX_Out[152]"/>
        <net name="cpu/DataRoad/disp_EX_Out[151]"/>
        <net name="cpu/DataRoad/disp_EX_Out[150]"/>
        <net name="cpu/DataRoad/disp_EX_Out[149]"/>
        <net name="cpu/DataRoad/disp_EX_Out[148]"/>
        <net name="cpu/DataRoad/disp_EX_Out[147]"/>
        <net name="cpu/DataRoad/disp_EX_Out[146]"/>
        <net name="cpu/DataRoad/disp_EX_Out[145]"/>
        <net name="cpu/DataRoad/disp_EX_Out[144]"/>
        <net name="cpu/DataRoad/disp_EX_Out[143]"/>
        <net name="cpu/DataRoad/disp_EX_Out[142]"/>
        <net name="cpu/DataRoad/disp_EX_Out[141]"/>
        <net name="cpu/DataRoad/disp_EX_Out[140]"/>
        <net name="cpu/DataRoad/disp_EX_Out[139]"/>
        <net name="cpu/DataRoad/disp_EX_Out[138]"/>
        <net name="cpu/DataRoad/disp_EX_Out[137]"/>
        <net name="cpu/DataRoad/disp_EX_Out[136]"/>
        <net name="cpu/DataRoad/disp_EX_Out[135]"/>
        <net name="cpu/DataRoad/disp_EX_Out[134]"/>
        <net name="cpu/DataRoad/disp_EX_Out[133]"/>
        <net name="cpu/DataRoad/disp_EX_Out[132]"/>
        <net name="cpu/DataRoad/disp_EX_Out[131]"/>
        <net name="cpu/DataRoad/disp_EX_Out[130]"/>
        <net name="cpu/DataRoad/disp_EX_Out[129]"/>
        <net name="cpu/DataRoad/disp_EX_Out[128]"/>
        <net name="cpu/DataRoad/disp_EX_Out[127]"/>
        <net name="cpu/DataRoad/disp_EX_Out[126]"/>
        <net name="cpu/DataRoad/disp_EX_Out[125]"/>
        <net name="cpu/DataRoad/disp_EX_Out[124]"/>
        <net name="cpu/DataRoad/disp_EX_Out[123]"/>
        <net name="cpu/DataRoad/disp_EX_Out[122]"/>
        <net name="cpu/DataRoad/disp_EX_Out[121]"/>
        <net name="cpu/DataRoad/disp_EX_Out[120]"/>
        <net name="cpu/DataRoad/disp_EX_Out[119]"/>
        <net name="cpu/DataRoad/disp_EX_Out[118]"/>
        <net name="cpu/DataRoad/disp_EX_Out[117]"/>
        <net name="cpu/DataRoad/disp_EX_Out[116]"/>
        <net name="cpu/DataRoad/disp_EX_Out[115]"/>
        <net name="cpu/DataRoad/disp_EX_Out[114]"/>
        <net name="cpu/DataRoad/disp_EX_Out[113]"/>
        <net name="cpu/DataRoad/disp_EX_Out[112]"/>
        <net name="cpu/DataRoad/disp_EX_Out[111]"/>
        <net name="cpu/DataRoad/disp_EX_Out[110]"/>
        <net name="cpu/DataRoad/disp_EX_Out[109]"/>
        <net name="cpu/DataRoad/disp_EX_Out[108]"/>
        <net name="cpu/DataRoad/disp_EX_Out[107]"/>
        <net name="cpu/DataRoad/disp_EX_Out[106]"/>
        <net name="cpu/DataRoad/disp_EX_Out[105]"/>
        <net name="cpu/DataRoad/disp_EX_Out[104]"/>
        <net name="cpu/DataRoad/disp_EX_Out[103]"/>
        <net name="cpu/DataRoad/disp_EX_Out[102]"/>
        <net name="cpu/DataRoad/disp_EX_Out[101]"/>
        <net name="cpu/DataRoad/disp_EX_Out[100]"/>
        <net name="cpu/DataRoad/disp_EX_Out[99]"/>
        <net name="cpu/DataRoad/disp_EX_Out[98]"/>
        <net name="cpu/DataRoad/disp_EX_Out[97]"/>
        <net name="cpu/DataRoad/disp_EX_Out[96]"/>
        <net name="cpu/DataRoad/disp_EX_Out[95]"/>
        <net name="cpu/DataRoad/disp_EX_Out[94]"/>
        <net name="cpu/DataRoad/disp_EX_Out[93]"/>
        <net name="cpu/DataRoad/disp_EX_Out[92]"/>
        <net name="cpu/DataRoad/disp_EX_Out[91]"/>
        <net name="cpu/DataRoad/disp_EX_Out[90]"/>
        <net name="cpu/DataRoad/disp_EX_Out[89]"/>
        <net name="cpu/DataRoad/disp_EX_Out[88]"/>
        <net name="cpu/DataRoad/disp_EX_Out[87]"/>
        <net name="cpu/DataRoad/disp_EX_Out[86]"/>
        <net name="cpu/DataRoad/disp_EX_Out[85]"/>
        <net name="cpu/DataRoad/disp_EX_Out[84]"/>
        <net name="cpu/DataRoad/disp_EX_Out[83]"/>
        <net name="cpu/DataRoad/disp_EX_Out[82]"/>
        <net name="cpu/DataRoad/disp_EX_Out[81]"/>
        <net name="cpu/DataRoad/disp_EX_Out[80]"/>
        <net name="cpu/DataRoad/disp_EX_Out[79]"/>
        <net name="cpu/DataRoad/disp_EX_Out[78]"/>
        <net name="cpu/DataRoad/disp_EX_Out[77]"/>
        <net name="cpu/DataRoad/disp_EX_Out[76]"/>
        <net name="cpu/DataRoad/disp_EX_Out[75]"/>
        <net name="cpu/DataRoad/disp_EX_Out[74]"/>
        <net name="cpu/DataRoad/disp_EX_Out[73]"/>
        <net name="cpu/DataRoad/disp_EX_Out[72]"/>
        <net name="cpu/DataRoad/disp_EX_Out[71]"/>
        <net name="cpu/DataRoad/disp_EX_Out[70]"/>
        <net name="cpu/DataRoad/disp_EX_Out[69]"/>
        <net name="cpu/DataRoad/disp_EX_Out[68]"/>
        <net name="cpu/DataRoad/disp_EX_Out[67]"/>
        <net name="cpu/DataRoad/disp_EX_Out[66]"/>
        <net name="cpu/DataRoad/disp_EX_Out[65]"/>
        <net name="cpu/DataRoad/disp_EX_Out[64]"/>
        <net name="cpu/DataRoad/disp_EX_Out[63]"/>
        <net name="cpu/DataRoad/disp_EX_Out[62]"/>
        <net name="cpu/DataRoad/disp_EX_Out[61]"/>
        <net name="cpu/DataRoad/disp_EX_Out[60]"/>
        <net name="cpu/DataRoad/disp_EX_Out[59]"/>
        <net name="cpu/DataRoad/disp_EX_Out[58]"/>
        <net name="cpu/DataRoad/disp_EX_Out[57]"/>
        <net name="cpu/DataRoad/disp_EX_Out[56]"/>
        <net name="cpu/DataRoad/disp_EX_Out[55]"/>
        <net name="cpu/DataRoad/disp_EX_Out[54]"/>
        <net name="cpu/DataRoad/disp_EX_Out[53]"/>
        <net name="cpu/DataRoad/disp_EX_Out[52]"/>
        <net name="cpu/DataRoad/disp_EX_Out[51]"/>
        <net name="cpu/DataRoad/disp_EX_Out[50]"/>
        <net name="cpu/DataRoad/disp_EX_Out[49]"/>
        <net name="cpu/DataRoad/disp_EX_Out[48]"/>
        <net name="cpu/DataRoad/disp_EX_Out[47]"/>
        <net name="cpu/DataRoad/disp_EX_Out[46]"/>
        <net name="cpu/DataRoad/disp_EX_Out[45]"/>
        <net name="cpu/DataRoad/disp_EX_Out[44]"/>
        <net name="cpu/DataRoad/disp_EX_Out[43]"/>
        <net name="cpu/DataRoad/disp_EX_Out[42]"/>
        <net name="cpu/DataRoad/disp_EX_Out[41]"/>
        <net name="cpu/DataRoad/disp_EX_Out[40]"/>
        <net name="cpu/DataRoad/disp_EX_Out[39]"/>
        <net name="cpu/DataRoad/disp_EX_Out[38]"/>
        <net name="cpu/DataRoad/disp_EX_Out[37]"/>
        <net name="cpu/DataRoad/disp_EX_Out[36]"/>
        <net name="cpu/DataRoad/disp_EX_Out[35]"/>
        <net name="cpu/DataRoad/disp_EX_Out[34]"/>
        <net name="cpu/DataRoad/disp_EX_Out[33]"/>
        <net name="cpu/DataRoad/disp_EX_Out[32]"/>
        <net name="cpu/DataRoad/disp_EX_Out[31]"/>
        <net name="cpu/DataRoad/disp_EX_Out[30]"/>
        <net name="cpu/DataRoad/disp_EX_Out[29]"/>
        <net name="cpu/DataRoad/disp_EX_Out[28]"/>
        <net name="cpu/DataRoad/disp_EX_Out[27]"/>
        <net name="cpu/DataRoad/disp_EX_Out[26]"/>
        <net name="cpu/DataRoad/disp_EX_Out[25]"/>
        <net name="cpu/DataRoad/disp_EX_Out[24]"/>
        <net name="cpu/DataRoad/disp_EX_Out[23]"/>
        <net name="cpu/DataRoad/disp_EX_Out[22]"/>
        <net name="cpu/DataRoad/disp_EX_Out[21]"/>
        <net name="cpu/DataRoad/disp_EX_Out[20]"/>
        <net name="cpu/DataRoad/disp_EX_Out[19]"/>
        <net name="cpu/DataRoad/disp_EX_Out[18]"/>
        <net name="cpu/DataRoad/disp_EX_Out[17]"/>
        <net name="cpu/DataRoad/disp_EX_Out[16]"/>
        <net name="cpu/DataRoad/disp_EX_Out[15]"/>
        <net name="cpu/DataRoad/disp_EX_Out[14]"/>
        <net name="cpu/DataRoad/disp_EX_Out[13]"/>
        <net name="cpu/DataRoad/disp_EX_Out[12]"/>
        <net name="cpu/DataRoad/disp_EX_Out[11]"/>
        <net name="cpu/DataRoad/disp_EX_Out[10]"/>
        <net name="cpu/DataRoad/disp_EX_Out[9]"/>
        <net name="cpu/DataRoad/disp_EX_Out[8]"/>
        <net name="cpu/DataRoad/disp_EX_Out[7]"/>
        <net name="cpu/DataRoad/disp_EX_Out[6]"/>
        <net name="cpu/DataRoad/disp_EX_Out[5]"/>
        <net name="cpu/DataRoad/disp_EX_Out[4]"/>
        <net name="cpu/DataRoad/disp_EX_Out[3]"/>
        <net name="cpu/DataRoad/disp_EX_Out[2]"/>
        <net name="cpu/DataRoad/disp_EX_Out[1]"/>
        <net name="cpu/DataRoad/disp_EX_Out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq20&apos;hX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq20&apos;hX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq20&apos;hX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_base_addr[19]"/>
        <net name="cpu/DataRoad/disp_base_addr[18]"/>
        <net name="cpu/DataRoad/disp_base_addr[17]"/>
        <net name="cpu/DataRoad/disp_base_addr[16]"/>
        <net name="cpu/DataRoad/disp_base_addr[15]"/>
        <net name="cpu/DataRoad/disp_base_addr[14]"/>
        <net name="cpu/DataRoad/disp_base_addr[13]"/>
        <net name="cpu/DataRoad/disp_base_addr[12]"/>
        <net name="cpu/DataRoad/disp_base_addr[11]"/>
        <net name="cpu/DataRoad/disp_base_addr[10]"/>
        <net name="cpu/DataRoad/disp_base_addr[9]"/>
        <net name="cpu/DataRoad/disp_base_addr[8]"/>
        <net name="cpu/DataRoad/disp_base_addr[7]"/>
        <net name="cpu/DataRoad/disp_base_addr[6]"/>
        <net name="cpu/DataRoad/disp_base_addr[5]"/>
        <net name="cpu/DataRoad/disp_base_addr[4]"/>
        <net name="cpu/DataRoad/disp_base_addr[3]"/>
        <net name="cpu/DataRoad/disp_base_addr[2]"/>
        <net name="cpu/DataRoad/disp_base_addr[1]"/>
        <net name="cpu/DataRoad/disp_base_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_branch_select"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_imme16_shift[31]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[30]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[29]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[28]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[27]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[26]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[25]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[24]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[23]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[22]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[21]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[20]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[19]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[18]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[17]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[16]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[15]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[14]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[13]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[12]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[11]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[10]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[9]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[8]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[7]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[6]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[5]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[4]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[3]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[2]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[1]"/>
        <net name="cpu/DataRoad/disp_imme16_shift[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[31]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[30]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[29]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[28]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[27]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[26]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[25]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[24]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[23]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[22]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[21]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[20]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[19]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[18]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[17]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[16]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[15]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[14]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[13]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[12]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[11]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[10]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[9]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[8]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[7]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[6]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[5]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[4]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[3]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[2]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[1]"/>
        <net name="cpu/DataRoad/disp_pc_add_4_EX[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/disp_read_base"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/ext_oe"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/ext_we"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/imme16_shift[31]"/>
        <net name="cpu/DataRoad/imme16_shift[30]"/>
        <net name="cpu/DataRoad/imme16_shift[29]"/>
        <net name="cpu/DataRoad/imme16_shift[28]"/>
        <net name="cpu/DataRoad/imme16_shift[27]"/>
        <net name="cpu/DataRoad/imme16_shift[26]"/>
        <net name="cpu/DataRoad/imme16_shift[25]"/>
        <net name="cpu/DataRoad/imme16_shift[24]"/>
        <net name="cpu/DataRoad/imme16_shift[23]"/>
        <net name="cpu/DataRoad/imme16_shift[22]"/>
        <net name="cpu/DataRoad/imme16_shift[21]"/>
        <net name="cpu/DataRoad/imme16_shift[20]"/>
        <net name="cpu/DataRoad/imme16_shift[19]"/>
        <net name="cpu/DataRoad/imme16_shift[18]"/>
        <net name="cpu/DataRoad/imme16_shift[17]"/>
        <net name="cpu/DataRoad/imme16_shift[16]"/>
        <net name="cpu/DataRoad/imme16_shift[15]"/>
        <net name="cpu/DataRoad/imme16_shift[14]"/>
        <net name="cpu/DataRoad/imme16_shift[13]"/>
        <net name="cpu/DataRoad/imme16_shift[12]"/>
        <net name="cpu/DataRoad/imme16_shift[11]"/>
        <net name="cpu/DataRoad/imme16_shift[10]"/>
        <net name="cpu/DataRoad/imme16_shift[9]"/>
        <net name="cpu/DataRoad/imme16_shift[8]"/>
        <net name="cpu/DataRoad/imme16_shift[7]"/>
        <net name="cpu/DataRoad/imme16_shift[6]"/>
        <net name="cpu/DataRoad/imme16_shift[5]"/>
        <net name="cpu/DataRoad/imme16_shift[4]"/>
        <net name="cpu/DataRoad/imme16_shift[3]"/>
        <net name="cpu/DataRoad/imme16_shift[2]"/>
        <net name="cpu/DataRoad/imme16_shift[1]"/>
        <net name="cpu/DataRoad/imme16_shift[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/DataIn[31]"/>
        <net name="cpu/DataRoad/mem/DataIn[30]"/>
        <net name="cpu/DataRoad/mem/DataIn[29]"/>
        <net name="cpu/DataRoad/mem/DataIn[28]"/>
        <net name="cpu/DataRoad/mem/DataIn[27]"/>
        <net name="cpu/DataRoad/mem/DataIn[26]"/>
        <net name="cpu/DataRoad/mem/DataIn[25]"/>
        <net name="cpu/DataRoad/mem/DataIn[24]"/>
        <net name="cpu/DataRoad/mem/DataIn[23]"/>
        <net name="cpu/DataRoad/mem/DataIn[22]"/>
        <net name="cpu/DataRoad/mem/DataIn[21]"/>
        <net name="cpu/DataRoad/mem/DataIn[20]"/>
        <net name="cpu/DataRoad/mem/DataIn[19]"/>
        <net name="cpu/DataRoad/mem/DataIn[18]"/>
        <net name="cpu/DataRoad/mem/DataIn[17]"/>
        <net name="cpu/DataRoad/mem/DataIn[16]"/>
        <net name="cpu/DataRoad/mem/DataIn[15]"/>
        <net name="cpu/DataRoad/mem/DataIn[14]"/>
        <net name="cpu/DataRoad/mem/DataIn[13]"/>
        <net name="cpu/DataRoad/mem/DataIn[12]"/>
        <net name="cpu/DataRoad/mem/DataIn[11]"/>
        <net name="cpu/DataRoad/mem/DataIn[10]"/>
        <net name="cpu/DataRoad/mem/DataIn[9]"/>
        <net name="cpu/DataRoad/mem/DataIn[8]"/>
        <net name="cpu/DataRoad/mem/DataIn[7]"/>
        <net name="cpu/DataRoad/mem/DataIn[6]"/>
        <net name="cpu/DataRoad/mem/DataIn[5]"/>
        <net name="cpu/DataRoad/mem/DataIn[4]"/>
        <net name="cpu/DataRoad/mem/DataIn[3]"/>
        <net name="cpu/DataRoad/mem/DataIn[2]"/>
        <net name="cpu/DataRoad/mem/DataIn[1]"/>
        <net name="cpu/DataRoad/mem/DataIn[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/DataOut[31]"/>
        <net name="cpu/DataRoad/mem/DataOut[30]"/>
        <net name="cpu/DataRoad/mem/DataOut[29]"/>
        <net name="cpu/DataRoad/mem/DataOut[28]"/>
        <net name="cpu/DataRoad/mem/DataOut[27]"/>
        <net name="cpu/DataRoad/mem/DataOut[26]"/>
        <net name="cpu/DataRoad/mem/DataOut[25]"/>
        <net name="cpu/DataRoad/mem/DataOut[24]"/>
        <net name="cpu/DataRoad/mem/DataOut[23]"/>
        <net name="cpu/DataRoad/mem/DataOut[22]"/>
        <net name="cpu/DataRoad/mem/DataOut[21]"/>
        <net name="cpu/DataRoad/mem/DataOut[20]"/>
        <net name="cpu/DataRoad/mem/DataOut[19]"/>
        <net name="cpu/DataRoad/mem/DataOut[18]"/>
        <net name="cpu/DataRoad/mem/DataOut[17]"/>
        <net name="cpu/DataRoad/mem/DataOut[16]"/>
        <net name="cpu/DataRoad/mem/DataOut[15]"/>
        <net name="cpu/DataRoad/mem/DataOut[14]"/>
        <net name="cpu/DataRoad/mem/DataOut[13]"/>
        <net name="cpu/DataRoad/mem/DataOut[12]"/>
        <net name="cpu/DataRoad/mem/DataOut[11]"/>
        <net name="cpu/DataRoad/mem/DataOut[10]"/>
        <net name="cpu/DataRoad/mem/DataOut[9]"/>
        <net name="cpu/DataRoad/mem/DataOut[8]"/>
        <net name="cpu/DataRoad/mem/DataOut[7]"/>
        <net name="cpu/DataRoad/mem/DataOut[6]"/>
        <net name="cpu/DataRoad/mem/DataOut[5]"/>
        <net name="cpu/DataRoad/mem/DataOut[4]"/>
        <net name="cpu/DataRoad/mem/DataOut[3]"/>
        <net name="cpu/DataRoad/mem/DataOut[2]"/>
        <net name="cpu/DataRoad/mem/DataOut[1]"/>
        <net name="cpu/DataRoad/mem/DataOut[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/base_or_ext"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/disp_MemtoReg"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[31]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[30]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[29]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[28]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[27]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[26]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[25]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[24]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[23]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[22]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[21]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[20]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[19]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[18]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[17]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[16]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[15]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[14]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[13]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[12]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[11]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[10]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[9]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[8]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[7]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[6]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[5]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[4]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[3]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[2]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[1]"/>
        <net name="cpu/DataRoad/mem/disp_base_DataOut[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/disp_base_or_ext"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/disp_state[1]"/>
        <net name="cpu/DataRoad/mem/disp_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/disp_tbre"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/disp_tsre"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/disp_uart_state_check"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/ext_oe"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/ext_we"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/oe"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/read_base"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/uart_busy_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/uart_io/disp_datain[7]"/>
        <net name="cpu/DataRoad/mem/uart_io/disp_datain[6]"/>
        <net name="cpu/DataRoad/mem/uart_io/disp_datain[5]"/>
        <net name="cpu/DataRoad/mem/uart_io/disp_datain[4]"/>
        <net name="cpu/DataRoad/mem/uart_io/disp_datain[3]"/>
        <net name="cpu/DataRoad/mem/uart_io/disp_datain[2]"/>
        <net name="cpu/DataRoad/mem/uart_io/disp_datain[1]"/>
        <net name="cpu/DataRoad/mem/uart_io/disp_datain[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/mem/we"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc/Inst[31]"/>
        <net name="cpu/DataRoad/pc/Inst[30]"/>
        <net name="cpu/DataRoad/pc/Inst[29]"/>
        <net name="cpu/DataRoad/pc/Inst[28]"/>
        <net name="cpu/DataRoad/pc/Inst[27]"/>
        <net name="cpu/DataRoad/pc/Inst[26]"/>
        <net name="cpu/DataRoad/pc/Inst[25]"/>
        <net name="cpu/DataRoad/pc/Inst[24]"/>
        <net name="cpu/DataRoad/pc/Inst[23]"/>
        <net name="cpu/DataRoad/pc/Inst[22]"/>
        <net name="cpu/DataRoad/pc/Inst[21]"/>
        <net name="cpu/DataRoad/pc/Inst[20]"/>
        <net name="cpu/DataRoad/pc/Inst[19]"/>
        <net name="cpu/DataRoad/pc/Inst[18]"/>
        <net name="cpu/DataRoad/pc/Inst[17]"/>
        <net name="cpu/DataRoad/pc/Inst[16]"/>
        <net name="cpu/DataRoad/pc/Inst[15]"/>
        <net name="cpu/DataRoad/pc/Inst[14]"/>
        <net name="cpu/DataRoad/pc/Inst[13]"/>
        <net name="cpu/DataRoad/pc/Inst[12]"/>
        <net name="cpu/DataRoad/pc/Inst[11]"/>
        <net name="cpu/DataRoad/pc/Inst[10]"/>
        <net name="cpu/DataRoad/pc/Inst[9]"/>
        <net name="cpu/DataRoad/pc/Inst[8]"/>
        <net name="cpu/DataRoad/pc/Inst[7]"/>
        <net name="cpu/DataRoad/pc/Inst[6]"/>
        <net name="cpu/DataRoad/pc/Inst[5]"/>
        <net name="cpu/DataRoad/pc/Inst[4]"/>
        <net name="cpu/DataRoad/pc/Inst[3]"/>
        <net name="cpu/DataRoad/pc/Inst[2]"/>
        <net name="cpu/DataRoad/pc/Inst[1]"/>
        <net name="cpu/DataRoad/pc/Inst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc/disp_branch"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc/disp_branch_pc[31]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[30]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[29]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[28]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[27]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[26]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[25]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[24]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[23]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[22]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[21]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[20]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[19]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[18]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[17]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[16]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[15]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[14]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[13]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[12]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[11]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[10]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[9]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[8]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[7]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[6]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[5]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[4]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[3]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[2]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[1]"/>
        <net name="cpu/DataRoad/pc/disp_branch_pc[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc/disp_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc/pc[31]"/>
        <net name="cpu/DataRoad/pc/pc[30]"/>
        <net name="cpu/DataRoad/pc/pc[29]"/>
        <net name="cpu/DataRoad/pc/pc[28]"/>
        <net name="cpu/DataRoad/pc/pc[27]"/>
        <net name="cpu/DataRoad/pc/pc[26]"/>
        <net name="cpu/DataRoad/pc/pc[25]"/>
        <net name="cpu/DataRoad/pc/pc[24]"/>
        <net name="cpu/DataRoad/pc/pc[23]"/>
        <net name="cpu/DataRoad/pc/pc[22]"/>
        <net name="cpu/DataRoad/pc/pc[21]"/>
        <net name="cpu/DataRoad/pc/pc[20]"/>
        <net name="cpu/DataRoad/pc/pc[19]"/>
        <net name="cpu/DataRoad/pc/pc[18]"/>
        <net name="cpu/DataRoad/pc/pc[17]"/>
        <net name="cpu/DataRoad/pc/pc[16]"/>
        <net name="cpu/DataRoad/pc/pc[15]"/>
        <net name="cpu/DataRoad/pc/pc[14]"/>
        <net name="cpu/DataRoad/pc/pc[13]"/>
        <net name="cpu/DataRoad/pc/pc[12]"/>
        <net name="cpu/DataRoad/pc/pc[11]"/>
        <net name="cpu/DataRoad/pc/pc[10]"/>
        <net name="cpu/DataRoad/pc/pc[9]"/>
        <net name="cpu/DataRoad/pc/pc[8]"/>
        <net name="cpu/DataRoad/pc/pc[7]"/>
        <net name="cpu/DataRoad/pc/pc[6]"/>
        <net name="cpu/DataRoad/pc/pc[5]"/>
        <net name="cpu/DataRoad/pc/pc[4]"/>
        <net name="cpu/DataRoad/pc/pc[3]"/>
        <net name="cpu/DataRoad/pc/pc[2]"/>
        <net name="cpu/DataRoad/pc/pc[1]"/>
        <net name="cpu/DataRoad/pc/pc[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;h0000_0004"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;h0000_0004"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc/pc_disp[31]"/>
        <net name="cpu/DataRoad/pc/pc_disp[30]"/>
        <net name="cpu/DataRoad/pc/pc_disp[29]"/>
        <net name="cpu/DataRoad/pc/pc_disp[28]"/>
        <net name="cpu/DataRoad/pc/pc_disp[27]"/>
        <net name="cpu/DataRoad/pc/pc_disp[26]"/>
        <net name="cpu/DataRoad/pc/pc_disp[25]"/>
        <net name="cpu/DataRoad/pc/pc_disp[24]"/>
        <net name="cpu/DataRoad/pc/pc_disp[23]"/>
        <net name="cpu/DataRoad/pc/pc_disp[22]"/>
        <net name="cpu/DataRoad/pc/pc_disp[21]"/>
        <net name="cpu/DataRoad/pc/pc_disp[20]"/>
        <net name="cpu/DataRoad/pc/pc_disp[19]"/>
        <net name="cpu/DataRoad/pc/pc_disp[18]"/>
        <net name="cpu/DataRoad/pc/pc_disp[17]"/>
        <net name="cpu/DataRoad/pc/pc_disp[16]"/>
        <net name="cpu/DataRoad/pc/pc_disp[15]"/>
        <net name="cpu/DataRoad/pc/pc_disp[14]"/>
        <net name="cpu/DataRoad/pc/pc_disp[13]"/>
        <net name="cpu/DataRoad/pc/pc_disp[12]"/>
        <net name="cpu/DataRoad/pc/pc_disp[11]"/>
        <net name="cpu/DataRoad/pc/pc_disp[10]"/>
        <net name="cpu/DataRoad/pc/pc_disp[9]"/>
        <net name="cpu/DataRoad/pc/pc_disp[8]"/>
        <net name="cpu/DataRoad/pc/pc_disp[7]"/>
        <net name="cpu/DataRoad/pc/pc_disp[6]"/>
        <net name="cpu/DataRoad/pc/pc_disp[5]"/>
        <net name="cpu/DataRoad/pc/pc_disp[4]"/>
        <net name="cpu/DataRoad/pc/pc_disp[3]"/>
        <net name="cpu/DataRoad/pc/pc_disp[2]"/>
        <net name="cpu/DataRoad/pc/pc_disp[1]"/>
        <net name="cpu/DataRoad/pc/pc_disp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc_add_4_EX[31]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[30]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[29]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[28]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[27]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[26]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[25]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[24]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[23]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[22]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[21]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[20]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[19]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[18]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[17]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[16]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[15]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[14]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[13]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[12]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[11]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[10]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[9]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[8]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[7]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[6]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[5]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[4]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[3]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[2]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[1]"/>
        <net name="cpu/DataRoad/pc_add_4_EX[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/read_base"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_ALUSrcA[1]"/>
        <net name="cpu/DataRoad/real_ALUSrcA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_ALUSrcB[1]"/>
        <net name="cpu/DataRoad/real_ALUSrcB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_DataIn[31]"/>
        <net name="cpu/DataRoad/real_DataIn[30]"/>
        <net name="cpu/DataRoad/real_DataIn[29]"/>
        <net name="cpu/DataRoad/real_DataIn[28]"/>
        <net name="cpu/DataRoad/real_DataIn[27]"/>
        <net name="cpu/DataRoad/real_DataIn[26]"/>
        <net name="cpu/DataRoad/real_DataIn[25]"/>
        <net name="cpu/DataRoad/real_DataIn[24]"/>
        <net name="cpu/DataRoad/real_DataIn[23]"/>
        <net name="cpu/DataRoad/real_DataIn[22]"/>
        <net name="cpu/DataRoad/real_DataIn[21]"/>
        <net name="cpu/DataRoad/real_DataIn[20]"/>
        <net name="cpu/DataRoad/real_DataIn[19]"/>
        <net name="cpu/DataRoad/real_DataIn[18]"/>
        <net name="cpu/DataRoad/real_DataIn[17]"/>
        <net name="cpu/DataRoad/real_DataIn[16]"/>
        <net name="cpu/DataRoad/real_DataIn[15]"/>
        <net name="cpu/DataRoad/real_DataIn[14]"/>
        <net name="cpu/DataRoad/real_DataIn[13]"/>
        <net name="cpu/DataRoad/real_DataIn[12]"/>
        <net name="cpu/DataRoad/real_DataIn[11]"/>
        <net name="cpu/DataRoad/real_DataIn[10]"/>
        <net name="cpu/DataRoad/real_DataIn[9]"/>
        <net name="cpu/DataRoad/real_DataIn[8]"/>
        <net name="cpu/DataRoad/real_DataIn[7]"/>
        <net name="cpu/DataRoad/real_DataIn[6]"/>
        <net name="cpu/DataRoad/real_DataIn[5]"/>
        <net name="cpu/DataRoad/real_DataIn[4]"/>
        <net name="cpu/DataRoad/real_DataIn[3]"/>
        <net name="cpu/DataRoad/real_DataIn[2]"/>
        <net name="cpu/DataRoad/real_DataIn[1]"/>
        <net name="cpu/DataRoad/real_DataIn[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq20&apos;hX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq20&apos;hX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq20&apos;hX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_base_addr[19]"/>
        <net name="cpu/DataRoad/real_base_addr[18]"/>
        <net name="cpu/DataRoad/real_base_addr[17]"/>
        <net name="cpu/DataRoad/real_base_addr[16]"/>
        <net name="cpu/DataRoad/real_base_addr[15]"/>
        <net name="cpu/DataRoad/real_base_addr[14]"/>
        <net name="cpu/DataRoad/real_base_addr[13]"/>
        <net name="cpu/DataRoad/real_base_addr[12]"/>
        <net name="cpu/DataRoad/real_base_addr[11]"/>
        <net name="cpu/DataRoad/real_base_addr[10]"/>
        <net name="cpu/DataRoad/real_base_addr[9]"/>
        <net name="cpu/DataRoad/real_base_addr[8]"/>
        <net name="cpu/DataRoad/real_base_addr[7]"/>
        <net name="cpu/DataRoad/real_base_addr[6]"/>
        <net name="cpu/DataRoad/real_base_addr[5]"/>
        <net name="cpu/DataRoad/real_base_addr[4]"/>
        <net name="cpu/DataRoad/real_base_addr[3]"/>
        <net name="cpu/DataRoad/real_base_addr[2]"/>
        <net name="cpu/DataRoad/real_base_addr[1]"/>
        <net name="cpu/DataRoad/real_base_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_busA[31]"/>
        <net name="cpu/DataRoad/real_busA[30]"/>
        <net name="cpu/DataRoad/real_busA[29]"/>
        <net name="cpu/DataRoad/real_busA[28]"/>
        <net name="cpu/DataRoad/real_busA[27]"/>
        <net name="cpu/DataRoad/real_busA[26]"/>
        <net name="cpu/DataRoad/real_busA[25]"/>
        <net name="cpu/DataRoad/real_busA[24]"/>
        <net name="cpu/DataRoad/real_busA[23]"/>
        <net name="cpu/DataRoad/real_busA[22]"/>
        <net name="cpu/DataRoad/real_busA[21]"/>
        <net name="cpu/DataRoad/real_busA[20]"/>
        <net name="cpu/DataRoad/real_busA[19]"/>
        <net name="cpu/DataRoad/real_busA[18]"/>
        <net name="cpu/DataRoad/real_busA[17]"/>
        <net name="cpu/DataRoad/real_busA[16]"/>
        <net name="cpu/DataRoad/real_busA[15]"/>
        <net name="cpu/DataRoad/real_busA[14]"/>
        <net name="cpu/DataRoad/real_busA[13]"/>
        <net name="cpu/DataRoad/real_busA[12]"/>
        <net name="cpu/DataRoad/real_busA[11]"/>
        <net name="cpu/DataRoad/real_busA[10]"/>
        <net name="cpu/DataRoad/real_busA[9]"/>
        <net name="cpu/DataRoad/real_busA[8]"/>
        <net name="cpu/DataRoad/real_busA[7]"/>
        <net name="cpu/DataRoad/real_busA[6]"/>
        <net name="cpu/DataRoad/real_busA[5]"/>
        <net name="cpu/DataRoad/real_busA[4]"/>
        <net name="cpu/DataRoad/real_busA[3]"/>
        <net name="cpu/DataRoad/real_busA[2]"/>
        <net name="cpu/DataRoad/real_busA[1]"/>
        <net name="cpu/DataRoad/real_busA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_busB[31]"/>
        <net name="cpu/DataRoad/real_busB[30]"/>
        <net name="cpu/DataRoad/real_busB[29]"/>
        <net name="cpu/DataRoad/real_busB[28]"/>
        <net name="cpu/DataRoad/real_busB[27]"/>
        <net name="cpu/DataRoad/real_busB[26]"/>
        <net name="cpu/DataRoad/real_busB[25]"/>
        <net name="cpu/DataRoad/real_busB[24]"/>
        <net name="cpu/DataRoad/real_busB[23]"/>
        <net name="cpu/DataRoad/real_busB[22]"/>
        <net name="cpu/DataRoad/real_busB[21]"/>
        <net name="cpu/DataRoad/real_busB[20]"/>
        <net name="cpu/DataRoad/real_busB[19]"/>
        <net name="cpu/DataRoad/real_busB[18]"/>
        <net name="cpu/DataRoad/real_busB[17]"/>
        <net name="cpu/DataRoad/real_busB[16]"/>
        <net name="cpu/DataRoad/real_busB[15]"/>
        <net name="cpu/DataRoad/real_busB[14]"/>
        <net name="cpu/DataRoad/real_busB[13]"/>
        <net name="cpu/DataRoad/real_busB[12]"/>
        <net name="cpu/DataRoad/real_busB[11]"/>
        <net name="cpu/DataRoad/real_busB[10]"/>
        <net name="cpu/DataRoad/real_busB[9]"/>
        <net name="cpu/DataRoad/real_busB[8]"/>
        <net name="cpu/DataRoad/real_busB[7]"/>
        <net name="cpu/DataRoad/real_busB[6]"/>
        <net name="cpu/DataRoad/real_busB[5]"/>
        <net name="cpu/DataRoad/real_busB[4]"/>
        <net name="cpu/DataRoad/real_busB[3]"/>
        <net name="cpu/DataRoad/real_busB[2]"/>
        <net name="cpu/DataRoad/real_busB[1]"/>
        <net name="cpu/DataRoad/real_busB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/busA[31]"/>
        <net name="cpu/DataRoad/regs/busA[30]"/>
        <net name="cpu/DataRoad/regs/busA[29]"/>
        <net name="cpu/DataRoad/regs/busA[28]"/>
        <net name="cpu/DataRoad/regs/busA[27]"/>
        <net name="cpu/DataRoad/regs/busA[26]"/>
        <net name="cpu/DataRoad/regs/busA[25]"/>
        <net name="cpu/DataRoad/regs/busA[24]"/>
        <net name="cpu/DataRoad/regs/busA[23]"/>
        <net name="cpu/DataRoad/regs/busA[22]"/>
        <net name="cpu/DataRoad/regs/busA[21]"/>
        <net name="cpu/DataRoad/regs/busA[20]"/>
        <net name="cpu/DataRoad/regs/busA[19]"/>
        <net name="cpu/DataRoad/regs/busA[18]"/>
        <net name="cpu/DataRoad/regs/busA[17]"/>
        <net name="cpu/DataRoad/regs/busA[16]"/>
        <net name="cpu/DataRoad/regs/busA[15]"/>
        <net name="cpu/DataRoad/regs/busA[14]"/>
        <net name="cpu/DataRoad/regs/busA[13]"/>
        <net name="cpu/DataRoad/regs/busA[12]"/>
        <net name="cpu/DataRoad/regs/busA[11]"/>
        <net name="cpu/DataRoad/regs/busA[10]"/>
        <net name="cpu/DataRoad/regs/busA[9]"/>
        <net name="cpu/DataRoad/regs/busA[8]"/>
        <net name="cpu/DataRoad/regs/busA[7]"/>
        <net name="cpu/DataRoad/regs/busA[6]"/>
        <net name="cpu/DataRoad/regs/busA[5]"/>
        <net name="cpu/DataRoad/regs/busA[4]"/>
        <net name="cpu/DataRoad/regs/busA[3]"/>
        <net name="cpu/DataRoad/regs/busA[2]"/>
        <net name="cpu/DataRoad/regs/busA[1]"/>
        <net name="cpu/DataRoad/regs/busA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/busB[31]"/>
        <net name="cpu/DataRoad/regs/busB[30]"/>
        <net name="cpu/DataRoad/regs/busB[29]"/>
        <net name="cpu/DataRoad/regs/busB[28]"/>
        <net name="cpu/DataRoad/regs/busB[27]"/>
        <net name="cpu/DataRoad/regs/busB[26]"/>
        <net name="cpu/DataRoad/regs/busB[25]"/>
        <net name="cpu/DataRoad/regs/busB[24]"/>
        <net name="cpu/DataRoad/regs/busB[23]"/>
        <net name="cpu/DataRoad/regs/busB[22]"/>
        <net name="cpu/DataRoad/regs/busB[21]"/>
        <net name="cpu/DataRoad/regs/busB[20]"/>
        <net name="cpu/DataRoad/regs/busB[19]"/>
        <net name="cpu/DataRoad/regs/busB[18]"/>
        <net name="cpu/DataRoad/regs/busB[17]"/>
        <net name="cpu/DataRoad/regs/busB[16]"/>
        <net name="cpu/DataRoad/regs/busB[15]"/>
        <net name="cpu/DataRoad/regs/busB[14]"/>
        <net name="cpu/DataRoad/regs/busB[13]"/>
        <net name="cpu/DataRoad/regs/busB[12]"/>
        <net name="cpu/DataRoad/regs/busB[11]"/>
        <net name="cpu/DataRoad/regs/busB[10]"/>
        <net name="cpu/DataRoad/regs/busB[9]"/>
        <net name="cpu/DataRoad/regs/busB[8]"/>
        <net name="cpu/DataRoad/regs/busB[7]"/>
        <net name="cpu/DataRoad/regs/busB[6]"/>
        <net name="cpu/DataRoad/regs/busB[5]"/>
        <net name="cpu/DataRoad/regs/busB[4]"/>
        <net name="cpu/DataRoad/regs/busB[3]"/>
        <net name="cpu/DataRoad/regs/busB[2]"/>
        <net name="cpu/DataRoad/regs/busB[1]"/>
        <net name="cpu/DataRoad/regs/busB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg1[31]"/>
        <net name="cpu/DataRoad/regs/reg1[30]"/>
        <net name="cpu/DataRoad/regs/reg1[29]"/>
        <net name="cpu/DataRoad/regs/reg1[28]"/>
        <net name="cpu/DataRoad/regs/reg1[27]"/>
        <net name="cpu/DataRoad/regs/reg1[26]"/>
        <net name="cpu/DataRoad/regs/reg1[25]"/>
        <net name="cpu/DataRoad/regs/reg1[24]"/>
        <net name="cpu/DataRoad/regs/reg1[23]"/>
        <net name="cpu/DataRoad/regs/reg1[22]"/>
        <net name="cpu/DataRoad/regs/reg1[21]"/>
        <net name="cpu/DataRoad/regs/reg1[20]"/>
        <net name="cpu/DataRoad/regs/reg1[19]"/>
        <net name="cpu/DataRoad/regs/reg1[18]"/>
        <net name="cpu/DataRoad/regs/reg1[17]"/>
        <net name="cpu/DataRoad/regs/reg1[16]"/>
        <net name="cpu/DataRoad/regs/reg1[15]"/>
        <net name="cpu/DataRoad/regs/reg1[14]"/>
        <net name="cpu/DataRoad/regs/reg1[13]"/>
        <net name="cpu/DataRoad/regs/reg1[12]"/>
        <net name="cpu/DataRoad/regs/reg1[11]"/>
        <net name="cpu/DataRoad/regs/reg1[10]"/>
        <net name="cpu/DataRoad/regs/reg1[9]"/>
        <net name="cpu/DataRoad/regs/reg1[8]"/>
        <net name="cpu/DataRoad/regs/reg1[7]"/>
        <net name="cpu/DataRoad/regs/reg1[6]"/>
        <net name="cpu/DataRoad/regs/reg1[5]"/>
        <net name="cpu/DataRoad/regs/reg1[4]"/>
        <net name="cpu/DataRoad/regs/reg1[3]"/>
        <net name="cpu/DataRoad/regs/reg1[2]"/>
        <net name="cpu/DataRoad/regs/reg1[1]"/>
        <net name="cpu/DataRoad/regs/reg1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg2[31]"/>
        <net name="cpu/DataRoad/regs/reg2[30]"/>
        <net name="cpu/DataRoad/regs/reg2[29]"/>
        <net name="cpu/DataRoad/regs/reg2[28]"/>
        <net name="cpu/DataRoad/regs/reg2[27]"/>
        <net name="cpu/DataRoad/regs/reg2[26]"/>
        <net name="cpu/DataRoad/regs/reg2[25]"/>
        <net name="cpu/DataRoad/regs/reg2[24]"/>
        <net name="cpu/DataRoad/regs/reg2[23]"/>
        <net name="cpu/DataRoad/regs/reg2[22]"/>
        <net name="cpu/DataRoad/regs/reg2[21]"/>
        <net name="cpu/DataRoad/regs/reg2[20]"/>
        <net name="cpu/DataRoad/regs/reg2[19]"/>
        <net name="cpu/DataRoad/regs/reg2[18]"/>
        <net name="cpu/DataRoad/regs/reg2[17]"/>
        <net name="cpu/DataRoad/regs/reg2[16]"/>
        <net name="cpu/DataRoad/regs/reg2[15]"/>
        <net name="cpu/DataRoad/regs/reg2[14]"/>
        <net name="cpu/DataRoad/regs/reg2[13]"/>
        <net name="cpu/DataRoad/regs/reg2[12]"/>
        <net name="cpu/DataRoad/regs/reg2[11]"/>
        <net name="cpu/DataRoad/regs/reg2[10]"/>
        <net name="cpu/DataRoad/regs/reg2[9]"/>
        <net name="cpu/DataRoad/regs/reg2[8]"/>
        <net name="cpu/DataRoad/regs/reg2[7]"/>
        <net name="cpu/DataRoad/regs/reg2[6]"/>
        <net name="cpu/DataRoad/regs/reg2[5]"/>
        <net name="cpu/DataRoad/regs/reg2[4]"/>
        <net name="cpu/DataRoad/regs/reg2[3]"/>
        <net name="cpu/DataRoad/regs/reg2[2]"/>
        <net name="cpu/DataRoad/regs/reg2[1]"/>
        <net name="cpu/DataRoad/regs/reg2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg3[31]"/>
        <net name="cpu/DataRoad/regs/reg3[30]"/>
        <net name="cpu/DataRoad/regs/reg3[29]"/>
        <net name="cpu/DataRoad/regs/reg3[28]"/>
        <net name="cpu/DataRoad/regs/reg3[27]"/>
        <net name="cpu/DataRoad/regs/reg3[26]"/>
        <net name="cpu/DataRoad/regs/reg3[25]"/>
        <net name="cpu/DataRoad/regs/reg3[24]"/>
        <net name="cpu/DataRoad/regs/reg3[23]"/>
        <net name="cpu/DataRoad/regs/reg3[22]"/>
        <net name="cpu/DataRoad/regs/reg3[21]"/>
        <net name="cpu/DataRoad/regs/reg3[20]"/>
        <net name="cpu/DataRoad/regs/reg3[19]"/>
        <net name="cpu/DataRoad/regs/reg3[18]"/>
        <net name="cpu/DataRoad/regs/reg3[17]"/>
        <net name="cpu/DataRoad/regs/reg3[16]"/>
        <net name="cpu/DataRoad/regs/reg3[15]"/>
        <net name="cpu/DataRoad/regs/reg3[14]"/>
        <net name="cpu/DataRoad/regs/reg3[13]"/>
        <net name="cpu/DataRoad/regs/reg3[12]"/>
        <net name="cpu/DataRoad/regs/reg3[11]"/>
        <net name="cpu/DataRoad/regs/reg3[10]"/>
        <net name="cpu/DataRoad/regs/reg3[9]"/>
        <net name="cpu/DataRoad/regs/reg3[8]"/>
        <net name="cpu/DataRoad/regs/reg3[7]"/>
        <net name="cpu/DataRoad/regs/reg3[6]"/>
        <net name="cpu/DataRoad/regs/reg3[5]"/>
        <net name="cpu/DataRoad/regs/reg3[4]"/>
        <net name="cpu/DataRoad/regs/reg3[3]"/>
        <net name="cpu/DataRoad/regs/reg3[2]"/>
        <net name="cpu/DataRoad/regs/reg3[1]"/>
        <net name="cpu/DataRoad/regs/reg3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg4[31]"/>
        <net name="cpu/DataRoad/regs/reg4[30]"/>
        <net name="cpu/DataRoad/regs/reg4[29]"/>
        <net name="cpu/DataRoad/regs/reg4[28]"/>
        <net name="cpu/DataRoad/regs/reg4[27]"/>
        <net name="cpu/DataRoad/regs/reg4[26]"/>
        <net name="cpu/DataRoad/regs/reg4[25]"/>
        <net name="cpu/DataRoad/regs/reg4[24]"/>
        <net name="cpu/DataRoad/regs/reg4[23]"/>
        <net name="cpu/DataRoad/regs/reg4[22]"/>
        <net name="cpu/DataRoad/regs/reg4[21]"/>
        <net name="cpu/DataRoad/regs/reg4[20]"/>
        <net name="cpu/DataRoad/regs/reg4[19]"/>
        <net name="cpu/DataRoad/regs/reg4[18]"/>
        <net name="cpu/DataRoad/regs/reg4[17]"/>
        <net name="cpu/DataRoad/regs/reg4[16]"/>
        <net name="cpu/DataRoad/regs/reg4[15]"/>
        <net name="cpu/DataRoad/regs/reg4[14]"/>
        <net name="cpu/DataRoad/regs/reg4[13]"/>
        <net name="cpu/DataRoad/regs/reg4[12]"/>
        <net name="cpu/DataRoad/regs/reg4[11]"/>
        <net name="cpu/DataRoad/regs/reg4[10]"/>
        <net name="cpu/DataRoad/regs/reg4[9]"/>
        <net name="cpu/DataRoad/regs/reg4[8]"/>
        <net name="cpu/DataRoad/regs/reg4[7]"/>
        <net name="cpu/DataRoad/regs/reg4[6]"/>
        <net name="cpu/DataRoad/regs/reg4[5]"/>
        <net name="cpu/DataRoad/regs/reg4[4]"/>
        <net name="cpu/DataRoad/regs/reg4[3]"/>
        <net name="cpu/DataRoad/regs/reg4[2]"/>
        <net name="cpu/DataRoad/regs/reg4[1]"/>
        <net name="cpu/DataRoad/regs/reg4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg_0[31]"/>
        <net name="cpu/DataRoad/regs/reg_0[30]"/>
        <net name="cpu/DataRoad/regs/reg_0[29]"/>
        <net name="cpu/DataRoad/regs/reg_0[28]"/>
        <net name="cpu/DataRoad/regs/reg_0[27]"/>
        <net name="cpu/DataRoad/regs/reg_0[26]"/>
        <net name="cpu/DataRoad/regs/reg_0[25]"/>
        <net name="cpu/DataRoad/regs/reg_0[24]"/>
        <net name="cpu/DataRoad/regs/reg_0[23]"/>
        <net name="cpu/DataRoad/regs/reg_0[22]"/>
        <net name="cpu/DataRoad/regs/reg_0[21]"/>
        <net name="cpu/DataRoad/regs/reg_0[20]"/>
        <net name="cpu/DataRoad/regs/reg_0[19]"/>
        <net name="cpu/DataRoad/regs/reg_0[18]"/>
        <net name="cpu/DataRoad/regs/reg_0[17]"/>
        <net name="cpu/DataRoad/regs/reg_0[16]"/>
        <net name="cpu/DataRoad/regs/reg_0[15]"/>
        <net name="cpu/DataRoad/regs/reg_0[14]"/>
        <net name="cpu/DataRoad/regs/reg_0[13]"/>
        <net name="cpu/DataRoad/regs/reg_0[12]"/>
        <net name="cpu/DataRoad/regs/reg_0[11]"/>
        <net name="cpu/DataRoad/regs/reg_0[10]"/>
        <net name="cpu/DataRoad/regs/reg_0[9]"/>
        <net name="cpu/DataRoad/regs/reg_0[8]"/>
        <net name="cpu/DataRoad/regs/reg_0[7]"/>
        <net name="cpu/DataRoad/regs/reg_0[6]"/>
        <net name="cpu/DataRoad/regs/reg_0[5]"/>
        <net name="cpu/DataRoad/regs/reg_0[4]"/>
        <net name="cpu/DataRoad/regs/reg_0[3]"/>
        <net name="cpu/DataRoad/regs/reg_0[2]"/>
        <net name="cpu/DataRoad/regs/reg_0[1]"/>
        <net name="cpu/DataRoad/regs/reg_0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg_a0[31]"/>
        <net name="cpu/DataRoad/regs/reg_a0[30]"/>
        <net name="cpu/DataRoad/regs/reg_a0[29]"/>
        <net name="cpu/DataRoad/regs/reg_a0[28]"/>
        <net name="cpu/DataRoad/regs/reg_a0[27]"/>
        <net name="cpu/DataRoad/regs/reg_a0[26]"/>
        <net name="cpu/DataRoad/regs/reg_a0[25]"/>
        <net name="cpu/DataRoad/regs/reg_a0[24]"/>
        <net name="cpu/DataRoad/regs/reg_a0[23]"/>
        <net name="cpu/DataRoad/regs/reg_a0[22]"/>
        <net name="cpu/DataRoad/regs/reg_a0[21]"/>
        <net name="cpu/DataRoad/regs/reg_a0[20]"/>
        <net name="cpu/DataRoad/regs/reg_a0[19]"/>
        <net name="cpu/DataRoad/regs/reg_a0[18]"/>
        <net name="cpu/DataRoad/regs/reg_a0[17]"/>
        <net name="cpu/DataRoad/regs/reg_a0[16]"/>
        <net name="cpu/DataRoad/regs/reg_a0[15]"/>
        <net name="cpu/DataRoad/regs/reg_a0[14]"/>
        <net name="cpu/DataRoad/regs/reg_a0[13]"/>
        <net name="cpu/DataRoad/regs/reg_a0[12]"/>
        <net name="cpu/DataRoad/regs/reg_a0[11]"/>
        <net name="cpu/DataRoad/regs/reg_a0[10]"/>
        <net name="cpu/DataRoad/regs/reg_a0[9]"/>
        <net name="cpu/DataRoad/regs/reg_a0[8]"/>
        <net name="cpu/DataRoad/regs/reg_a0[7]"/>
        <net name="cpu/DataRoad/regs/reg_a0[6]"/>
        <net name="cpu/DataRoad/regs/reg_a0[5]"/>
        <net name="cpu/DataRoad/regs/reg_a0[4]"/>
        <net name="cpu/DataRoad/regs/reg_a0[3]"/>
        <net name="cpu/DataRoad/regs/reg_a0[2]"/>
        <net name="cpu/DataRoad/regs/reg_a0[1]"/>
        <net name="cpu/DataRoad/regs/reg_a0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg_s0[31]"/>
        <net name="cpu/DataRoad/regs/reg_s0[30]"/>
        <net name="cpu/DataRoad/regs/reg_s0[29]"/>
        <net name="cpu/DataRoad/regs/reg_s0[28]"/>
        <net name="cpu/DataRoad/regs/reg_s0[27]"/>
        <net name="cpu/DataRoad/regs/reg_s0[26]"/>
        <net name="cpu/DataRoad/regs/reg_s0[25]"/>
        <net name="cpu/DataRoad/regs/reg_s0[24]"/>
        <net name="cpu/DataRoad/regs/reg_s0[23]"/>
        <net name="cpu/DataRoad/regs/reg_s0[22]"/>
        <net name="cpu/DataRoad/regs/reg_s0[21]"/>
        <net name="cpu/DataRoad/regs/reg_s0[20]"/>
        <net name="cpu/DataRoad/regs/reg_s0[19]"/>
        <net name="cpu/DataRoad/regs/reg_s0[18]"/>
        <net name="cpu/DataRoad/regs/reg_s0[17]"/>
        <net name="cpu/DataRoad/regs/reg_s0[16]"/>
        <net name="cpu/DataRoad/regs/reg_s0[15]"/>
        <net name="cpu/DataRoad/regs/reg_s0[14]"/>
        <net name="cpu/DataRoad/regs/reg_s0[13]"/>
        <net name="cpu/DataRoad/regs/reg_s0[12]"/>
        <net name="cpu/DataRoad/regs/reg_s0[11]"/>
        <net name="cpu/DataRoad/regs/reg_s0[10]"/>
        <net name="cpu/DataRoad/regs/reg_s0[9]"/>
        <net name="cpu/DataRoad/regs/reg_s0[8]"/>
        <net name="cpu/DataRoad/regs/reg_s0[7]"/>
        <net name="cpu/DataRoad/regs/reg_s0[6]"/>
        <net name="cpu/DataRoad/regs/reg_s0[5]"/>
        <net name="cpu/DataRoad/regs/reg_s0[4]"/>
        <net name="cpu/DataRoad/regs/reg_s0[3]"/>
        <net name="cpu/DataRoad/regs/reg_s0[2]"/>
        <net name="cpu/DataRoad/regs/reg_s0[1]"/>
        <net name="cpu/DataRoad/regs/reg_s0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg_s1[31]"/>
        <net name="cpu/DataRoad/regs/reg_s1[30]"/>
        <net name="cpu/DataRoad/regs/reg_s1[29]"/>
        <net name="cpu/DataRoad/regs/reg_s1[28]"/>
        <net name="cpu/DataRoad/regs/reg_s1[27]"/>
        <net name="cpu/DataRoad/regs/reg_s1[26]"/>
        <net name="cpu/DataRoad/regs/reg_s1[25]"/>
        <net name="cpu/DataRoad/regs/reg_s1[24]"/>
        <net name="cpu/DataRoad/regs/reg_s1[23]"/>
        <net name="cpu/DataRoad/regs/reg_s1[22]"/>
        <net name="cpu/DataRoad/regs/reg_s1[21]"/>
        <net name="cpu/DataRoad/regs/reg_s1[20]"/>
        <net name="cpu/DataRoad/regs/reg_s1[19]"/>
        <net name="cpu/DataRoad/regs/reg_s1[18]"/>
        <net name="cpu/DataRoad/regs/reg_s1[17]"/>
        <net name="cpu/DataRoad/regs/reg_s1[16]"/>
        <net name="cpu/DataRoad/regs/reg_s1[15]"/>
        <net name="cpu/DataRoad/regs/reg_s1[14]"/>
        <net name="cpu/DataRoad/regs/reg_s1[13]"/>
        <net name="cpu/DataRoad/regs/reg_s1[12]"/>
        <net name="cpu/DataRoad/regs/reg_s1[11]"/>
        <net name="cpu/DataRoad/regs/reg_s1[10]"/>
        <net name="cpu/DataRoad/regs/reg_s1[9]"/>
        <net name="cpu/DataRoad/regs/reg_s1[8]"/>
        <net name="cpu/DataRoad/regs/reg_s1[7]"/>
        <net name="cpu/DataRoad/regs/reg_s1[6]"/>
        <net name="cpu/DataRoad/regs/reg_s1[5]"/>
        <net name="cpu/DataRoad/regs/reg_s1[4]"/>
        <net name="cpu/DataRoad/regs/reg_s1[3]"/>
        <net name="cpu/DataRoad/regs/reg_s1[2]"/>
        <net name="cpu/DataRoad/regs/reg_s1[1]"/>
        <net name="cpu/DataRoad/regs/reg_s1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg_t5[31]"/>
        <net name="cpu/DataRoad/regs/reg_t5[30]"/>
        <net name="cpu/DataRoad/regs/reg_t5[29]"/>
        <net name="cpu/DataRoad/regs/reg_t5[28]"/>
        <net name="cpu/DataRoad/regs/reg_t5[27]"/>
        <net name="cpu/DataRoad/regs/reg_t5[26]"/>
        <net name="cpu/DataRoad/regs/reg_t5[25]"/>
        <net name="cpu/DataRoad/regs/reg_t5[24]"/>
        <net name="cpu/DataRoad/regs/reg_t5[23]"/>
        <net name="cpu/DataRoad/regs/reg_t5[22]"/>
        <net name="cpu/DataRoad/regs/reg_t5[21]"/>
        <net name="cpu/DataRoad/regs/reg_t5[20]"/>
        <net name="cpu/DataRoad/regs/reg_t5[19]"/>
        <net name="cpu/DataRoad/regs/reg_t5[18]"/>
        <net name="cpu/DataRoad/regs/reg_t5[17]"/>
        <net name="cpu/DataRoad/regs/reg_t5[16]"/>
        <net name="cpu/DataRoad/regs/reg_t5[15]"/>
        <net name="cpu/DataRoad/regs/reg_t5[14]"/>
        <net name="cpu/DataRoad/regs/reg_t5[13]"/>
        <net name="cpu/DataRoad/regs/reg_t5[12]"/>
        <net name="cpu/DataRoad/regs/reg_t5[11]"/>
        <net name="cpu/DataRoad/regs/reg_t5[10]"/>
        <net name="cpu/DataRoad/regs/reg_t5[9]"/>
        <net name="cpu/DataRoad/regs/reg_t5[8]"/>
        <net name="cpu/DataRoad/regs/reg_t5[7]"/>
        <net name="cpu/DataRoad/regs/reg_t5[6]"/>
        <net name="cpu/DataRoad/regs/reg_t5[5]"/>
        <net name="cpu/DataRoad/regs/reg_t5[4]"/>
        <net name="cpu/DataRoad/regs/reg_t5[3]"/>
        <net name="cpu/DataRoad/regs/reg_t5[2]"/>
        <net name="cpu/DataRoad/regs/reg_t5[1]"/>
        <net name="cpu/DataRoad/regs/reg_t5[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/uart"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bF"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bF"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/uart_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/ext_oe"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/ext_we"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="Inst[31]"/>
        <net name="Inst[30]"/>
        <net name="Inst[29]"/>
        <net name="Inst[28]"/>
        <net name="Inst[27]"/>
        <net name="Inst[26]"/>
        <net name="Inst[25]"/>
        <net name="Inst[24]"/>
        <net name="Inst[23]"/>
        <net name="Inst[22]"/>
        <net name="Inst[21]"/>
        <net name="Inst[20]"/>
        <net name="Inst[19]"/>
        <net name="Inst[18]"/>
        <net name="Inst[17]"/>
        <net name="Inst[16]"/>
        <net name="Inst[15]"/>
        <net name="Inst[14]"/>
        <net name="Inst[13]"/>
        <net name="Inst[12]"/>
        <net name="Inst[11]"/>
        <net name="Inst[10]"/>
        <net name="Inst[9]"/>
        <net name="Inst[8]"/>
        <net name="Inst[7]"/>
        <net name="Inst[6]"/>
        <net name="Inst[5]"/>
        <net name="Inst[4]"/>
        <net name="Inst[3]"/>
        <net name="Inst[2]"/>
        <net name="Inst[1]"/>
        <net name="Inst[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg1[31]"/>
        <net name="reg1[30]"/>
        <net name="reg1[29]"/>
        <net name="reg1[28]"/>
        <net name="reg1[27]"/>
        <net name="reg1[26]"/>
        <net name="reg1[25]"/>
        <net name="reg1[24]"/>
        <net name="reg1[23]"/>
        <net name="reg1[22]"/>
        <net name="reg1[21]"/>
        <net name="reg1[20]"/>
        <net name="reg1[19]"/>
        <net name="reg1[18]"/>
        <net name="reg1[17]"/>
        <net name="reg1[16]"/>
        <net name="reg1[15]"/>
        <net name="reg1[14]"/>
        <net name="reg1[13]"/>
        <net name="reg1[12]"/>
        <net name="reg1[11]"/>
        <net name="reg1[10]"/>
        <net name="reg1[9]"/>
        <net name="reg1[8]"/>
        <net name="reg1[7]"/>
        <net name="reg1[6]"/>
        <net name="reg1[5]"/>
        <net name="reg1[4]"/>
        <net name="reg1[3]"/>
        <net name="reg1[2]"/>
        <net name="reg1[1]"/>
        <net name="reg1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg2[31]"/>
        <net name="reg2[30]"/>
        <net name="reg2[29]"/>
        <net name="reg2[28]"/>
        <net name="reg2[27]"/>
        <net name="reg2[26]"/>
        <net name="reg2[25]"/>
        <net name="reg2[24]"/>
        <net name="reg2[23]"/>
        <net name="reg2[22]"/>
        <net name="reg2[21]"/>
        <net name="reg2[20]"/>
        <net name="reg2[19]"/>
        <net name="reg2[18]"/>
        <net name="reg2[17]"/>
        <net name="reg2[16]"/>
        <net name="reg2[15]"/>
        <net name="reg2[14]"/>
        <net name="reg2[13]"/>
        <net name="reg2[12]"/>
        <net name="reg2[11]"/>
        <net name="reg2[10]"/>
        <net name="reg2[9]"/>
        <net name="reg2[8]"/>
        <net name="reg2[7]"/>
        <net name="reg2[6]"/>
        <net name="reg2[5]"/>
        <net name="reg2[4]"/>
        <net name="reg2[3]"/>
        <net name="reg2[2]"/>
        <net name="reg2[1]"/>
        <net name="reg2[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg3[31]"/>
        <net name="reg3[30]"/>
        <net name="reg3[29]"/>
        <net name="reg3[28]"/>
        <net name="reg3[27]"/>
        <net name="reg3[26]"/>
        <net name="reg3[25]"/>
        <net name="reg3[24]"/>
        <net name="reg3[23]"/>
        <net name="reg3[22]"/>
        <net name="reg3[21]"/>
        <net name="reg3[20]"/>
        <net name="reg3[19]"/>
        <net name="reg3[18]"/>
        <net name="reg3[17]"/>
        <net name="reg3[16]"/>
        <net name="reg3[15]"/>
        <net name="reg3[14]"/>
        <net name="reg3[13]"/>
        <net name="reg3[12]"/>
        <net name="reg3[11]"/>
        <net name="reg3[10]"/>
        <net name="reg3[9]"/>
        <net name="reg3[8]"/>
        <net name="reg3[7]"/>
        <net name="reg3[6]"/>
        <net name="reg3[5]"/>
        <net name="reg3[4]"/>
        <net name="reg3[3]"/>
        <net name="reg3[2]"/>
        <net name="reg3[1]"/>
        <net name="reg3[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg4[31]"/>
        <net name="reg4[30]"/>
        <net name="reg4[29]"/>
        <net name="reg4[28]"/>
        <net name="reg4[27]"/>
        <net name="reg4[26]"/>
        <net name="reg4[25]"/>
        <net name="reg4[24]"/>
        <net name="reg4[23]"/>
        <net name="reg4[22]"/>
        <net name="reg4[21]"/>
        <net name="reg4[20]"/>
        <net name="reg4[19]"/>
        <net name="reg4[18]"/>
        <net name="reg4[17]"/>
        <net name="reg4[16]"/>
        <net name="reg4[15]"/>
        <net name="reg4[14]"/>
        <net name="reg4[13]"/>
        <net name="reg4[12]"/>
        <net name="reg4[11]"/>
        <net name="reg4[10]"/>
        <net name="reg4[9]"/>
        <net name="reg4[8]"/>
        <net name="reg4[7]"/>
        <net name="reg4[6]"/>
        <net name="reg4[5]"/>
        <net name="reg4[4]"/>
        <net name="reg4[3]"/>
        <net name="reg4[2]"/>
        <net name="reg4[1]"/>
        <net name="reg4[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
