static inline unsigned char F_1 ( short int V_1 )\r\n{\r\nint V_2 ;\r\nint V_3 ;\r\nint V_4 ;\r\nstatic int V_5 [ 8 ] = {\r\n0xFF , 0x1FF , 0x3FF , 0x7FF , 0xFFF , 0x1FFF , 0x3FFF , 0x7FFF\r\n} ;\r\nV_4 = V_1 ;\r\nif ( V_4 >= 0 ) {\r\nV_2 = V_6 | 0x80 ;\r\n} else {\r\nV_2 = V_6 ;\r\nV_4 = - V_4 ;\r\n}\r\nfor ( V_3 = 0 ; V_3 < 8 ; V_3 ++ ) {\r\nif ( V_4 <= V_5 [ V_3 ] )\r\nbreak;\r\n}\r\nreturn ( ( V_3 << 4 ) |\r\n( ( V_4 >> ( ( V_3 ) ? ( V_3 + 3 ) : 4 ) ) & 0x0F ) ) ^ V_2 ;\r\n}\r\nstatic inline short int F_2 ( unsigned char V_7 )\r\n{\r\nint V_8 ;\r\nint V_3 ;\r\nV_7 ^= V_6 ;\r\nV_8 = ( ( V_7 & 0x0F ) << 4 ) + 8 ;\r\nV_3 = ( ( ( int ) V_7 & 0x70 ) >> 4 ) ;\r\nif ( V_3 )\r\nV_8 = ( V_8 + 0x100 ) << ( V_3 - 1 ) ;\r\nreturn ( short int ) ( ( V_7 & 0x80 ) ? V_8 : - V_8 ) ;\r\n}\r\nstatic inline short int F_3 ( unsigned char V_9 )\r\n{\r\nshort V_10 , V_11 , V_12 , V_13 ;\r\nstatic short V_14 [] = { 0 , 132 , 396 , 924 , 1980 , 4092 , 8316 , 16764 } ;\r\nV_10 = 255 - V_9 ;\r\nV_11 = ( V_10 & 0x70 ) / 16 ;\r\nV_12 = V_10 & 0x0f ;\r\nV_13 = V_12 * ( 1 << ( V_11 + 3 ) ) ;\r\nV_13 += V_14 [ V_11 ] ;\r\nif ( V_10 & 0x80 )\r\nV_13 = - V_13 ;\r\nreturn V_13 ;\r\n}\r\nstatic unsigned char F_4 ( short V_15 )\r\n{\r\nstatic int V_16 [ 256 ] = {\r\n0 , 0 , 1 , 1 , 2 , 2 , 2 , 2 , 3 , 3 , 3 , 3 , 3 , 3 , 3 , 3 ,\r\n4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 , 4 ,\r\n5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 ,\r\n5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 , 5 ,\r\n6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 ,\r\n6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 ,\r\n6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 ,\r\n6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 , 6 ,\r\n7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 ,\r\n7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 ,\r\n7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 ,\r\n7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 ,\r\n7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 ,\r\n7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 ,\r\n7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 ,\r\n7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 , 7 } ;\r\nint V_17 , V_18 , V_19 ;\r\nunsigned char V_20 ;\r\nV_17 = ( V_15 >> 8 ) & 0x80 ;\r\nif ( V_17 != 0 )\r\nV_15 = - V_15 ;\r\nV_15 = V_15 + V_21 ;\r\nV_18 = V_16 [ ( V_15 >> 7 ) & 0xFF ] ;\r\nV_19 = ( V_15 >> ( V_18 + 3 ) ) & 0x0F ;\r\nV_20 = ~ ( V_17 | ( V_18 << 4 ) | V_19 ) ;\r\nreturn V_20 ;\r\n}\r\nstatic int F_5 ( int V_8 )\r\n{\r\nint V_22 , V_23 ;\r\nV_22 = 0 ;\r\nfor ( V_23 = 0 ; V_23 < 8 ; V_23 ++ ) {\r\nif ( ( V_8 & ( 1 << V_23 ) ) != 0 )\r\nV_22 |= 1 << ( 7 - V_23 ) ;\r\n}\r\nreturn V_22 ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nint V_8 ;\r\nfor ( V_8 = 0 ; V_8 < 256 ; V_8 ++ )\r\nV_24 [ V_8 ] = F_2 ( F_5 ( V_8 ) ) ;\r\nfor ( V_8 = 0 ; V_8 < 256 ; V_8 ++ )\r\nV_25 [ V_8 ] = F_3 ( F_5 ( V_8 ) ) ;\r\nfor ( V_8 = 0 ; V_8 < 256 ; V_8 ++ ) {\r\nV_26 [ V_8 ] =\r\nF_4 ( V_24 [ V_8 ] ) ;\r\nV_27 [ V_8 ] =\r\nF_1 ( V_25 [ V_8 ] ) ;\r\n}\r\n}\r\nvoid\r\nF_7 ( void )\r\n{\r\nint V_8 ;\r\nif ( V_28 & V_29 ) {\r\nfor ( V_8 = - 32768 ; V_8 < 32768 ; V_8 ++ ) {\r\nV_30 [ V_8 & 0xffff ] =\r\nF_5 ( F_4 ( V_8 ) ) ;\r\n}\r\n} else {\r\nfor ( V_8 = - 32768 ; V_8 < 32768 ; V_8 ++ ) {\r\nV_30 [ V_8 & 0xffff ] =\r\nF_5 ( F_1 ( V_8 ) ) ;\r\n}\r\n}\r\n}\r\nvoid\r\nF_8 ( void )\r\n{\r\nint V_8 , V_23 , V_31 ;\r\nT_1 V_32 ;\r\nT_1 V_33 [ 256 ] ;\r\nfor ( V_8 = 0 ; V_8 < 256 ; V_8 ++ ) {\r\nV_23 = 0 ;\r\nfor ( V_31 = 0 ; V_31 < 256 ; V_31 ++ ) {\r\nif ( V_24 [ V_31 ]\r\n< V_24 [ V_8 ] )\r\nV_23 ++ ;\r\n}\r\nV_33 [ V_23 ] = V_8 ;\r\n}\r\nfor ( V_8 = 0 ; V_8 < 256 ; V_8 ++ ) {\r\nV_32 = V_8 ;\r\nif ( V_28 & V_29 )\r\nV_32 = V_27 [ V_8 ] ;\r\nfor ( V_23 = 0 ; V_23 < 256 ; V_23 ++ ) {\r\nif ( V_33 [ V_23 ] == V_32 )\r\nbreak;\r\n}\r\nV_34 [ V_8 ] = V_23 >> 1 ;\r\n}\r\nfor ( V_8 = 0 ; V_8 < 128 ; V_8 ++ ) {\r\nV_32 = V_33 [ V_8 << 1 ] ;\r\nif ( V_28 & V_29 )\r\nV_32 = V_26 [ V_32 ] ;\r\nV_35 [ V_8 ] = V_32 ;\r\n}\r\n}\r\nvoid\r\nF_9 ( void )\r\n{\r\nint V_8 , V_23 ;\r\nT_2 V_15 ;\r\nV_8 = 0 ;\r\nwhile ( V_8 < 256 ) {\r\nV_23 = 0 ;\r\nwhile ( V_23 < 256 ) {\r\nV_15 = V_36 [ V_8 ] ;\r\nV_15 += V_36 [ V_23 ] ;\r\nif ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nV_37 [ ( V_8 << 8 ) | V_23 ] =\r\nV_30 [ V_15 & 0xffff ] ;\r\nV_23 ++ ;\r\n}\r\nV_8 ++ ;\r\n}\r\n}\r\nvoid\r\nF_10 ( void )\r\n{\r\nregister T_2 V_15 ;\r\nint V_8 ;\r\nint V_38 [] = { 110 , 125 , 150 , 175 , 200 , 300 , 400 , 500 } ;\r\nint V_39 [] = { 100 , 100 , 100 , 100 , 100 , 100 , 100 , 100 } ;\r\nV_8 = 0 ;\r\nwhile ( V_8 < 256 ) {\r\nV_40 [ V_8 ] = V_30 [\r\n( V_36 [ V_8 ] * V_39 [ 7 ] / V_38 [ 7 ] ) & 0xffff ] ;\r\nV_41 [ V_8 ] = V_30 [\r\n( V_36 [ V_8 ] * V_39 [ 6 ] / V_38 [ 6 ] ) & 0xffff ] ;\r\nV_42 [ V_8 ] = V_30 [\r\n( V_36 [ V_8 ] * V_39 [ 5 ] / V_38 [ 5 ] ) & 0xffff ] ;\r\nV_43 [ V_8 ] = V_30 [\r\n( V_36 [ V_8 ] * V_39 [ 4 ] / V_38 [ 4 ] ) & 0xffff ] ;\r\nV_44 [ V_8 ] = V_30 [\r\n( V_36 [ V_8 ] * V_39 [ 3 ] / V_38 [ 3 ] ) & 0xffff ] ;\r\nV_45 [ V_8 ] = V_30 [\r\n( V_36 [ V_8 ] * V_39 [ 2 ] / V_38 [ 2 ] ) & 0xffff ] ;\r\nV_46 [ V_8 ] = V_30 [\r\n( V_36 [ V_8 ] * V_39 [ 1 ] / V_38 [ 1 ] ) & 0xffff ] ;\r\nV_47 [ V_8 ] = V_30 [\r\n( V_36 [ V_8 ] * V_39 [ 0 ] / V_38 [ 0 ] ) & 0xffff ] ;\r\nV_15 = V_36 [ V_8 ] * V_38 [ 0 ] / V_39 [ 0 ] ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nelse if ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nV_48 [ V_8 ] = V_30 [ V_15 & 0xffff ] ;\r\nV_15 = V_36 [ V_8 ] * V_38 [ 1 ] / V_39 [ 1 ] ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nelse if ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nV_49 [ V_8 ] = V_30 [ V_15 & 0xffff ] ;\r\nV_15 = V_36 [ V_8 ] * V_38 [ 2 ] / V_39 [ 2 ] ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nelse if ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nV_50 [ V_8 ] = V_30 [ V_15 & 0xffff ] ;\r\nV_15 = V_36 [ V_8 ] * V_38 [ 3 ] / V_39 [ 3 ] ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nelse if ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nV_51 [ V_8 ] = V_30 [ V_15 & 0xffff ] ;\r\nV_15 = V_36 [ V_8 ] * V_38 [ 4 ] / V_39 [ 4 ] ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nelse if ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nV_52 [ V_8 ] = V_30 [ V_15 & 0xffff ] ;\r\nV_15 = V_36 [ V_8 ] * V_38 [ 5 ] / V_39 [ 5 ] ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nelse if ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nV_53 [ V_8 ] = V_30 [ V_15 & 0xffff ] ;\r\nV_15 = V_36 [ V_8 ] * V_38 [ 6 ] / V_39 [ 6 ] ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nelse if ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nV_54 [ V_8 ] = V_30 [ V_15 & 0xffff ] ;\r\nV_15 = V_36 [ V_8 ] * V_38 [ 7 ] / V_39 [ 7 ] ;\r\nif ( V_15 < - 32768 )\r\nV_15 = - 32768 ;\r\nelse if ( V_15 > 32767 )\r\nV_15 = 32767 ;\r\nV_55 [ V_8 ] = V_30 [ V_15 & 0xffff ] ;\r\nV_8 ++ ;\r\n}\r\n}\r\nvoid\r\nF_11 ( struct V_56 * V_57 , int V_58 )\r\n{\r\nT_1 * V_59 ;\r\nint V_8 , V_60 ;\r\nT_1 * V_61 ;\r\nint V_62 ;\r\nif ( V_58 == 0 )\r\nreturn;\r\nif ( V_58 < 0 ) {\r\nV_62 = V_58 + 8 ;\r\nif ( V_62 < 0 )\r\nV_62 = 0 ;\r\n} else {\r\nV_62 = V_58 + 7 ;\r\nif ( V_62 > 15 )\r\nV_62 = 15 ;\r\n}\r\nV_59 = V_63 [ V_62 ] ;\r\nV_8 = 0 ;\r\nV_60 = V_57 -> V_64 ;\r\nV_61 = V_57 -> V_65 ;\r\nwhile ( V_8 < V_60 ) {\r\n* V_61 = V_59 [ * V_61 ] ;\r\nV_61 ++ ;\r\nV_8 ++ ;\r\n}\r\n}
