ncverilog TESTBED.v /home/raid7_2/user05/r05013/U18_cellbased/umc18_artisan/Verilog/umc18_neg.v +DEFINE+GATE +access+r -allowredefinition 
