<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="author" content="Liste - https://24x7fpga.com/">
    <title>RTL Design Directory | &gt; home</title>
    <meta name="description" content="A minimal hugo theme focus on content">
    <meta property="og:title" content="RTL Design Directory" />
<meta property="og:description" content="Welcome to my comprehensive collection of RTL(Register Transfer Level) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like SystemVerilog and Verilog. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-06-05T00:21:00-04:00" />
<meta property="article:modified_time" content="2024-06-05T00:21:00-04:00" />


    <meta itemprop="name" content="RTL Design Directory">
<meta itemprop="description" content="Welcome to my comprehensive collection of RTL(Register Transfer Level) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like SystemVerilog and Verilog. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering."><meta itemprop="datePublished" content="2024-06-05T00:21:00-04:00" />
<meta itemprop="dateModified" content="2024-06-05T00:21:00-04:00" />
<meta itemprop="wordCount" content="281">
<meta itemprop="keywords" content="toc," />
    
    <link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">
    <link rel="icon" href="https://24x7fpga.com//assets/favicon.ico">
    <link rel="dns-prefetch" href="https://www.google-analytics.com">
    <link href="https://www.google-analytics.com" rel="preconnect" crossorigin>
    <link rel="alternate" type="application/atom+xml" title="&gt; home" href="https://24x7fpga.com//atom.xml" />
    <link rel="alternate" type="application/json" title="&gt; home" href="https://24x7fpga.com//feed.json" />
    <link rel="shortcut icon" type="image/png" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAQAAAC1HAwCAAAAC0lEQVR42mNk+A8AAQUBAScY42YAAAAASUVORK5CYII=">
    
    
    <style>*,:after,:before{box-sizing:border-box;padding:0}body{font:1rem/1.5 '-apple-system',BlinkMacSystemFont,avenir next,avenir,helvetica,helvetica neue,ubuntu,roboto,noto,segoe ui,arial,sans-serif;text-rendering:optimizeLegibility;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;padding:2rem;background:#f5f5f5;color:#000}.skip-link{position:absolute;top:-40px;left:0;background:#eee;z-index:100}.skip-link:focus{top:0}header{line-height:2;padding-bottom:1.5rem}.link{overflow:hidden;text-overflow:ellipsis;white-space:nowrap;overflow:hidden;text-overflow:ellipsis;text-decoration:none}.time{font-variant-numeric:tabular-nums;white-space:nowrap}blockquote{border-left:5px solid #eee;padding-left:1rem;margin:0}a,a:visited{color:inherit}a:hover,a.heading-link{text-decoration:none}pre{padding:.5rem;overflow:auto;overflow-x:scroll;overflow-wrap:normal}ul{list-style-type:square}ul,ol{padding-left:1.2rem}.list{line-height:2;list-style-type:none;padding-left:0}.list li{padding-bottom:.1rem}.meta{color:#777}.content{max-width:70ch;margin:0 auto}header{line-height:2;display:flex;justify-content:space-between;padding-bottom:1rem}header a{text-decoration:none}header ul{list-style-type:none;padding:0}header li,header a{display:inline}h2.post{padding-top:.5rem}header ul a:first-child{padding-left:1rem}.nav{height:1px;background:#000;content:'';max-width:10%}.list li{display:flex;align-items:baseline}.list li time{flex:initial}.hr-list{margin-top:0;margin-bottom:0;margin-right:.5rem;margin-left:.5rem;height:1px;border:0;border-bottom:1px dotted #ccc;flex:1 0 1rem}.m,hr{border:0;margin:3rem 0}img{max-width:100%;height:auto;display:block;margin-left:auto;margin-right:auto}.post-date{margin:5% 0}.index-date{color:#9a9a9a}.animate-blink{animation:opacity 1.4s infinite;opacity:1;color:#96e9ae}@keyframes opacity{0%{opacity:1}50%{opacity:.5}100%{opacity:0}}.tags{display:flex;justify-content:space-between}.tags ul{padding:0;margin:0}.tags li{display:inline}.avatar{height:250px;width:250px;position:relative;margin:-10px 0 0 15px;float:right;border-radius:50%}table{width:100%;border-collapse:collapse}th,td{border:1px solid #ddd;text-align:left;padding:8px}th{background-color:#f2f2f2}code,pre{font-family:San Francisco Mono,Monaco,consolas,lucida console,dejavu sans mono,bitstream vera sans mono,monospace;font-size:normal;font-size:small;background-color:#e9e9e9;border-radius:3px}code{border:none}.highlight pre{background-color:#e9e9e9!important;border-radius:5px} </style>
  
    
  
  
  <script type="application/ld+json">
  {
      "@context": "http://schema.org",
      "@type": "BlogPosting",
      "articleSection": "rtl_directory",
      "name": "RTL Design Directory",
      "headline": "RTL Design Directory",
      "alternativeHeadline": "",
      "description": "Welcome to my comprehensive collection of RTL(Register Transfer Level) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like SystemVerilog and Verilog. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering.",
      "inLanguage": "en-us",
      "isFamilyFriendly": "true",
      "mainEntityOfPage": {
          "@type": "WebPage",
          "@id": "https:\/\/24x7fpga.com\/rtl_directory\/2024_06_05_00_21_53_rtl_design_directory\/"
      },
      "author" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "creator" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "accountablePerson" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "copyrightHolder" : "\u003e home",
      "copyrightYear" : "2024",
      "dateCreated": "2024-06-05T00:21:00.00Z",
      "datePublished": "2024-06-05T00:21:00.00Z",
      "dateModified": "2024-06-05T00:21:00.00Z",
      "publisher":{
          "@type":"Organization",
          "name": "\u003e home",
          "url": "https://24x7fpga.com/",
          "logo": {
              "@type": "ImageObject",
              "url": "https:\/\/24x7fpga.com\/assets\/favicon.ico",
              "width":"32",
              "height":"32"
          }
      },
      "image": "https://24x7fpga.com/assets/favicon.ico",
      "url" : "https:\/\/24x7fpga.com\/rtl_directory\/2024_06_05_00_21_53_rtl_design_directory\/",
      "wordCount" : "281",
      "genre" : [ "toc" ],
      "keywords" : [ "toc" ]
  }
  </script>
  
  
  </head>

<body>
  <a class="skip-link" href="#main">Skip to main</a>
  <main id="main">
  <div class="content">
    <header>
<p style="padding: 0;margin: 0;">
  <a href="/">
    <b>&gt; home</b>
    <span class="text-stone-500 animate-blink">â–®</span>
  </a>
</p>
<ul style="padding: 0;margin: 0;">
  
  
  <li class="">
    <a href="rtl_directory/2024_06_05_00_21_53_rtl_design_directory"><span>rtl</span></a>    
    
  <li class="">
    <a href="sv_directory/2024_06_27_16_53_00_sv_verification_directory"><span>sv</span></a>    
    
  <li class="">
    <a href="uvm_directory/2024_08_28_12_39_50_uvm_framework_directory"><span>uvm</span></a>    
    
  </li>
</ul>

</header>
<hr class="hr-list" style="padding: 0;margin: 0;">


    <section>
      <h2 class="post">RTL Design Directory</h2>
      <p>Welcome to my comprehensive collection of <a href="https://en.wikipedia.org/wiki/Register-transfer_level">RTL(Register Transfer Level)</a> designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like <a href="https://ieeexplore.ieee.org/document/10458102">SystemVerilog</a> and <a href="https://accellera.org/images/downloads/standards/v-ams/VAMS-LRM-2023.pdf">Verilog</a>. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering. Connect with me to collaborate on innovative solutions and advance your knowledge in RTL design.</p>
<h2 id="my-work-flow">My Work Flow</h2>
<ul>
<li>Operating System and Text Editor</li>
<li>Folder Structure</li>
<li>Design Scripts</li>
</ul>
<h2 id="design-tools">Design Tools</h2>
<ul>
<li><a href="https://steveicarus.github.io/iverilog/index.html">Icarus verilog</a></li>
<li><a href="https://gtkwave.sourceforge.net/">GTKWave</a></li>
<li><a href="/rtl_directory/2024_07_28_10_50_56_vivado_installation/">Vivado Installation</a></li>
</ul>
<h2 id="hardware">Hardware</h2>
<ul>
<li><a href="https://digilent.com/reference/programmable-logic/zybo-z7/start">Digilent Zybo-Z7-20</a></li>
<li><a href="https://digilent.com/reference/programmable-logic/zedboard/start">Digilent Zedboard</a></li>
<li><a href="https://www.xilinx.com/products/boards-and-kits/zcu1275.html">Zynq UltraScale+ RFSoC ZCU1275</a></li>
<li>Miscellaneous</li>
</ul>
<h2 id="important-concepts">Important Concepts</h2>
<ul>
<li><a href="/rtl_directory/2024_07_23_21_33_58_throughput_and_latency/">Throughput and Latency</a></li>
<li><a href="/rtl_directory/2024_07_25_11_34_45_synchronous_and_asynchronous_reset/">Synchronous and Asynchronous Reset</a></li>
<li><a href="/rtl_directory/2024_07_25_11_36_52_casex_and_casez/">Casex and Casez</a></li>
<li><a href="/rtl_directory/2024_07_26_17_05_01_full_case_and_parallel_case/">Full Case and Parallel Case</a></li>
<li><a href="/rtl_directory/2024_07_26_17_07_08_assign_and_if_else_statement/">Assign and If-Else Statement</a></li>
<li><a href="/rtl_directory/2024_07_26_17_10_23_blocking_and_non_blocking_assignment/">Blocking and Non-Blocking Assignment</a></li>
<li>Always@(*) and Always_Comb</li>
<li>Mealy Machine and Moore Machine</li>
</ul>
<h2 id="generic-rtl-blocks">Generic RTL Blocks</h2>
<ul>
<li><a href="/rtl_directory/2024_06_05_22_56_41_half_adder/">Half Adder</a></li>
<li><a href="/rtl_directory/2024_06_08_11_32_42_full_adder/">Full Adder</a></li>
<li><a href="/rtl_directory/2024_06_13_12_22_45_multiplexer/">Multiplexer</a></li>
<li><a href="/rtl_directory/2024_06_14_22_07_44_de_multiplexer/">De-Multiplexer</a></li>
<li><a href="/rtl_directory/2024_06_23_20_40_25_encoder/">Encoder</a></li>
<li><a href="/rtl_directory/2024_06_23_21_30_22_decoder/">Decoder</a></li>
<li><a href="/rtl_directory/2024_07_06_15_54_47_comparator/">Comparator</a></li>
<li><a href="/rtl_directory/2024_07_06_16_50_01_adder_subtractor/">Adder-Subtractor</a></li>
<li><a href="/rtl_directory/2024_07_06_19_23_36_register/">Register</a></li>
<li><a href="/rtl_directory/2024_07_06_19_54_50_shift_register/">Shift Register</a></li>
<li><a href="/rtl_directory/2024_07_10_20_30_35_universal_shift_register/">Universal Shift Register</a></li>
<li><a href="/rtl_directory/2024_07_16_22_30_28_up_down_counter/">Up/Down Counter</a></li>
<li><a href="/rtl_directory/2024_07_18_21_58_46_code_converter/">Code Converter</a></li>
<li><a href="/rtl_directory/2024_07_18_23_30_22_mod_n_counter/">Mod-N Counter</a></li>
<li><a href="/rtl_directory/2024_07_22_11_17_17_ring_counter/">Ring Counter</a></li>
<li><a href="/rtl_directory/2024_07_22_14_10_16_edge_detector/">Edge Detector</a></li>
<li><a href="/rtl_directory/2024_07_22_15_24_11_frequency_divider/">Frequency Divider</a></li>
<li><a href="/rtl_directory/2024_07_23_13_11_22_read_only_memory/">Read Only Memory</a></li>
</ul>
<h2 id="fifo-design">FIFO Design</h2>
<ul>
<li><a href="/rtl_directory/2024_08_22_14_57_15_synchronous_fifo/">Synchronous FIFO</a></li>
<li>Asynchronous FIFO</li>
</ul>
<h2 id="static-timing-analysis">Static Timing Analysis</h2>
<h2 id="clock-domain-crossing">Clock Domain Crossing</h2>
<ul>
<li>Theory</li>
<li>Pulse Stretcher</li>
<li>MUX Synchronization</li>
<li>Two-Flop Synchronization</li>
</ul>
<h2 id="communication-protocols">Communication Protocols</h2>
<ul>
<li>UART</li>
<li>SPI</li>
<li>I2C</li>
<li>VGA</li>
<li>I2S</li>
<li>HDMI</li>
<li>AXI-Stream</li>
<li>AXI4-Lite</li>
<li>AXI-Interconnect</li>
<li>8b/10b Encoding</li>
</ul>
<h2 id="pipeline">Pipeline</h2>
<ul>
<li>Global stall</li>
<li>Half-buffer</li>
<li>Skid buffer</li>
<li>2-depth Fifo</li>
<li>Pipeline Fifo</li>
<li>Elastic Buffer</li>
</ul>
<h2 id="fpga-projects">FPGA Projects</h2>
<ul>
<li>Floating point unit</li>
<li>AXI BUS interface</li>
<li>DMA controller</li>
<li>Error Correction Code</li>
<li>DSP core for audio processing</li>
<li>Phase-Locked Loop</li>
<li>H.264 Video Encoder</li>
<li>Convolution Neural Network</li>
<li>Hardware Random Number generator</li>
<li>Network-on-chip</li>
<li>DDR Memory Controller</li>
</ul>
<h2 id="computer-architecture">Computer Architecture</h2>
<ul>
<li><a href="https://github.com/24x7fpga/MIPsSingleCycle">Single Cycle MIPS Design</a></li>
<li>Multi Cycle MIPS design</li>
<li>RISC-V Core</li>
</ul>
<h2 id="fpga-as-accelerator">FPGA as Accelerator</h2>
<ul>
<li>8-pt FFT Accelerator</li>
</ul>

      
      <div class="post-date">
        <span class="g time">June 5, 2024 </span> &#8729;
         
         <a href="https://24x7fpga.com/tags/toc/">toc</a>
      </div>
      
    </section>
    
  </div>
</main>
</body>
</html>
