{-|
Copyright  :  (C) 2013-2016, University of Twente
License    :  BSD2 (see the file LICENSE)
Maintainer :  Christiaan Baaij <christiaan.baaij@gmail.com>
-}

{-# LANGUAGE CPP                        #-}
{-# LANGUAGE DataKinds                  #-}
#if __GLASGOW_HASKELL__ > 710
{-# LANGUAGE DeriveLift                 #-}
#endif
{-# LANGUAGE DeriveTraversable          #-}
{-# LANGUAGE GADTs                      #-}
{-# LANGUAGE GeneralizedNewtypeDeriving #-}
{-# LANGUAGE MultiParamTypeClasses      #-}
{-# LANGUAGE KindSignatures             #-}
{-# LANGUAGE MagicHash                  #-}
{-# LANGUAGE ScopedTypeVariables        #-}
{-# LANGUAGE TypeFamilies               #-}
{-# LANGUAGE TypeOperators              #-}

{-# LANGUAGE Trustworthy #-}

{-# OPTIONS_GHC -fplugin GHC.TypeLits.Normalise #-}
{-# OPTIONS_HADDOCK show-extensions #-}

module CLaSH.Signal.Delayed.Explicit
  ( -- * Delay-annotated synchronous signals
    DSignal'
  , delay'
  , delayI'
  , feedback
    -- * Signal \<-\> DSignal conversion
  , fromSignal
  , toSignal
    -- * List \<-\> DSignal conversion (not synthesisable)
  , dfromList
    -- * Experimental
  , unsafeFromSignal
  , antiDelay
  )
where

import Data.Bits                  (Bits, FiniteBits)
import Data.Coerce                (coerce)
import Data.Default               (Default(..))
import Control.Applicative        (liftA2)
import GHC.TypeLits               (KnownNat, Nat, type (+))
import Language.Haskell.TH.Syntax (Lift)
import Prelude                    hiding (head, length, repeat)
import Test.QuickCheck            (Arbitrary, CoArbitrary)

import CLaSH.Class.Num            (ExtendingNum (..), SaturatingNum)
import CLaSH.Promoted.Nat         (SNat)
import CLaSH.Sized.Vector         (Vec, head, length, repeat, shiftInAt0,
                                   singleton)
import CLaSH.Signal               (fromList)
import CLaSH.Signal.Explicit      (Signal', Clock, SClock, register',
                                   bundle', unbundle')

{- $setup
>>> :set -XDataKinds
>>> :set -XTypeOperators
>>> import CLaSH.Prelude
>>> import CLaSH.Signal.Explicit (SystemClock, systemClock)
>>> let delay3 = delay' systemClock (0 :> 0 :> 0 :> Nil)
>>> let delay2 = delayI' systemClock :: DSignal' SystemClock n Int -> DSignal' SystemClock (n + 2) Int
>>> :{
let mac :: DSignal' SystemClock 0 Int -> DSignal' SystemClock 0 Int
        -> DSignal' SystemClock 0 Int
    mac x y = feedback (mac' x y)
      where
        mac' :: DSignal' SystemClock 0 Int -> DSignal' SystemClock 0 Int
             -> DSignal' SystemClock 0 Int
             -> (DSignal' SystemClock 0 Int, DSignal' SystemClock 1 Int)
        mac' a b acc = let acc' = a * b + acc
                       in  (acc, delay' systemClock (singleton 0) acc')
:}

-}

-- | A synchronized signal with samples of type @a@, synchronized to clock
-- @clk@, that has accumulated @delay@ amount of samples delay along its path.
newtype DSignal' (clk :: Clock) (delay :: Nat) a =
    DSignal' { -- | Strip a 'DSignal' from its delay information.
               toSignal :: Signal' clk a
             }
  deriving (Show,Default,Functor,Applicative,Num,Bounded,Fractional,
            Real,Integral,SaturatingNum,Eq,Ord,Enum,Bits,FiniteBits,Foldable,
            Traversable,Arbitrary,CoArbitrary,Lift)

instance ExtendingNum a b
      => ExtendingNum (DSignal' clk n a) (DSignal' clk n b) where
  type AResult (DSignal' clk n a) (DSignal' clk n b) =
    DSignal' clk n (AResult a b)
  plus  = liftA2 plus
  minus = liftA2 minus
  type MResult (DSignal' clk n a) (DSignal' clk n b) =
    DSignal' clk n (MResult a b)
  times = liftA2 times

-- | Create a 'DSignal'' from a list
--
-- Every element in the list will correspond to a value of the signal for one
-- clock cycle.
--
-- >>> sampleN 2 (dfromList [1,2,3,4,5])
-- [1,2]
--
-- __NB__: This function is not synthesisable
dfromList :: [a] -> DSignal' clk 0 a
dfromList = coerce . fromList

-- | Delay a 'DSignal'' for @d@ periods.
--
-- @
-- delay3 :: 'DSignal'' clk n Int -> 'DSignal'' clk (n + 3) Int
-- delay3 = 'delay' (0 ':>' 0 ':>' 0 ':>' 'Nil')
-- @
--
-- >>> sampleN 6 (delay3 (dfromList [1..]))
-- [0,0,0,1,2,3]
delay' :: forall clk a n d . KnownNat d
       => SClock clk
       -> Vec d a
       -> DSignal' clk n a
       -> DSignal' clk (n + d) a
delay' clk m ds = coerce (delaySignal (coerce ds))
  where
    delaySignal :: Signal' clk a -> Signal' clk a
    delaySignal s = case length m of
      0 -> s
      _ -> let (r',o) = shiftInAt0 (unbundle' clk r) (singleton s)
               r      = register' clk m (bundle' clk r')
           in  head o

-- | Delay a 'DSignal' clk' for @m@ periods, where @m@ is derived from the
-- context.
--
-- @
-- delay2 :: 'DSignal'' clk n Int -> 'DSignal'' clk (n + 2) Int
-- delay2 = 'delayI'
-- @
--
-- >>> sampleN 6 (delay2 (dfromList [1..]))
-- [0,0,1,2,3,4]
delayI' :: (Default a, KnownNat d)
        => SClock clk
        -> DSignal' clk n a
        -> DSignal' clk (n + d) a
delayI' clk = delay' clk (repeat def)

-- | Feed the delayed result of a function back to its input:
--
-- @
-- mac :: 'DSignal'' clk 0 Int -> 'DSignal'' clk 0 Int -> 'DSignal'' clk 0 Int
-- mac x y = 'feedback' (mac' x y)
--   where
--     mac' :: 'DSignal'' clk 0 Int -> 'DSignal'' clk 0 Int -> 'DSignal'' clk 0 Int
--          -> ('DSignal'' clk 0 Int, 'DSignal'' clk 1 Int)
--     mac' a b acc = let acc' = a * b + acc
--                    in  (acc, 'delay' ('singleton' 0) acc')
-- @
--
-- >>> sampleN 6 (mac (dfromList [1..]) (dfromList [1..]))
-- [0,1,5,14,30,55]
feedback :: (DSignal' clk n a -> (DSignal' clk n a,DSignal' clk (n + m + 1) a))
         -> DSignal' clk n a
feedback f = let (o,r) = f (coerce r) in o

-- | 'Signal's are not delayed
--
-- > sample s == dsample (fromSignal s)
fromSignal :: Signal' clk a -> DSignal' clk 0 a
fromSignal = coerce

-- | __EXPERIMENTAL__
--
-- __Unsafely__ convert a 'Signal' to /any/ 'DSignal' clk'.
--
-- __NB__: Should only be used to interface with functions specified in terms of
-- 'Signal'.
unsafeFromSignal :: Signal' clk a -> DSignal' clk n a
unsafeFromSignal = DSignal'

-- | __EXPERIMENTAL__
--
-- Access a /delayed/ signal in the present.
--
-- @
-- mac :: 'DSignal' clk' 0 Int -> 'DSignal' clk' 0 Int -> 'DSignal' clk' 0 Int
-- mac x y = acc'
--   where
--     acc' = (x * y) + 'antiDelay' d1 acc
--     acc  = 'delay' ('singleton' 0) acc'
-- @
antiDelay :: SNat d -> DSignal' clk (n + d) a -> DSignal' clk n a
antiDelay _ = coerce
