

================================================================
== Vivado HLS Report for 'bubbleSort'
================================================================
* Date:           Thu Jul 15 21:02:19 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        bubbleSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  514|    3|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |   32|  512|  2 ~ 32  |          -|          -|      16|    no    |
        | + Loop 1.1  |    0|   30|         2|          -|          -| 0 ~ 15 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!operation_V_load)
	5  / (operation_V_load)
2 --> 
	3  / (!tmp_1)
	6  / (tmp_1)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @bubbleSort_str) nounwind

ST_1: indexOutputData_read [1/1] 0.00ns
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

ST_1: operation_V_load [1/1] 0.00ns
:4  %operation_V_load = load i1* @operation_V, align 1

ST_1: stg_12 [1/1] 1.57ns
:5  br i1 %operation_V_load, label %4, label %.preheader

ST_1: tmp [1/1] 0.00ns
:0  %tmp = sext i8 %indexOutputData_read to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr inbounds [16 x i16]* @A, i64 0, i64 %tmp

ST_1: A_load [2/2] 2.39ns
:2  %A_load = load i16* %A_addr, align 2


 <State 2>: 1.57ns
ST_2: indvars_iv_i [1/1] 0.00ns
.preheader:0  %indvars_iv_i = phi i5 [ %i, %3 ], [ 15, %0 ]

ST_2: tmp_1 [1/1] 0.00ns
.preheader:1  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %indvars_iv_i, i32 4)

ST_2: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_2: stg_19 [1/1] 1.57ns
.preheader:3  br i1 %tmp_1, label %bubbleAlgorithm.exit, label %.preheader.i


 <State 3>: 3.14ns
ST_3: j_i [1/1] 0.00ns
.preheader.i:0  %j_i = phi i4 [ %j, %._crit_edge.i ], [ 0, %.preheader ]

ST_3: j_i_cast [1/1] 0.00ns
.preheader.i:1  %j_i_cast = zext i4 %j_i to i5

ST_3: exitcond_i [1/1] 2.37ns
.preheader.i:2  %exitcond_i = icmp eq i5 %j_i_cast, %indvars_iv_i

ST_3: empty_2 [1/1] 0.00ns
.preheader.i:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0) nounwind

ST_3: j [1/1] 0.75ns
.preheader.i:4  %j = add i4 %j_i, 1

ST_3: stg_25 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_i, label %3, label %1

ST_3: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = zext i4 %j_i to i64

ST_3: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr inbounds [16 x i16]* @A, i64 0, i64 %tmp_1_i

ST_3: temp [2/2] 2.39ns
:2  %temp = load i16* %A_addr_1, align 2

ST_3: tmp_4_i [1/1] 0.00ns
:3  %tmp_4_i = zext i4 %j to i64

ST_3: A_addr_2 [1/1] 0.00ns
:4  %A_addr_2 = getelementptr inbounds [16 x i16]* @A, i64 0, i64 %tmp_4_i

ST_3: A_load_2 [2/2] 2.39ns
:5  %A_load_2 = load i16* %A_addr_2, align 2

ST_3: i [1/1] 1.67ns
:0  %i = add i5 %indvars_iv_i, -1

ST_3: stg_33 [1/1] 0.00ns
:1  br label %.preheader


 <State 4>: 5.16ns
ST_4: temp [1/2] 2.39ns
:2  %temp = load i16* %A_addr_1, align 2

ST_4: A_load_2 [1/2] 2.39ns
:5  %A_load_2 = load i16* %A_addr_2, align 2

ST_4: tmp_5_i [1/1] 2.77ns
:6  %tmp_5_i = icmp sgt i16 %temp, %A_load_2

ST_4: stg_37 [1/1] 0.00ns
:7  br i1 %tmp_5_i, label %2, label %._crit_edge.i

ST_4: stg_38 [1/1] 2.39ns
:0  store i16 %A_load_2, i16* %A_addr_1, align 2

ST_4: stg_39 [1/1] 2.39ns
:1  store i16 %temp, i16* %A_addr_2, align 2

ST_4: stg_40 [1/1] 0.00ns
:2  br label %._crit_edge.i

ST_4: stg_41 [1/1] 0.00ns
._crit_edge.i:0  br label %.preheader.i


 <State 5>: 3.96ns
ST_5: A_load [1/2] 2.39ns
:2  %A_load = load i16* %A_addr, align 2

ST_5: stg_43 [1/1] 1.57ns
:3  br label %bubbleAlgorithm.exit


 <State 6>: 0.00ns
ST_6: p_0 [1/1] 0.00ns
bubbleAlgorithm.exit:0  %p_0 = phi i16 [ %A_load, %4 ], [ 0, %.preheader ]

ST_6: stg_45 [1/1] 0.00ns
bubbleAlgorithm.exit:1  ret i16 %p_0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
