Fitter report for FPALU
Sun Apr 15 20:36:22 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Apr 15 20:36:22 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; FPALU                                       ;
; Top-level Entity Name           ; FPALU                                       ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,124 / 32,070 ( 4 % )                      ;
; Total registers                 ; 1607                                        ;
; Total pins                      ; 106 / 457 ( 23 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,938 / 4,065,280 ( < 1 % )                 ;
; Total RAM Blocks                ; 5 / 397 ( 1 % )                             ;
; Total DSP Blocks                ; 7 / 87 ( 8 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                      ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                    ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; iclock~inputCLKENA0                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[0]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[1]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[2]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[3]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[4]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[5]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[6]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[7]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[8]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[9]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[10]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[11]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[12]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[13]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[14]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[15]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[16]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[17]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; AY               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[17]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[17]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[18]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[18]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[18]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[19]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[19]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[19]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[20]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[20]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[20]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[21]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[21]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[21]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[22]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[22]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[22]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[23]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[23]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[23]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[24]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[24]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[24]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[25]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[25]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[25]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[26]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[26]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[26]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[27]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[27]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[27]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[28]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[28]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[28]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[29]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[29]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[29]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[30]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[30]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[30]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[31]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[31]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[31]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[32]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[32]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[32]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[33]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[33]                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[33]~_Duplicate_1                                                                                      ; Q                ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[0]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[0]~0                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[1]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[1]~1                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[2]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[2]~2                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[3]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[3]~3                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[4]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[4]~4                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[5]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[5]~5                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[6]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[6]~6                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[7]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[7]~7                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[8]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[8]~8                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[9]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[9]~9                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[10]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[10]~10                                                                                      ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[11]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[11]~11                                                                                      ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[12]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[12]~12                                                                                      ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[13]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[13]~13                                                                                      ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[14]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[14]~14                                                                                      ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[15]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[15]~15                                                                                      ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[16]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; AX               ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[16]~16                                                                                      ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                     ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_wire[0]                                                         ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[1]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[2]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[3]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[4]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[5]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[6]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[7]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[8]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[9]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[10]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[11]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[12]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[13]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[14]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[15]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[16]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[17]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[18]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[19]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[20]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[21]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[22]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[23]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[24]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[25]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[26]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[27]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[28]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[29]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[30]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[31]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[32]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[33]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[34]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_wire[0]                                                         ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[1]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[2]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[3]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[4]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[5]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[6]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[7]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[8]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[9]                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[10]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[11]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[12]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[13]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[14]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[15]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[16]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[17]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[18]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[19]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[20]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[21]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[22]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[23]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[24]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[25]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[26]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[27]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[28]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[29]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[30]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[31]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[32]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[33]                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                   ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[16]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[17]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[18]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[19]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[20]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[21]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[22]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[23]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[24]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[25]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[26]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[27]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[28]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[29]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[30]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[31]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[32]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[16]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[17]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[18]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[19]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[20]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[21]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[22]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[23]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[24]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[25]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[26]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[27]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[28]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[29]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[30]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[31]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[32]                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                            ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~80                                                      ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][1]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][2]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][3]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][4]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][5]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][6]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][7]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][8]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][9]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][10]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][11]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][12]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][13]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][14]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][15]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][16]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][17]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                     ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][1]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][2]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][3]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][4]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][5]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][6]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][7]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][8]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][9]                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][10]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][11]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][12]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][13]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][14]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][15]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][16]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][17]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][18]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][19]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][20]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][21]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][22]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][23]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][24]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][25]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][26]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][27]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][28]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][29]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][30]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][31]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][32]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][33]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][34]                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                        ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                    ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                              ; RESULTA          ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]~DUPLICATE                                                               ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[3]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[3]~DUPLICATE                                                               ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                               ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe9                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe9~DUPLICATE                                                               ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_add_sub_res_mag_dffe21[4]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE                                                                                                  ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_add_sub_res_mag_dffe21[23]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE                                                                                                 ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[10]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[10]~DUPLICATE                                                                                                                 ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[11]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[11]~DUPLICATE                                                                                                                 ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[12]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_dffe31[12]~DUPLICATE                                                                                                                 ;                  ;                       ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|need_complement_dffe2                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|need_complement_dffe2~DUPLICATE                                                                                                          ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[0]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[0]~DUPLICATE                                                               ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[1]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[1]~DUPLICATE                                                               ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sel_pipec3r1d                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sel_pipec3r1d~DUPLICATE                                                                 ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[9]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[9]~DUPLICATE                                                                                                          ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[12]~DUPLICATE                                                                                                         ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[18]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[18]~DUPLICATE                                                                                                         ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[22]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[22]~DUPLICATE                                                                                                         ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[24]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[24]~DUPLICATE                                                                                                         ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[27]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[27]~DUPLICATE                                                                                                         ;                  ;                       ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[1]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sel_pipec4r1d                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sel_pipec4r1d~DUPLICATE                                                                 ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_or_reg4                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|exp_or_reg4~DUPLICATE                                                                                                                ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[3]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[3]~DUPLICATE                                                                                                      ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[4]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[4]~DUPLICATE                                                                                                      ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[7]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[7]~DUPLICATE                                                                                                      ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[8]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[8]~DUPLICATE                                                                                                      ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[10]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[10]~DUPLICATE                                                                                                     ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[16]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[16]~DUPLICATE                                                                                                     ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[17]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[17]~DUPLICATE                                                                                                     ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[22]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[22]~DUPLICATE                                                                                                     ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[29]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[29]~DUPLICATE                                                                                                     ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[7]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[7]~DUPLICATE                                                                                                     ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[11]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[11]~DUPLICATE                                                                                                    ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[27]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[27]~DUPLICATE                                                                                                    ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[2]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[2]~DUPLICATE                                                                                                      ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[12]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[12]~DUPLICATE                                                                                                     ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[21]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[21]~DUPLICATE                                                                                                     ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|power2_value_reg[4]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|power2_value_reg[4]~DUPLICATE                                                                                                        ;                  ;                       ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|power2_value_reg[5]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|power2_value_reg[5]~DUPLICATE                                                                                                        ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated|pipeline_dffe[2]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated|pipeline_dffe[2]~DUPLICATE                                 ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated|pipeline_dffe[3]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated|pipeline_dffe[3]~DUPLICATE                                 ;                  ;                       ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated|pipeline_dffe[6]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated|pipeline_dffe[6]~DUPLICATE                                 ;                  ;                       ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|man_round_p2[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|man_round_p2[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1|counter_reg_bit[1]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1|counter_reg_bit[1]~DUPLICATE                                          ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1|counter_reg_bit[3]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1|counter_reg_bit[3]~DUPLICATE                                          ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]~DUPLICATE ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff3c[1]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff3c[1]~DUPLICATE                                                                                    ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff5c[2]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff5c[2]~DUPLICATE                                                                                    ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff5c[3]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff5c[3]~DUPLICATE                                                                                    ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff7c[4]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff7c[4]~DUPLICATE                                                                                    ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[6]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[6]~DUPLICATE                                                                                    ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[7]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[7]~DUPLICATE                                                                                    ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[9]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[9]~DUPLICATE                                                                                    ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff11c[8]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff11c[8]~DUPLICATE                                                                                   ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[2]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[2]~DUPLICATE                                                                                   ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[9]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[9]~DUPLICATE                                                                                   ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[4]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[4]~DUPLICATE                                                                                   ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[12]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[12]~DUPLICATE                                                                                  ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[2]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[2]~DUPLICATE                                                                                   ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[16]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[16]~DUPLICATE                                                                                  ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[17]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[17]~DUPLICATE                                                                                  ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff19c[14]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff19c[14]~DUPLICATE                                                                                  ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff19c[19]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff19c[19]~DUPLICATE                                                                                  ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[3]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[3]~DUPLICATE                                                                                   ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[4]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[4]~DUPLICATE                                                                                   ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[21]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[21]~DUPLICATE                                                                                  ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff23c[3]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff23c[3]~DUPLICATE                                                                                   ;                  ;                       ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff23c[9]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff23c[9]~DUPLICATE                                                                                   ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N      ; PIN_AJ4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DIN       ; PIN_AK4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DOUT      ; PIN_AK3       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK      ; PIN_AK2       ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCDAT    ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_H7        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50     ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50     ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; CLOCK4_50     ; PIN_K14       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50      ; PIN_AF14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_AK14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_AH13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12] ; PIN_AJ14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]    ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]    ; PIN_AJ12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AK13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_AK6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AJ9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AJ6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AJ5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AJ7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AK7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_AK8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_AK9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_AK11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_AJ11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AJ10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_AK12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FPGA_I2C_SCLK ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; FPGA_I2C_SDAT ; PIN_K12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_AH18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_AF16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_AH19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_AJ20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_AH20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_AK21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_AD20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_AG21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_AG20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_AJ21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_AK16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_AK18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_AK19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_AJ19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_AJ17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_AJ16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_AH24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_AH27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_AJ27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_AK29      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_AK28      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_AK27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_AJ26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_AK26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_AH25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_AJ25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_AJ24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_AK24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_AK23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_AK22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_AJ22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_AF24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_AF25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_AG25      ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]       ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]       ; PIN_AE27      ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]       ; PIN_AE28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]       ; PIN_AG27      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]       ; PIN_AF28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]       ; PIN_AG28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]       ; PIN_AH28      ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]       ; PIN_AJ29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]       ; PIN_AH29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]       ; PIN_AH30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]       ; PIN_AG30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]       ; PIN_AF29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]       ; PIN_AF30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]       ; PIN_AD27      ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]       ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]       ; PIN_AE29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]       ; PIN_AD29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]       ; PIN_AC28      ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]       ; PIN_AD30      ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]       ; PIN_AC29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]       ; PIN_AC30      ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]       ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]       ; PIN_AC27      ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]       ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]       ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]       ; PIN_AB28      ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]       ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]       ; PIN_AB22      ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]       ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]       ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]       ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]       ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]       ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]       ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]       ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]       ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]       ; PIN_AA28      ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]       ; PIN_Y27       ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]       ; PIN_AB27      ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]       ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]       ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]       ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AA30      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AB30      ; QSF Assignment ;
; Location ;                ;              ; KEY[0]        ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; KEY[1]        ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; KEY[2]        ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]        ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[0]       ; PIN_V16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[1]       ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[2]       ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[3]       ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[4]       ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[5]       ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[6]       ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[7]       ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]       ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]       ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK2      ; PIN_AD9       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT2      ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; SW[0]         ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; SW[1]         ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; SW[2]         ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; SW[3]         ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; SW[4]         ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; SW[5]         ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; SW[6]         ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; SW[7]         ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; SW[8]         ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; SW[9]         ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; TD_CLK27      ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]    ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]    ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]    ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]    ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]    ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]    ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]    ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]    ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; TD_HS         ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET_N    ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; TD_VS         ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK_N   ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]      ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]      ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]      ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]      ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK       ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]      ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]      ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_E13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]      ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]      ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]      ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]      ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC_N    ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_D11       ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4010 ) ; 0.00 % ( 0 / 4010 )        ; 0.00 % ( 0 / 4010 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4010 ) ; 0.00 % ( 0 / 4010 )        ; 0.00 % ( 0 / 4010 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4010 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/output_files/FPALU.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,124 / 32,070        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 1,124                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,242 / 32,070        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 591                   ;       ;
;         [b] ALMs used for LUT logic                         ; 475                   ;       ;
;         [c] ALMs used for registers                         ; 176                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 125 / 32,070          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 7 / 32,070            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 7                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 160 / 3,207           ; 5 %   ;
;     -- Logic LABs                                           ; 160                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,925                 ;       ;
;     -- 7 input functions                                    ; 35                    ;       ;
;     -- 6 input functions                                    ; 290                   ;       ;
;     -- 5 input functions                                    ; 281                   ;       ;
;     -- 4 input functions                                    ; 174                   ;       ;
;     -- <=3 input functions                                  ; 1,145                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 137                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,607                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,533 / 64,140        ; 2 %   ;
;         -- Secondary logic registers                        ; 74 / 64,140           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,533                 ;       ;
;         -- Routing optimization registers                   ; 74                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 106 / 457             ; 23 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 5 / 397               ; 1 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 4,938 / 4,065,280     ; < 1 % ;
; Total block memory implementation bits                      ; 51,200 / 4,065,280    ; 1 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 7 / 87                ; 8 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.0% / 1.0% / 1.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 16.5% / 16.7% / 15.8% ;       ;
; Maximum fan-out                                             ; 1623                  ;       ;
; Highest non-global fan-out                                  ; 85                    ;       ;
; Total fan-out                                               ; 11309                 ;       ;
; Average fan-out                                             ; 2.90                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1124 / 32070 ( 4 % )  ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1124                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1242 / 32070 ( 4 % )  ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 591                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 475                   ; 0                              ;
;         [c] ALMs used for registers                         ; 176                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 125 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 7 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 7                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 160 / 3207 ( 5 % )    ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 160                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 1925                  ; 0                              ;
;     -- 7 input functions                                    ; 35                    ; 0                              ;
;     -- 6 input functions                                    ; 290                   ; 0                              ;
;     -- 5 input functions                                    ; 281                   ; 0                              ;
;     -- 4 input functions                                    ; 174                   ; 0                              ;
;     -- <=3 input functions                                  ; 1145                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 137                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 1533 / 64140 ( 2 % )  ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 74 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 1533                  ; 0                              ;
;         -- Routing optimization registers                   ; 74                    ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 106                   ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 4938                  ; 0                              ;
; Total block memory implementation bits                      ; 51200                 ; 0                              ;
; M10K block                                                  ; 5 / 397 ( 1 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 7 / 87 ( 8 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 11596                 ; 0                              ;
;     -- Registered Connections                               ; 4151                  ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 69                    ; 0                              ;
;     -- Output Ports                                         ; 37                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; iclock      ; Y27   ; 5B       ; 89           ; 25           ; 20           ; 1623                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; icontrol[0] ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 47                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; icontrol[1] ; AF13  ; 3B       ; 22           ; 0            ; 17           ; 47                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; icontrol[2] ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; icontrol[3] ; AF5   ; 3A       ; 8            ; 0            ; 17           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[0]   ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[10]  ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[11]  ; AE13  ; 3B       ; 22           ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[12]  ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 11                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[13]  ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[14]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[15]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[16]  ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[17]  ; AA13  ; 3B       ; 20           ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[18]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[19]  ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[1]   ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[20]  ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[21]  ; AK13  ; 3B       ; 36           ; 0            ; 51           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[22]  ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 11                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[23]  ; AK2   ; 3B       ; 20           ; 0            ; 34           ; 11                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[24]  ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[25]  ; AG11  ; 3B       ; 18           ; 0            ; 57           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[26]  ; AG5   ; 3A       ; 14           ; 0            ; 34           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[27]  ; AG12  ; 3B       ; 26           ; 0            ; 40           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[28]  ; AH2   ; 3A       ; 10           ; 0            ; 57           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[29]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[2]   ; AB13  ; 3B       ; 20           ; 0            ; 17           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[30]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[31]  ; AH13  ; 3B       ; 30           ; 0            ; 0            ; 35                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[3]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[4]   ; AH15  ; 3B       ; 38           ; 0            ; 17           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[5]   ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[6]   ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[7]   ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[8]   ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idataa[9]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 11                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[0]   ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[10]  ; W15   ; 3B       ; 40           ; 0            ; 0            ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[11]  ; W25   ; 5B       ; 89           ; 20           ; 43           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[12]  ; W16   ; 4A       ; 52           ; 0            ; 17           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[13]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[14]  ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[15]  ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[16]  ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[17]  ; AK12  ; 3B       ; 36           ; 0            ; 34           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[18]  ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[19]  ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[1]   ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[20]  ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[21]  ; AD29  ; 5B       ; 89           ; 23           ; 54           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[22]  ; AH12  ; 3B       ; 38           ; 0            ; 34           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[23]  ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[24]  ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[25]  ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[26]  ; AC27  ; 5A       ; 89           ; 16           ; 20           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[27]  ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[28]  ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[29]  ; V16   ; 4A       ; 52           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[2]   ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[30]  ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[31]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[3]   ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[4]   ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[5]   ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[6]   ; V25   ; 5B       ; 89           ; 20           ; 60           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[7]   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[8]   ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; idatab[9]   ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; oCompResult ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; onan        ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ooverflow   ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[0]  ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[10] ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[11] ; AF4   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[12] ; AK6   ; 3B       ; 24           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[13] ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[14] ; AE7   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[15] ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[16] ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[17] ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[18] ; AC12  ; 3A       ; 16           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[19] ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[1]  ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[20] ; AG10  ; 3B       ; 18           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[21] ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[22] ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[23] ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[24] ; AG8   ; 3A       ; 8            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[25] ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[26] ; AC14  ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[27] ; AK3   ; 3B       ; 20           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[28] ; AA14  ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[29] ; AG21  ; 4A       ; 54           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[2]  ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[30] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[31] ; AF9   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[3]  ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[4]  ; AG1   ; 3A       ; 10           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[5]  ; AE9   ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[6]  ; AB12  ; 3A       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[7]  ; AE12  ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[8]  ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; oresult[9]  ; AD9   ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ounderflow  ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ozero       ; AG3   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 28 / 32 ( 88 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 23 / 80 ( 29 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 2 / 32 ( 6 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 5 / 16 ( 31 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; oresult[16]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; idataa[17]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; oresult[28]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; idataa[12]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; idatab[2]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; oresult[6]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; idataa[2]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; idatab[31]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; idatab[25]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; idatab[28]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; oresult[18]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; oresult[26]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; idatab[26]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; idataa[16]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; oresult[0]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; oresult[9]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; ounderflow                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; oresult[10]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; idataa[14]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; idatab[21]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; oresult[14]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; oresult[5]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; idataa[19]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; oresult[7]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; idataa[11]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; idataa[30]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; idataa[1]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; idatab[4]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; oresult[11]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; icontrol[3]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; oresult[1]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; oresult[19]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; oresult[31]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; oresult[22]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; icontrol[1]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; idatab[7]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; oresult[25]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; idatab[16]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; idataa[6]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; oresult[4]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; oresult[8]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; ozero                           ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; idataa[26]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; oresult[13]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; oresult[24]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; oresult[20]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; idataa[25]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; idataa[27]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; idataa[18]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; idataa[15]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; idatab[20]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; idatab[30]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; idatab[5]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; oresult[29]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; idataa[5]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; idataa[28]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; oresult[3]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; oresult[21]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; idataa[20]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; idataa[3]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; idataa[24]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; idatab[0]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; idatab[22]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; idataa[31]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; idataa[29]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; idataa[4]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; icontrol[2]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; idatab[3]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; idatab[1]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; idatab[8]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; oresult[2]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; idataa[13]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; icontrol[0]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; idataa[9]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; oresult[23]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; idataa[0]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; oCompResult                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; idataa[22]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; idataa[7]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; idatab[18]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; idatab[15]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; ooverflow                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; onan                            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; oresult[17]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; idataa[23]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; oresult[27]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; oresult[15]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; oresult[12]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; idataa[8]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; idatab[27]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; idatab[24]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; idataa[10]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; idatab[17]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; idataa[21]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; idatab[13]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; idatab[19]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; idatab[9]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; idatab[23]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; idatab[29]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; oresult[30]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; idatab[6]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; idatab[10]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; idatab[12]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; idatab[11]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; idatab[14]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; iclock                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; oresult[0]  ; Incomplete set of assignments ;
; oresult[1]  ; Incomplete set of assignments ;
; oresult[2]  ; Incomplete set of assignments ;
; oresult[3]  ; Incomplete set of assignments ;
; oresult[4]  ; Incomplete set of assignments ;
; oresult[5]  ; Incomplete set of assignments ;
; oresult[6]  ; Incomplete set of assignments ;
; oresult[7]  ; Incomplete set of assignments ;
; oresult[8]  ; Incomplete set of assignments ;
; oresult[9]  ; Incomplete set of assignments ;
; oresult[10] ; Incomplete set of assignments ;
; oresult[11] ; Incomplete set of assignments ;
; oresult[12] ; Incomplete set of assignments ;
; oresult[13] ; Incomplete set of assignments ;
; oresult[14] ; Incomplete set of assignments ;
; oresult[15] ; Incomplete set of assignments ;
; oresult[16] ; Incomplete set of assignments ;
; oresult[17] ; Incomplete set of assignments ;
; oresult[18] ; Incomplete set of assignments ;
; oresult[19] ; Incomplete set of assignments ;
; oresult[20] ; Incomplete set of assignments ;
; oresult[21] ; Incomplete set of assignments ;
; oresult[22] ; Incomplete set of assignments ;
; oresult[23] ; Incomplete set of assignments ;
; oresult[24] ; Incomplete set of assignments ;
; oresult[25] ; Incomplete set of assignments ;
; oresult[26] ; Incomplete set of assignments ;
; oresult[27] ; Incomplete set of assignments ;
; oresult[28] ; Incomplete set of assignments ;
; oresult[29] ; Incomplete set of assignments ;
; oresult[30] ; Incomplete set of assignments ;
; oresult[31] ; Incomplete set of assignments ;
; onan        ; Incomplete set of assignments ;
; ozero       ; Incomplete set of assignments ;
; ooverflow   ; Incomplete set of assignments ;
; ounderflow  ; Incomplete set of assignments ;
; oCompResult ; Incomplete set of assignments ;
; icontrol[3] ; Incomplete set of assignments ;
; icontrol[0] ; Incomplete set of assignments ;
; icontrol[1] ; Incomplete set of assignments ;
; icontrol[2] ; Incomplete set of assignments ;
; idataa[0]   ; Incomplete set of assignments ;
; idataa[1]   ; Incomplete set of assignments ;
; idataa[2]   ; Incomplete set of assignments ;
; idataa[3]   ; Incomplete set of assignments ;
; idataa[4]   ; Incomplete set of assignments ;
; idataa[5]   ; Incomplete set of assignments ;
; idataa[6]   ; Incomplete set of assignments ;
; idataa[7]   ; Incomplete set of assignments ;
; idataa[8]   ; Incomplete set of assignments ;
; idataa[9]   ; Incomplete set of assignments ;
; idataa[10]  ; Incomplete set of assignments ;
; idataa[11]  ; Incomplete set of assignments ;
; idataa[12]  ; Incomplete set of assignments ;
; idataa[13]  ; Incomplete set of assignments ;
; idataa[14]  ; Incomplete set of assignments ;
; idataa[15]  ; Incomplete set of assignments ;
; idataa[16]  ; Incomplete set of assignments ;
; idataa[17]  ; Incomplete set of assignments ;
; idataa[18]  ; Incomplete set of assignments ;
; idataa[19]  ; Incomplete set of assignments ;
; idataa[20]  ; Incomplete set of assignments ;
; idataa[21]  ; Incomplete set of assignments ;
; idataa[22]  ; Incomplete set of assignments ;
; idataa[23]  ; Incomplete set of assignments ;
; idataa[24]  ; Incomplete set of assignments ;
; idataa[25]  ; Incomplete set of assignments ;
; idataa[26]  ; Incomplete set of assignments ;
; idataa[27]  ; Incomplete set of assignments ;
; idataa[28]  ; Incomplete set of assignments ;
; idataa[29]  ; Incomplete set of assignments ;
; idataa[30]  ; Incomplete set of assignments ;
; idataa[31]  ; Incomplete set of assignments ;
; iclock      ; Incomplete set of assignments ;
; idatab[31]  ; Incomplete set of assignments ;
; idatab[23]  ; Incomplete set of assignments ;
; idatab[24]  ; Incomplete set of assignments ;
; idatab[25]  ; Incomplete set of assignments ;
; idatab[26]  ; Incomplete set of assignments ;
; idatab[27]  ; Incomplete set of assignments ;
; idatab[28]  ; Incomplete set of assignments ;
; idatab[29]  ; Incomplete set of assignments ;
; idatab[30]  ; Incomplete set of assignments ;
; idatab[8]   ; Incomplete set of assignments ;
; idatab[9]   ; Incomplete set of assignments ;
; idatab[11]  ; Incomplete set of assignments ;
; idatab[10]  ; Incomplete set of assignments ;
; idatab[6]   ; Incomplete set of assignments ;
; idatab[7]   ; Incomplete set of assignments ;
; idatab[12]  ; Incomplete set of assignments ;
; idatab[14]  ; Incomplete set of assignments ;
; idatab[13]  ; Incomplete set of assignments ;
; idatab[22]  ; Incomplete set of assignments ;
; idatab[19]  ; Incomplete set of assignments ;
; idatab[21]  ; Incomplete set of assignments ;
; idatab[20]  ; Incomplete set of assignments ;
; idatab[15]  ; Incomplete set of assignments ;
; idatab[16]  ; Incomplete set of assignments ;
; idatab[18]  ; Incomplete set of assignments ;
; idatab[17]  ; Incomplete set of assignments ;
; idatab[0]   ; Incomplete set of assignments ;
; idatab[5]   ; Incomplete set of assignments ;
; idatab[4]   ; Incomplete set of assignments ;
; idatab[3]   ; Incomplete set of assignments ;
; idatab[2]   ; Incomplete set of assignments ;
; idatab[1]   ; Incomplete set of assignments ;
; oresult[0]  ; Missing location assignment   ;
; oresult[1]  ; Missing location assignment   ;
; oresult[2]  ; Missing location assignment   ;
; oresult[3]  ; Missing location assignment   ;
; oresult[4]  ; Missing location assignment   ;
; oresult[5]  ; Missing location assignment   ;
; oresult[6]  ; Missing location assignment   ;
; oresult[7]  ; Missing location assignment   ;
; oresult[8]  ; Missing location assignment   ;
; oresult[9]  ; Missing location assignment   ;
; oresult[10] ; Missing location assignment   ;
; oresult[11] ; Missing location assignment   ;
; oresult[12] ; Missing location assignment   ;
; oresult[13] ; Missing location assignment   ;
; oresult[14] ; Missing location assignment   ;
; oresult[15] ; Missing location assignment   ;
; oresult[16] ; Missing location assignment   ;
; oresult[17] ; Missing location assignment   ;
; oresult[18] ; Missing location assignment   ;
; oresult[19] ; Missing location assignment   ;
; oresult[20] ; Missing location assignment   ;
; oresult[21] ; Missing location assignment   ;
; oresult[22] ; Missing location assignment   ;
; oresult[23] ; Missing location assignment   ;
; oresult[24] ; Missing location assignment   ;
; oresult[25] ; Missing location assignment   ;
; oresult[26] ; Missing location assignment   ;
; oresult[27] ; Missing location assignment   ;
; oresult[28] ; Missing location assignment   ;
; oresult[29] ; Missing location assignment   ;
; oresult[30] ; Missing location assignment   ;
; oresult[31] ; Missing location assignment   ;
; onan        ; Missing location assignment   ;
; ozero       ; Missing location assignment   ;
; ooverflow   ; Missing location assignment   ;
; ounderflow  ; Missing location assignment   ;
; oCompResult ; Missing location assignment   ;
; icontrol[3] ; Missing location assignment   ;
; icontrol[0] ; Missing location assignment   ;
; icontrol[1] ; Missing location assignment   ;
; icontrol[2] ; Missing location assignment   ;
; idataa[0]   ; Missing location assignment   ;
; idataa[1]   ; Missing location assignment   ;
; idataa[2]   ; Missing location assignment   ;
; idataa[3]   ; Missing location assignment   ;
; idataa[4]   ; Missing location assignment   ;
; idataa[5]   ; Missing location assignment   ;
; idataa[6]   ; Missing location assignment   ;
; idataa[7]   ; Missing location assignment   ;
; idataa[8]   ; Missing location assignment   ;
; idataa[9]   ; Missing location assignment   ;
; idataa[10]  ; Missing location assignment   ;
; idataa[11]  ; Missing location assignment   ;
; idataa[12]  ; Missing location assignment   ;
; idataa[13]  ; Missing location assignment   ;
; idataa[14]  ; Missing location assignment   ;
; idataa[15]  ; Missing location assignment   ;
; idataa[16]  ; Missing location assignment   ;
; idataa[17]  ; Missing location assignment   ;
; idataa[18]  ; Missing location assignment   ;
; idataa[19]  ; Missing location assignment   ;
; idataa[20]  ; Missing location assignment   ;
; idataa[21]  ; Missing location assignment   ;
; idataa[22]  ; Missing location assignment   ;
; idataa[23]  ; Missing location assignment   ;
; idataa[24]  ; Missing location assignment   ;
; idataa[25]  ; Missing location assignment   ;
; idataa[26]  ; Missing location assignment   ;
; idataa[27]  ; Missing location assignment   ;
; idataa[28]  ; Missing location assignment   ;
; idataa[29]  ; Missing location assignment   ;
; idataa[30]  ; Missing location assignment   ;
; idataa[31]  ; Missing location assignment   ;
; iclock      ; Missing location assignment   ;
; idatab[31]  ; Missing location assignment   ;
; idatab[23]  ; Missing location assignment   ;
; idatab[24]  ; Missing location assignment   ;
; idatab[25]  ; Missing location assignment   ;
; idatab[26]  ; Missing location assignment   ;
; idatab[27]  ; Missing location assignment   ;
; idatab[28]  ; Missing location assignment   ;
; idatab[29]  ; Missing location assignment   ;
; idatab[30]  ; Missing location assignment   ;
; idatab[8]   ; Missing location assignment   ;
; idatab[9]   ; Missing location assignment   ;
; idatab[11]  ; Missing location assignment   ;
; idatab[10]  ; Missing location assignment   ;
; idatab[6]   ; Missing location assignment   ;
; idatab[7]   ; Missing location assignment   ;
; idatab[12]  ; Missing location assignment   ;
; idatab[14]  ; Missing location assignment   ;
; idatab[13]  ; Missing location assignment   ;
; idatab[22]  ; Missing location assignment   ;
; idatab[19]  ; Missing location assignment   ;
; idatab[21]  ; Missing location assignment   ;
; idatab[20]  ; Missing location assignment   ;
; idatab[15]  ; Missing location assignment   ;
; idatab[16]  ; Missing location assignment   ;
; idatab[18]  ; Missing location assignment   ;
; idatab[17]  ; Missing location assignment   ;
; idatab[0]   ; Missing location assignment   ;
; idatab[5]   ; Missing location assignment   ;
; idatab[4]   ; Missing location assignment   ;
; idatab[3]   ; Missing location assignment   ;
; idatab[2]   ; Missing location assignment   ;
; idatab[1]   ; Missing location assignment   ;
+-------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |FPALU                                                                       ; 1124.0 (74.4)        ; 1241.5 (77.8)                    ; 124.0 (6.4)                                       ; 6.5 (3.0)                        ; 0.0 (0.0)            ; 1925 (122)          ; 1607 (0)                  ; 0 (0)         ; 4938              ; 5     ; 7          ; 106  ; 0            ; |FPALU                                                                                                                                                                                                                                                                                                                                                       ; FPALU                           ; work         ;
;    |add_sub:add1|                                                            ; 345.3 (0.0)          ; 359.7 (0.0)                      ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 588 (0)             ; 347 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1                                                                                                                                                                                                                                                                                                                                          ; add_sub                         ; work         ;
;       |add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|        ; 345.3 (160.6)        ; 359.7 (175.1)                    ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 588 (257)           ; 347 (226)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component                                                                                                                                                                                                                                                                            ; add_sub_altfp_add_sub_dsm       ; work         ;
;          |add_sub_altbarrel_shift_aeb:rbarrel_shift|                         ; 51.7 (51.7)          ; 51.8 (51.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                  ; add_sub_altbarrel_shift_aeb     ; work         ;
;          |add_sub_altbarrel_shift_ltd:lbarrel_shift|                         ; 40.5 (40.5)          ; 40.8 (40.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                  ; add_sub_altbarrel_shift_ltd     ; work         ;
;          |add_sub_altpriority_encoder_e48:trailing_zeros_cnt|                ; 10.3 (7.8)           ; 10.9 (8.2)                       ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                         ; add_sub_altpriority_encoder_e48 ; work         ;
;             |add_sub_altpriority_encoder_fj8:altpriority_encoder21|          ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                   ; add_sub_altpriority_encoder_fj8 ; work         ;
;                |add_sub_altpriority_encoder_vh8:altpriority_encoder23|       ; 1.0 (0.5)            ; 1.3 (0.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                             ; add_sub_altpriority_encoder_vh8 ; work         ;
;                   |add_sub_altpriority_encoder_qh8:altpriority_encoder25|    ; 0.0 (0.0)            ; 0.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; add_sub_altpriority_encoder_qh8 ; work         ;
;                      |add_sub_altpriority_encoder_nh8:altpriority_encoder27| ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25|add_sub_altpriority_encoder_nh8:altpriority_encoder27 ; add_sub_altpriority_encoder_nh8 ; work         ;
;                      |add_sub_altpriority_encoder_nh8:altpriority_encoder28| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25|add_sub_altpriority_encoder_nh8:altpriority_encoder28 ; add_sub_altpriority_encoder_nh8 ; work         ;
;                   |add_sub_altpriority_encoder_qh8:altpriority_encoder26|    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder26                                                       ; add_sub_altpriority_encoder_qh8 ; work         ;
;                |add_sub_altpriority_encoder_vh8:altpriority_encoder24|       ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                             ; add_sub_altpriority_encoder_vh8 ; work         ;
;                   |add_sub_altpriority_encoder_qh8:altpriority_encoder25|    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder24|add_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; add_sub_altpriority_encoder_qh8 ; work         ;
;          |add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|                ; 10.8 (8.0)           ; 10.8 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                         ; add_sub_altpriority_encoder_qb6 ; work         ;
;             |add_sub_altpriority_encoder_r08:altpriority_encoder7|           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                    ; add_sub_altpriority_encoder_r08 ; work         ;
;                |add_sub_altpriority_encoder_be8:altpriority_encoder10|       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10                                                                                                              ; add_sub_altpriority_encoder_be8 ; work         ;
;                   |add_sub_altpriority_encoder_6e8:altpriority_encoder12|    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8 ; work         ;
;             |add_sub_altpriority_encoder_rf8:altpriority_encoder8|           ; 2.2 (1.2)            ; 2.3 (1.5)                        ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                    ; add_sub_altpriority_encoder_rf8 ; work         ;
;                |add_sub_altpriority_encoder_be8:altpriority_encoder19|       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder19                                                                                                              ; add_sub_altpriority_encoder_be8 ; work         ;
;                   |add_sub_altpriority_encoder_6e8:altpriority_encoder12|    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder19|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8 ; work         ;
;                |add_sub_altpriority_encoder_be8:altpriority_encoder20|       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder20                                                                                                              ; add_sub_altpriority_encoder_be8 ; work         ;
;                   |add_sub_altpriority_encoder_6e8:altpriority_encoder12|    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder20|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8 ; work         ;
;          |lpm_add_sub:add_sub1|                                              ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_soe:auto_generated|                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                            ; add_sub_soe                     ; work         ;
;          |lpm_add_sub:add_sub2|                                              ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_soe:auto_generated|                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                            ; add_sub_soe                     ; work         ;
;          |lpm_add_sub:add_sub3|                                              ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_poe:auto_generated|                                     ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                            ; add_sub_poe                     ; work         ;
;          |lpm_add_sub:add_sub4|                                              ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_rne:auto_generated|                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                            ; add_sub_rne                     ; work         ;
;          |lpm_add_sub:add_sub5|                                              ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_pdi:auto_generated|                                     ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                            ; add_sub_pdi                     ; work         ;
;          |lpm_add_sub:add_sub6|                                              ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_rne:auto_generated|                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                            ; add_sub_rne                     ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                   ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                            ; lpm_add_sub                     ; work         ;
;             |add_sub_p6i:auto_generated|                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                 ; add_sub_p6i                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                  ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_unh:auto_generated|                                     ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                ; add_sub_unh                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                  ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_unh:auto_generated|                                     ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                ; add_sub_unh                     ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;             |add_sub_p6i:auto_generated|                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                   ; add_sub_p6i                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                    ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_unh:auto_generated|                                     ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                  ; add_sub_unh                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_unh:auto_generated|                                     ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                  ; add_sub_unh                     ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                 ; lpm_add_sub                     ; work         ;
;             |add_sub_18f:auto_generated|                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                      ; add_sub_18f                     ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                       ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                ; lpm_add_sub                     ; work         ;
;             |add_sub_agf:auto_generated|                                     ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                     ; add_sub_agf                     ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                ; lpm_compare                     ; work         ;
;             |cmpr_e7g:auto_generated|                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                        ; cmpr_e7g                        ; work         ;
;    |c_comp:c_comp1|                                                          ; 22.5 (0.0)           ; 22.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|c_comp:c_comp1                                                                                                                                                                                                                                                                                                                                        ; c_comp                          ; work         ;
;       |c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|          ; 22.5 (15.7)          ; 22.8 (16.2)                      ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (30)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component                                                                                                                                                                                                                                                                            ; c_comp_altfp_compare_mob        ; work         ;
;          |lpm_compare:cmpr1|                                                 ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                          ; lpm_compare                     ; work         ;
;             |cmpr_rog:auto_generated|                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                        ; work         ;
;          |lpm_compare:cmpr2|                                                 ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                          ; lpm_compare                     ; work         ;
;             |cmpr_rog:auto_generated|                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                        ; work         ;
;          |lpm_compare:cmpr3|                                                 ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                          ; lpm_compare                     ; work         ;
;             |cmpr_rog:auto_generated|                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                        ; work         ;
;    |cvt_s_w:cvt_s_w1|                                                        ; 121.1 (0.0)          ; 130.4 (0.0)                      ; 12.2 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 185 (0)             ; 223 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1                                                                                                                                                                                                                                                                                                                                      ; cvt_s_w                         ; work         ;
;       |cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|        ; 121.1 (44.5)         ; 130.4 (53.8)                     ; 12.2 (11.9)                                       ; 2.9 (2.6)                        ; 0.0 (0.0)            ; 185 (25)            ; 223 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component                                                                                                                                                                                                                                                                        ; cvt_s_w_altfp_convert_7qm       ; work         ;
;          |cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|                      ; 46.8 (46.8)          ; 47.8 (47.8)                      ; 1.4 (1.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 72 (72)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                           ; cvt_s_w_altbarrel_shift_fof     ; work         ;
;          |cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|              ; 12.4 (4.9)           ; 12.4 (4.9)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                   ; cvt_s_w_altpriority_encoder_qb6 ; work         ;
;             |cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|           ; 5.0 (3.2)            ; 5.0 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                              ; cvt_s_w_altpriority_encoder_r08 ; work         ;
;                |cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|       ; 1.3 (1.0)            ; 1.3 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18                                                                                                        ; cvt_s_w_altpriority_encoder_be8 ; work         ;
;                   |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                  ; cvt_s_w_altpriority_encoder_6e8 ; work         ;
;                |cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17                                                                                                        ; cvt_s_w_altpriority_encoder_bv7 ; work         ;
;                   |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20|    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20                                                  ; cvt_s_w_altpriority_encoder_6e8 ; work         ;
;             |cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|          ; 2.5 (1.0)            ; 2.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                             ; cvt_s_w_altpriority_encoder_rf8 ; work         ;
;                |cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11                                                                                                       ; cvt_s_w_altpriority_encoder_be8 ; work         ;
;                   |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                 ; cvt_s_w_altpriority_encoder_6e8 ; work         ;
;                |cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12                                                                                                       ; cvt_s_w_altpriority_encoder_be8 ; work         ;
;                   |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                 ; cvt_s_w_altpriority_encoder_6e8 ; work         ;
;          |lpm_add_sub:add_sub1|                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_npe:auto_generated|                                     ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated                                                                                                                                                                                                                        ; add_sub_npe                     ; work         ;
;          |lpm_add_sub:add_sub6|                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_h8f:auto_generated|                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated                                                                                                                                                                                                                        ; add_sub_h8f                     ; work         ;
;          |lpm_add_sub:add_sub7|                                              ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_h8f:auto_generated|                                     ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7|add_sub_h8f:auto_generated                                                                                                                                                                                                                        ; add_sub_h8f                     ; work         ;
;          |lpm_add_sub:add_sub8|                                              ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_boe:auto_generated|                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated                                                                                                                                                                                                                        ; add_sub_boe                     ; work         ;
;          |lpm_compare:cmpr4|                                                 ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                      ; lpm_compare                     ; work         ;
;             |cmpr_oeg:auto_generated|                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated                                                                                                                                                                                                                              ; cmpr_oeg                        ; work         ;
;    |cvt_w_s:cvt_w_s1|                                                        ; 147.4 (0.0)          ; 158.4 (0.0)                      ; 11.6 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 246 (0)             ; 259 (0)                   ; 0 (0)         ; 117               ; 1     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1                                                                                                                                                                                                                                                                                                                                      ; cvt_w_s                         ; work         ;
;       |cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|        ; 147.4 (54.1)         ; 158.4 (62.3)                     ; 11.6 (8.2)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 246 (58)            ; 259 (165)                 ; 0 (0)         ; 117               ; 1     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component                                                                                                                                                                                                                                                                        ; cvt_w_s_altfp_convert_e1p       ; work         ;
;          |altshift_taps:below_lower_limit1_reg1_rtl_0|                       ; 3.3 (0.0)            ; 3.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 117               ; 1     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0                                                                                                                                                                                                                            ; altshift_taps                   ; work         ;
;             |shift_taps_2vu:auto_generated|                                  ; 3.3 (0.8)            ; 3.8 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 117               ; 1     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated                                                                                                                                                                                              ; shift_taps_2vu                  ; work         ;
;                |altsyncram_tr91:altsyncram4|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 117               ; 1     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4                                                                                                                                                                  ; altsyncram_tr91                 ; work         ;
;                |cntr_ohf:cntr1|                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                               ; cntr_ohf                        ; work         ;
;          |cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|                      ; 63.0 (63.0)          ; 65.0 (65.0)                      ; 2.6 (2.6)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 102 (102)           ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6                                                                                                                                                                                                                           ; cvt_w_s_altbarrel_shift_kof     ; work         ;
;          |lpm_add_sub:add_sub4|                                              ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_cpe:auto_generated|                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4|add_sub_cpe:auto_generated                                                                                                                                                                                                                        ; add_sub_cpe                     ; work         ;
;          |lpm_add_sub:add_sub5|                                              ; 1.3 (0.0)            ; 2.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_9oe:auto_generated|                                     ; 1.3 (1.3)            ; 2.3 (2.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated                                                                                                                                                                                                                        ; add_sub_9oe                     ; work         ;
;          |lpm_add_sub:add_sub7|                                              ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_i8f:auto_generated|                                     ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7|add_sub_i8f:auto_generated                                                                                                                                                                                                                        ; add_sub_i8f                     ; work         ;
;          |lpm_add_sub:add_sub8|                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_k8f:auto_generated|                                     ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8|add_sub_k8f:auto_generated                                                                                                                                                                                                                        ; add_sub_k8f                     ; work         ;
;          |lpm_add_sub:add_sub9|                                              ; 7.2 (0.0)            ; 7.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                   ; lpm_add_sub                     ; work         ;
;             |add_sub_qpe:auto_generated|                                     ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9|add_sub_qpe:auto_generated                                                                                                                                                                                                                        ; add_sub_qpe                     ; work         ;
;          |lpm_compare:cmpr1|                                                 ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                      ; lpm_compare                     ; work         ;
;             |cmpr_rog:auto_generated|                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                                                              ; cmpr_rog                        ; work         ;
;          |lpm_compare:cmpr2|                                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                      ; lpm_compare                     ; work         ;
;             |cmpr_heg:auto_generated|                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2|cmpr_heg:auto_generated                                                                                                                                                                                                                              ; cmpr_heg                        ; work         ;
;          |lpm_compare:cmpr3|                                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                      ; lpm_compare                     ; work         ;
;             |cmpr_oeg:auto_generated|                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3|cmpr_oeg:auto_generated                                                                                                                                                                                                                              ; cmpr_oeg                        ; work         ;
;          |lpm_compare:max_shift_compare|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare                                                                                                                                                                                                                                          ; lpm_compare                     ; work         ;
;             |cmpr_ieg:auto_generated|                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated                                                                                                                                                                                                                  ; cmpr_ieg                        ; work         ;
;    |div_s:div1|                                                              ; 79.8 (0.0)           ; 116.6 (0.0)                      ; 36.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (0)             ; 174 (0)                   ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |FPALU|div_s:div1                                                                                                                                                                                                                                                                                                                                            ; div_s                           ; work         ;
;       |div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|                    ; 79.8 (0.0)           ; 116.6 (0.0)                      ; 36.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (0)             ; 174 (0)                   ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component                                                                                                                                                                                                                                                                                          ; div_s_altfp_div_3rj             ; work         ;
;          |div_s_altfp_div_pst_b2h:altfp_div_pst1|                            ; 79.8 (44.2)          ; 116.6 (81.9)                     ; 36.7 (37.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (61)            ; 174 (152)                 ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1                                                                                                                                                                                                                                                   ; div_s_altfp_div_pst_b2h         ; work         ;
;             |altsyncram:altsyncram3|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                            ; altsyncram                      ; work         ;
;                |altsyncram_p3v:auto_generated|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated                                                                                                                                                                                              ; altsyncram_p3v                  ; work         ;
;             |lpm_add_sub:bias_addition|                                      ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                         ; lpm_add_sub                     ; work         ;
;                |add_sub_mhi:auto_generated|                                  ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                              ; add_sub_mhi                     ; work         ;
;             |lpm_add_sub:exp_sub|                                            ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                               ; lpm_add_sub                     ; work         ;
;                |add_sub_3mh:auto_generated|                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                    ; add_sub_3mh                     ; work         ;
;             |lpm_add_sub:quotient_process|                                   ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                      ; lpm_add_sub                     ; work         ;
;                |add_sub_3bf:auto_generated|                                  ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_3bf:auto_generated                                                                                                                                                                                           ; add_sub_3bf                     ; work         ;
;             |lpm_compare:cmpr2|                                              ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                 ; lpm_compare                     ; work         ;
;                |cmpr_5gg:auto_generated|                                     ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated                                                                                                                                                                                                         ; cmpr_5gg                        ; work         ;
;             |lpm_mult:a1_prod|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                  ; lpm_mult                        ; work         ;
;                |mult_k5s:auto_generated|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated                                                                                                                                                                                                          ; mult_k5s                        ; work         ;
;             |lpm_mult:b1_prod|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                  ; lpm_mult                        ; work         ;
;                |mult_i5s:auto_generated|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated                                                                                                                                                                                                          ; mult_i5s                        ; work         ;
;             |lpm_mult:q_partial_0|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                              ; lpm_mult                        ; work         ;
;                |mult_r5s:auto_generated|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated                                                                                                                                                                                                      ; mult_r5s                        ; work         ;
;             |lpm_mult:q_partial_1|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                              ; lpm_mult                        ; work         ;
;                |mult_r5s:auto_generated|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated                                                                                                                                                                                                      ; mult_r5s                        ; work         ;
;             |lpm_mult:remainder_mult_0|                                      ; 12.7 (0.0)           ; 12.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                         ; lpm_mult                        ; work         ;
;                |mult_p5s:auto_generated|                                     ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated                                                                                                                                                                                                 ; mult_p5s                        ; work         ;
;    |mul_s:mul1|                                                              ; 88.4 (0.0)           ; 93.2 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (0)             ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|mul_s:mul1                                                                                                                                                                                                                                                                                                                                            ; mul_s                           ; work         ;
;       |mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|                  ; 88.4 (72.6)          ; 93.2 (77.3)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (64)            ; 135 (126)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component                                                                                                                                                                                                                                                                                        ; mul_s_altfp_mult_maq            ; work         ;
;          |lpm_add_sub:exp_add_adder|                                         ; 4.7 (0.0)            ; 4.9 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;             |add_sub_a9e:auto_generated|                                     ; 4.7 (4.7)            ; 4.9 (4.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                   ; add_sub_a9e                     ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                         ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;             |add_sub_kka:auto_generated|                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                   ; add_sub_kka                     ; work         ;
;          |lpm_add_sub:exp_bias_subtr|                                        ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_idg:auto_generated|                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                  ; add_sub_idg                     ; work         ;
;          |lpm_add_sub:man_round_adder|                                       ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                            ; lpm_add_sub                     ; work         ;
;             |add_sub_bmb:auto_generated|                                     ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                 ; add_sub_bmb                     ; work         ;
;          |lpm_mult:man_product2_mult|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                             ; lpm_mult                        ; work         ;
;             |mult_ncs:auto_generated|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |FPALU|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                     ; mult_ncs                        ; work         ;
;    |sqrt_s:sqrt1|                                                            ; 245.1 (0.0)          ; 282.5 (0.0)                      ; 37.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 480 (0)             ; 466 (0)                   ; 0 (0)         ; 213               ; 3     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1                                                                                                                                                                                                                                                                                                                                          ; sqrt_s                          ; work         ;
;       |sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|                ; 245.1 (33.0)         ; 282.5 (38.3)                     ; 37.4 (5.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 480 (49)            ; 466 (86)                  ; 0 (0)         ; 213               ; 3     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component                                                                                                                                                                                                                                                                                    ; sqrt_s_altfp_sqrt_i9e           ; work         ;
;          |altshift_taps:exp_ff20c_rtl_0|                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 10 (0)                    ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0                                                                                                                                                                                                                                                      ; altshift_taps                   ; work         ;
;             |shift_taps_80v:auto_generated|                                  ; 7.0 (3.5)            ; 7.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (8)              ; 10 (4)                    ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated                                                                                                                                                                                                                        ; shift_taps_80v                  ; work         ;
;                |altsyncram_du91:altsyncram5|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|altsyncram_du91:altsyncram5                                                                                                                                                                                            ; altsyncram_du91                 ; work         ;
;                |cntr_bjf:cntr1|                                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1                                                                                                                                                                                                         ; cntr_bjf                        ; work         ;
;          |lpm_add_sub:add_sub1|                                              ; 2.4 (0.0)            ; 2.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                               ; lpm_add_sub                     ; work         ;
;             |add_sub_ged:auto_generated|                                     ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1|add_sub_ged:auto_generated                                                                                                                                                                                                                                    ; add_sub_ged                     ; work         ;
;          |lpm_add_sub:add_sub3|                                              ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                               ; lpm_add_sub                     ; work         ;
;             |add_sub_5gd:auto_generated|                                     ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3|add_sub_5gd:auto_generated                                                                                                                                                                                                                                    ; add_sub_5gd                     ; work         ;
;          |sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|                         ; 196.8 (84.9)         ; 228.9 (114.0)                    ; 32.2 (29.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 385 (33)            ; 370 (358)                 ; 0 (0)         ; 83                ; 2     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2                                                                                                                                                                                                                                          ; sqrt_s_alt_sqrt_block_ocb       ; work         ;
;             |altshift_taps:rad_ff1c_rtl_0|                                   ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 7 (0)                     ; 0 (0)         ; 35                ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0                                                                                                                                                                                                             ; altshift_taps                   ; work         ;
;                |shift_taps_ftu:auto_generated|                               ; 6.8 (3.1)            ; 6.8 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 7 (3)                     ; 0 (0)         ; 35                ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                                                               ; shift_taps_ftu                  ; work         ;
;                   |altsyncram_po91:altsyncram5|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 35                ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5                                                                                                                                                   ; altsyncram_po91                 ; work         ;
;                   |cntr_rhf:cntr1|                                           ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|cntr_rhf:cntr1                                                                                                                                                                ; cntr_rhf                        ; work         ;
;             |altshift_taps:rad_ff1c_rtl_1|                                   ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1                                                                                                                                                                                                             ; altshift_taps                   ; work         ;
;                |shift_taps_quu:auto_generated|                               ; 2.3 (1.3)            ; 2.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated                                                                                                                                                                               ; shift_taps_quu                  ; work         ;
;                   |altsyncram_dr91:altsyncram4|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4                                                                                                                                                   ; altsyncram_dr91                 ; work         ;
;                   |cntr_phf:cntr1|                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|cntr_phf:cntr1                                                                                                                                                                ; cntr_phf                        ; work         ;
;             |lpm_add_sub:add_sub10|                                          ; 3.1 (0.0)            ; 3.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_ged:auto_generated|                                  ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_ged:auto_generated                                                                                                                                                                                         ; add_sub_ged                     ; work         ;
;             |lpm_add_sub:add_sub11|                                          ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_ofd:auto_generated|                                  ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_ofd:auto_generated                                                                                                                                                                                         ; add_sub_ofd                     ; work         ;
;             |lpm_add_sub:add_sub12|                                          ; 4.2 (0.0)            ; 5.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_pfd:auto_generated|                                  ; 4.2 (4.2)            ; 5.2 (5.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_pfd:auto_generated                                                                                                                                                                                         ; add_sub_pfd                     ; work         ;
;             |lpm_add_sub:add_sub13|                                          ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_qfd:auto_generated|                                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_qfd:auto_generated                                                                                                                                                                                         ; add_sub_qfd                     ; work         ;
;             |lpm_add_sub:add_sub14|                                          ; 4.7 (0.0)            ; 5.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_rfd:auto_generated|                                  ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_rfd:auto_generated                                                                                                                                                                                         ; add_sub_rfd                     ; work         ;
;             |lpm_add_sub:add_sub15|                                          ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_sfd:auto_generated|                                  ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                     ; work         ;
;             |lpm_add_sub:add_sub16|                                          ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_sfd:auto_generated|                                  ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                     ; work         ;
;             |lpm_add_sub:add_sub17|                                          ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_rfd:auto_generated|                                  ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_rfd:auto_generated                                                                                                                                                                                         ; add_sub_rfd                     ; work         ;
;             |lpm_add_sub:add_sub18|                                          ; 4.2 (0.0)            ; 5.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_sfd:auto_generated|                                  ; 4.2 (4.2)            ; 5.2 (5.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                     ; work         ;
;             |lpm_add_sub:add_sub19|                                          ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_tfd:auto_generated|                                  ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_tfd:auto_generated                                                                                                                                                                                         ; add_sub_tfd                     ; work         ;
;             |lpm_add_sub:add_sub20|                                          ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_ufd:auto_generated|                                  ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_ufd:auto_generated                                                                                                                                                                                         ; add_sub_ufd                     ; work         ;
;             |lpm_add_sub:add_sub21|                                          ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_vfd:auto_generated|                                  ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_vfd:auto_generated                                                                                                                                                                                         ; add_sub_vfd                     ; work         ;
;             |lpm_add_sub:add_sub22|                                          ; 5.2 (0.0)            ; 5.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_0gd:auto_generated|                                  ; 5.2 (5.2)            ; 5.7 (5.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_0gd:auto_generated                                                                                                                                                                                         ; add_sub_0gd                     ; work         ;
;             |lpm_add_sub:add_sub23|                                          ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_1gd:auto_generated|                                  ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_1gd:auto_generated                                                                                                                                                                                         ; add_sub_1gd                     ; work         ;
;             |lpm_add_sub:add_sub24|                                          ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_2gd:auto_generated|                                  ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_2gd:auto_generated                                                                                                                                                                                         ; add_sub_2gd                     ; work         ;
;             |lpm_add_sub:add_sub25|                                          ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_3gd:auto_generated|                                  ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_3gd:auto_generated                                                                                                                                                                                         ; add_sub_3gd                     ; work         ;
;             |lpm_add_sub:add_sub26|                                          ; 6.2 (0.0)            ; 8.7 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_4gd:auto_generated|                                  ; 6.2 (6.2)            ; 8.7 (8.7)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_4gd:auto_generated                                                                                                                                                                                         ; add_sub_4gd                     ; work         ;
;             |lpm_add_sub:add_sub27|                                          ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_5gd:auto_generated|                                  ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_5gd:auto_generated                                                                                                                                                                                         ; add_sub_5gd                     ; work         ;
;             |lpm_add_sub:add_sub28|                                          ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28                                                                                                                                                                                                                    ; lpm_add_sub                     ; work         ;
;                |add_sub_6gd:auto_generated|                                  ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_6gd:auto_generated                                                                                                                                                                                         ; add_sub_6gd                     ; work         ;
;             |lpm_add_sub:add_sub5|                                           ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5                                                                                                                                                                                                                     ; lpm_add_sub                     ; work         ;
;                |add_sub_bed:auto_generated|                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_bed:auto_generated                                                                                                                                                                                          ; add_sub_bed                     ; work         ;
;             |lpm_add_sub:add_sub6|                                           ; 1.3 (0.0)            ; 1.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6                                                                                                                                                                                                                     ; lpm_add_sub                     ; work         ;
;                |add_sub_ced:auto_generated|                                  ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_ced:auto_generated                                                                                                                                                                                          ; add_sub_ced                     ; work         ;
;             |lpm_add_sub:add_sub7|                                           ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7                                                                                                                                                                                                                     ; lpm_add_sub                     ; work         ;
;                |add_sub_ded:auto_generated|                                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_ded:auto_generated                                                                                                                                                                                          ; add_sub_ded                     ; work         ;
;             |lpm_add_sub:add_sub8|                                           ; 2.7 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8                                                                                                                                                                                                                     ; lpm_add_sub                     ; work         ;
;                |add_sub_eed:auto_generated|                                  ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_eed:auto_generated                                                                                                                                                                                          ; add_sub_eed                     ; work         ;
;             |lpm_add_sub:add_sub9|                                           ; 2.2 (0.0)            ; 2.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9                                                                                                                                                                                                                     ; lpm_add_sub                     ; work         ;
;                |add_sub_fed:auto_generated|                                  ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FPALU|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_fed:auto_generated                                                                                                                                                                                          ; add_sub_fed                     ; work         ;
+------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                        ;
+-------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name        ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; oresult[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[24] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[25] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[26] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[27] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[28] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[29] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[30] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oresult[31] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; onan        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ozero       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ooverflow   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ounderflow  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oCompResult ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; icontrol[3] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; icontrol[0] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; icontrol[1] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; icontrol[2] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[0]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[1]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[2]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[3]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[4]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[5]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[6]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[7]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[8]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[9]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[10]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[11]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[12]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[13]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[14]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[15]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[16]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[17]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[18]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[19]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[20]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[21]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[22]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[23]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[24]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[25]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[26]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[27]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[28]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[29]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[30]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idataa[31]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; iclock      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[31]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[23]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[24]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[25]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[26]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[27]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[28]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[29]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[30]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[8]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[9]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[11]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[10]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[6]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[7]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[12]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[14]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[13]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[22]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[19]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[21]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[20]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[15]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[16]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[18]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[17]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[0]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[5]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[4]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[3]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[2]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; idatab[1]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                          ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; icontrol[3]                                                                                                                                                                  ;                   ;         ;
;      - Mux36~0                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux31~0                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux31~1                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux0~0                                                                                                                                                                ; 0                 ; 0       ;
;      - Mux0~2                                                                                                                                                                ; 0                 ; 0       ;
;      - Equal1~0                                                                                                                                                              ; 0                 ; 0       ;
;      - Mux33~0                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux33~1                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux33~2                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux35~1                                                                                                                                                               ; 0                 ; 0       ;
; icontrol[0]                                                                                                                                                                  ;                   ;         ;
;      - Mux36~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~1                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~2                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~3                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~4                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux30~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux29~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux28~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux27~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux26~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux25~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux24~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux23~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux22~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux21~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux20~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux19~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux18~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux17~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux16~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux15~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux14~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux13~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux12~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux11~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux10~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux9~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux8~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux7~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux6~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux5~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux4~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux3~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux2~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux1~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux0~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux0~1                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux33~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux33~1                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux32~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux33~2                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux33~9                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux34~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux35~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux35~1                                                                                                                                                               ; 1                 ; 0       ;
;      - Equal1~1                                                                                                                                                              ; 1                 ; 0       ;
; icontrol[1]                                                                                                                                                                  ;                   ;         ;
;      - Mux36~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~1                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~2                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~3                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux31~4                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux30~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux29~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux28~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux27~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux26~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux25~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux24~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux23~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux22~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux21~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux20~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux19~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux18~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux17~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux16~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux15~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux14~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux13~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux12~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux11~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux10~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux9~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux8~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux7~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux6~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux5~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux4~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux3~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux2~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux1~0                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux0~1                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux0~2                                                                                                                                                                ; 1                 ; 0       ;
;      - Mux33~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux33~1                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux32~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux33~2                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux33~9                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux34~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux35~0                                                                                                                                                               ; 1                 ; 0       ;
;      - Mux35~1                                                                                                                                                               ; 1                 ; 0       ;
;      - Equal1~1                                                                                                                                                              ; 1                 ; 0       ;
; icontrol[2]                                                                                                                                                                  ;                   ;         ;
;      - Mux36~0                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux31~0                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux31~1                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux31~2                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux31~3                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux0~1                                                                                                                                                                ; 0                 ; 0       ;
;      - Mux0~2                                                                                                                                                                ; 0                 ; 0       ;
;      - Equal1~0                                                                                                                                                              ; 0                 ; 0       ;
;      - Mux33~0                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux33~1                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux33~2                                                                                                                                                               ; 0                 ; 0       ;
;      - Mux35~1                                                                                                                                                               ; 0                 ; 0       ;
; idataa[0]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~85                                ; 1                 ; 0       ;
;      - Mux31~5                                                                                                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~3                                                                                ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~0                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~7                                                                         ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[0]                                                                       ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~3                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[0]~20                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[2]~1                                                                    ; 1                 ; 0       ;
; idataa[1]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[1]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~85                                ; 1                 ; 0       ;
;      - Mux30~1                                                                                                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~2                                                                                ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~0                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~7                                                                         ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[1]                                                                           ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~3                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[1]~21                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[3]~22                                                                   ; 1                 ; 0       ;
; idataa[2]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[2]                                                                       ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~81                                ; 0                 ; 0       ;
;      - Mux29~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~2                                                                                ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~0                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~8                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[2]                                                                           ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~3                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[2]~22                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[4]~24                                                                   ; 0                 ; 0       ;
; idataa[3]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[3]                                                                       ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~77                                ; 0                 ; 0       ;
;      - Mux28~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~2                                                                                ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~0                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~8                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[3]                                                                           ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~5                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[3]~23                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[5]~26                                                                   ; 0                 ; 0       ;
; idataa[4]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[4]                                                                       ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~73                                ; 0                 ; 0       ;
;      - Mux27~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~1                                                                                ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~0                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~9                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[4]                                                                           ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~4                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[4]~12                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[6]~28                                                                   ; 0                 ; 0       ;
; idataa[5]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[5]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~69                                ; 1                 ; 0       ;
;      - Mux26~1                                                                                                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~1                                                                                ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~0                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~9                                                                         ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[5]                                                                           ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~4                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[5]~13                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[7]~29                                                                   ; 1                 ; 0       ;
; idataa[6]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[6]                                                                       ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~65                                ; 0                 ; 0       ;
;      - Mux25~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~0                                                                                ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~1                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~11                                                                        ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[6]                                                                           ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~6                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[6]~14                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[8]~30                                                                   ; 0                 ; 0       ;
; idataa[7]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[7]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~105                               ; 1                 ; 0       ;
;      - Mux24~1                                                                                                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~1                                        ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~1                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~4                                                                         ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[7]                                                                           ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~6                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[7]~15                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[9]~31                                                                   ; 1                 ; 0       ;
; idataa[8]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[8]                                                                       ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~109                               ; 0                 ; 0       ;
;      - Mux23~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~1                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~4                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[8]                                                                           ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~8                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[8]~16                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[10]~20                                                                  ; 0                 ; 0       ;
; idataa[9]                                                                                                                                                                    ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[9]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~113                               ; 1                 ; 0       ;
;      - Mux22~1                                                                                                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~0                                        ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~1                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~5                                                                         ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[9]                                                                           ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~3                                        ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~7                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[9]~17                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[11]~18                                                                  ; 1                 ; 0       ;
; idataa[10]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[10]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~117                               ; 1                 ; 0       ;
;      - Mux21~1                                                                                                                                                               ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~0                  ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|dataa_man_not_zero[10]~1                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~5                                                                         ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[10]                                                                          ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~7                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[10]~18                                                               ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[12]~19                                                                  ; 1                 ; 0       ;
; idataa[11]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[11]                                                                      ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~97                                ; 0                 ; 0       ;
;      - Mux20~1                                                                                                                                                               ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~0                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~0                                                                     ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~6                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[11]                                                                          ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~7                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[11]~19                                                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[13]~21                                                                  ; 0                 ; 0       ;
; idataa[12]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[12]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~101                               ; 1                 ; 0       ;
;      - Mux19~1                                                                                                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~1                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~0                                                                     ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~2                                        ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~10                                                                        ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[12]                                                                          ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~9                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[12]~8                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[14]~11                                                                  ; 1                 ; 0       ;
; idataa[13]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[13]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~93                                ; 1                 ; 0       ;
;      - Mux18~1                                                                                                                                                               ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~1                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~0                                                                     ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~10                                                                        ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[13]                                                                          ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~9                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[13]~9                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[15]~9                                                                   ; 1                 ; 0       ;
; idataa[14]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[14]                                                                      ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~89                                ; 0                 ; 0       ;
;      - Mux17~1                                                                                                                                                               ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~1                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~0                                                                     ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~10                                                                        ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[14]                                                                          ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~9                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[14]~10                                                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[16]~10                                                                  ; 0                 ; 0       ;
; idataa[15]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[15]                                                                      ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~37                                ; 0                 ; 0       ;
;      - Mux16~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~1                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~0                                                                     ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~0                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[15]                                                                          ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~11                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[15]~11                                                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[17]~12                                                                  ; 0                 ; 0       ;
; idataa[16]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[16]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~33                                ; 1                 ; 0       ;
;      - Mux15~1                                                                                                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~1                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~0                                                                     ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~0                                                                         ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[16]                                                                          ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~11                 ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[16]~4                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[18]~13                                                                  ; 1                 ; 0       ;
; idataa[17]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[17]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~41                                ; 1                 ; 0       ;
;      - Mux14~1                                                                                                                                                               ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~2                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~1                                                                     ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~1                                                                         ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[17]                                                                          ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~10                 ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[17]~5                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[19]~17                                                                  ; 1                 ; 0       ;
; idataa[18]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[18]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~45                                ; 1                 ; 0       ;
;      - Mux13~1                                                                                                                                                               ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~2                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~1                                                                     ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~1                                                                         ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[18]                                                                          ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~10                 ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[18]~6                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[20]~8                                                                   ; 1                 ; 0       ;
; idataa[19]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[19]                                                                      ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~9                                 ; 0                 ; 0       ;
;      - Mux12~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~1                                                                     ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~2                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[19]                                                                          ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~13                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[19]~7                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[21]~5                                                                   ; 0                 ; 0       ;
; idataa[20]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[20]                                                                      ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~13                                ; 0                 ; 0       ;
;      - Mux11~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~1                                                                     ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~2                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[20]                                                                          ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~13                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[20]~0                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[22]~7                                                                   ; 0                 ; 0       ;
; idataa[21]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[21]                                                                      ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~17                                ; 0                 ; 0       ;
;      - Mux10~1                                                                                                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~1                                                                     ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~3                                                                         ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[21]                                                                          ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~13                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[21]~1                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[23]~16                                                                  ; 0                 ; 0       ;
; idataa[22]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[22]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~21                                ; 1                 ; 0       ;
;      - Mux9~1                                                                                                                                                                ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~2                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_a_not_zero_w[22]~1                                                                     ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~3                                                                         ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|op_1~0                                           ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[22]                                                                          ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~14                 ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[22]~2                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1_wi[24]~15                                                                  ; 1                 ; 0       ;
; idataa[23]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[23]                                                                      ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[0]~33                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~21                                    ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~1                                            ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~61                                ; 0                 ; 0       ;
;      - Mux8~1                                                                                                                                                                ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_a_not_zero_w[7]~0                                             ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_a_all_one_w[7]~0                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~13                                                                        ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[23]                                                                          ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[0]~2                                                                     ; 0                 ; 0       ;
; idataa[24]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[24]                                                                      ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[1]~29                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~25                                    ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~21                                           ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~57                                ; 0                 ; 0       ;
;      - Mux7~1                                                                                                                                                                ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_a_not_zero_w[7]~0                                             ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~3                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_a_all_one_w[7]~0                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~13                                                                        ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[24]                                                                          ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[1]~1                                                                     ; 0                 ; 0       ;
; idataa[25]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[25]                                                                      ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[2]~25                               ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~29                                    ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~25                                           ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~29                                ; 1                 ; 0       ;
;      - Mux6~1                                                                                                                                                                ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_a_not_zero_w[7]~0                                             ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~2                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_a_all_one_w[7]~0                                                                       ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~14                                                                        ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[25]                                                                          ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[2]~0                                                                     ; 1                 ; 0       ;
; idataa[26]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[26]                                                                      ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[3]~21                               ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~17                                    ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~29                                           ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~25                                ; 1                 ; 0       ;
;      - Mux5~1                                                                                                                                                                ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_a_not_zero_w[7]~0                                             ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~1                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_a_all_one_w[7]~0                                                                       ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~14                                                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[3]~7                                                                     ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[26]~feeder                                                                   ; 1                 ; 0       ;
; idataa[27]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[27]                                                                      ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[4]~17                               ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~13                                    ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~33                                           ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~49                                ; 1                 ; 0       ;
;      - Mux4~1                                                                                                                                                                ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_a_not_zero_w[7]                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~1                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_a_all_one_w[7]~0                                                                       ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~15                                                                        ; 1                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[27]                                                                          ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[4]~6                                                                     ; 1                 ; 0       ;
; idataa[28]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[28]                                                                      ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[5]~13                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~5                                     ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~9                                            ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~53                                ; 0                 ; 0       ;
;      - Mux3~1                                                                                                                                                                ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_a_not_zero_w[7]                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~2                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_a_all_one_w[7]~0                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~15                                                                        ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[28]                                                                          ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[5]~5                                                                     ; 0                 ; 0       ;
; idataa[29]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[29]                                                                      ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[6]~9                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~9                                     ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~13                                           ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~5                                 ; 0                 ; 0       ;
;      - Mux2~1                                                                                                                                                                ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_a_not_zero_w[7]                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_a_all_one_w[7]~1                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~16                                                                        ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[29]                                                                          ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[6]~4                                                                     ; 0                 ; 0       ;
; idataa[30]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[30]                                                                      ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[7]~5                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~1                                     ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~17                                           ; 0                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated|op_1~1                                 ; 0                 ; 0       ;
;      - Mux1~1                                                                                                                                                                ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|exp_a_not_zero_w[7]                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_a_all_one_w[7]~1                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~16                                                                        ; 0                 ; 0       ;
;      - cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[30]                                                                          ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[7]~3                                                                     ; 0                 ; 0       ;
; idataa[31]                                                                                                                                                                   ;                   ;         ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[14]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[19]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[20]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[17]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[4]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[1]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[18]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[7]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[8]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[13]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[11]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[12]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[9]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[3]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[10]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[5]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[6]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[30]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[29]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[24]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[23]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[16]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[15]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[27]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[26]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[2]                                                                       ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[28]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[25]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[21]                                                                      ; 1                 ; 0       ;
;      - cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[22]                                                                      ; 1                 ; 0       ;
;      - Mux0~1                                                                                                                                                                ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|sign_pipe_dffe_0~0                                                ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|aligned_dataa_sign_adjusted_dffe2_wi                                                       ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|infinite_output_sign_dffe1_wi~0                                                            ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_sign_dffe1~feeder                                                                    ; 1                 ; 0       ;
; iclock                                                                                                                                                                       ;                   ;         ;
; idatab[31]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|sign_pipe_dffe_0~0                                                ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|aligned_datab_sign_adjusted_dffe2_wi                                                       ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_sign_dffe1                                                                           ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|infinite_output_sign_dffe1_wi~0                                                            ; 0                 ; 0       ;
; idatab[23]                                                                                                                                                                   ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[0]~33                               ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~21                                    ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~1                                            ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_not_zero_w[7]~0                                                                      ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_all_one_w[7]~0                                                                       ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~13                                                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[0]~2                                                                     ; 1                 ; 0       ;
; idatab[24]                                                                                                                                                                   ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[1]~29                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~25                                    ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~21                                           ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_not_zero_w[7]~0                                                                      ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~3                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_all_one_w[7]~0                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~13                                                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[1]~1                                                                     ; 0                 ; 0       ;
; idatab[25]                                                                                                                                                                   ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[2]~25                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~29                                    ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~25                                           ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_not_zero_w[7]~0                                                                      ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~2                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_all_one_w[7]~0                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~14                                                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[2]~0                                                                     ; 0                 ; 0       ;
; idatab[26]                                                                                                                                                                   ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[3]~21                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~17                                    ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~29                                           ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_not_zero_w[7]~0                                                                      ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~1                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_all_one_w[7]~0                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~14                                                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[3]~7                                                                     ; 0                 ; 0       ;
; idatab[27]                                                                                                                                                                   ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[4]~17                               ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~13                                    ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~33                                           ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_not_zero_w[7]~0                                                                      ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~1                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_all_one_w[7]~0                                                                       ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~15                                                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[4]~6                                                                     ; 1                 ; 0       ;
; idatab[28]                                                                                                                                                                   ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[5]~13                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~5                                     ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~9                                            ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_not_zero_w[7]~0                                                                      ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~2                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_all_one_w[7]~0                                                                       ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~15                                                                        ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[5]~5                                                                     ; 0                 ; 0       ;
; idatab[29]                                                                                                                                                                   ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[6]~9                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~9                                     ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~13                                           ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_not_zero_w[7]~1                                                                      ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~0                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_all_one_w[7]~1                                                                       ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~16                                                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[6]~4                                                                     ; 1                 ; 0       ;
; idatab[30]                                                                                                                                                                   ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|result[7]~5                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated|op_1~1                                     ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated|op_1~17                                           ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_not_zero_w[7]~1                                                                      ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated|aeb_int~0                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|exp_b_all_one_w[7]~1                                                                       ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~16                                                                        ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|data_exp_dffe1_wi[7]~3                                                                     ; 1                 ; 0       ;
; idatab[8]                                                                                                                                                                    ;                   ;         ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~0                                        ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~4                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~4                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~8                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[8]~16                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[10]~18                                                                  ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[8]                                              ; 1                 ; 0       ;
; idatab[9]                                                                                                                                                                    ;                   ;         ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~4                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~5                                                                         ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~3                                        ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~7                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[9]~17                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[11]~16                                                                  ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[9]                                              ; 0                 ; 0       ;
; idatab[11]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~0                  ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~0                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~6                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~7                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[11]~19                                                               ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[13]~19                                                                  ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[11]~feeder                                      ; 1                 ; 0       ;
; idatab[10]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~0                  ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~4                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~5                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~7                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[10]~18                                                               ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[12]~17                                                                  ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[10]                                             ; 1                 ; 0       ;
; idatab[6]                                                                                                                                                                    ;                   ;         ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~0                                                                                ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~4                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~11                                                                        ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~6                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[6]~14                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[8]~22                                                                   ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[6]                                              ; 0                 ; 0       ;
; idatab[7]                                                                                                                                                                    ;                   ;         ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~1                                        ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~4                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~4                                                                         ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~6                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[7]~15                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[9]~23                                                                   ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[7]                                              ; 0                 ; 0       ;
; idatab[12]                                                                                                                                                                   ;                   ;         ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~1                                        ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~0                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated|aeb_int~2                                        ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~10                                                                        ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~9                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[12]~8                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[14]~9                                                                   ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[12]~feeder                                      ; 0                 ; 0       ;
; idatab[14]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~1                  ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~0                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~10                                                                        ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~9                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[14]~10                                                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[16]~8                                                                   ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[14]~feeder                                      ; 0                 ; 0       ;
; idatab[13]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~1                  ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~0                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~10                                                                        ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~9                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[13]~9                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[15]~7                                                                   ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[13]~feeder                                      ; 0                 ; 0       ;
; idatab[22]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~2                                        ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~1                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~3                                                                         ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|op_1~0                                           ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~14                 ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[22]~2                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[24]~13                                                                  ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[22]                                             ; 1                 ; 0       ;
; idatab[19]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~1                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~2                                                                         ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~13                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[19]~7                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[21]~3                                                                   ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[19]                                             ; 0                 ; 0       ;
; idatab[21]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~0                                        ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~1                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~3                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~13                 ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[21]~1                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[23]~14                                                                  ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[21]                                             ; 1                 ; 0       ;
; idatab[20]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~0                                        ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~1                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~2                                                                         ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~13                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[20]~0                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[22]~5                                                                   ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[20]                                             ; 0                 ; 0       ;
; idatab[15]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~1                                        ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~0                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~0                                                                         ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~11                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[15]~11                                                               ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[17]~10                                                                  ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[15]~feeder                                      ; 0                 ; 0       ;
; idatab[16]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated|aeb_int~1                                        ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~0                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~0                                                                         ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~11                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[16]~4                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[18]~11                                                                  ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[16]                                             ; 0                 ; 0       ;
; idatab[18]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~2                  ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~1                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~1                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~10                 ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[18]~6                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[20]~6                                                                   ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[18]~feeder                                      ; 1                 ; 0       ;
; idatab[17]                                                                                                                                                                   ;                   ;         ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0 ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~2                  ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[22]~1                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~1                                                                         ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~10                 ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[17]~5                                                                ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[19]~15                                                                  ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[17]                                             ; 0                 ; 0       ;
; idatab[0]                                                                                                                                                                    ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[2]~37                                                                   ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~3                                                                                ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~3                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~7                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~3                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[0]~20                                                                ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[0]                                              ; 1                 ; 0       ;
; idatab[5]                                                                                                                                                                    ;                   ;         ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~1                                                                                ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~3                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~9                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~4                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[5]~13                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[7]~21                                                                   ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[5]                                              ; 1                 ; 0       ;
; idatab[4]                                                                                                                                                                    ;                   ;         ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~1                                                                                ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~3                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~9                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~4                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[4]~12                                                                ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[6]~20                                                                   ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[4]~feeder                                       ; 1                 ; 0       ;
; idatab[3]                                                                                                                                                                    ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[5]~25                                                                   ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~2                                                                                ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~3                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~8                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~5                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[3]~23                                                                ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[3]                                              ; 1                 ; 0       ;
; idatab[2]                                                                                                                                                                    ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[4]~29                                                                   ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~2                                                                                ; 1                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~3                                                                               ; 1                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~8                                                                         ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~3                  ; 1                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[2]~22                                                                ; 1                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[2]                                              ; 1                 ; 0       ;
; idatab[1]                                                                                                                                                                    ;                   ;         ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1_wi[3]~33                                                                   ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_aeb_w~2                                                                                ; 0                 ; 0       ;
;      - mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|datab_man_not_zero[10]~3                                                                               ; 0                 ; 0       ;
;      - c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|exp_agb_tmp_w[3]~7                                                                         ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated|op_1~3                  ; 0                 ; 0       ;
;      - add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_smaller_dffe13_wo[1]~21                                                                ; 0                 ; 0       ;
;      - div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[1]                                              ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                      ; Location             ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_leading_zeros_dffe31[4]                                                    ; FF_X34_Y21_N11       ; 24      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sel_pipec4r1d                 ; FF_X24_Y16_N47       ; 31      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mantissa_overflow                                                          ; LABCELL_X27_Y17_N57  ; 8       ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mantissa_overflow~0                                                        ; LABCELL_X22_Y14_N54  ; 11      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[2]                                                    ; FF_X24_Y15_N47       ; 37      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|sign_int_a_reg5                                                            ; FF_X28_Y16_N32       ; 33      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|add_1_w~4                                                                  ; MLABCELL_X21_Y17_N54 ; 36      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sel_pipec5r1d                 ; FF_X22_Y19_N5        ; 54      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[23]                                                              ; FF_X21_Y19_N44       ; 36      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lowest_integer_selector                                                    ; LABCELL_X22_Y19_N39  ; 35      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|power2_value_reg[2]                                                        ; FF_X17_Y19_N11       ; 32      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_result_mux_select                                 ; MLABCELL_X25_Y20_N48 ; 22      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; iclock                                                                                                                                                    ; PIN_Y27              ; 1619    ; Clock                   ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; idataa[31]                                                                                                                                                ; PIN_AH13             ; 35      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                   ; DSP_X32_Y22_N0       ; 27      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~2                                                                                                                                                     ; LABCELL_X24_Y21_N54  ; 12      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1|cout_actual ; MLABCELL_X15_Y19_N48 ; 6       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                       ;
+--------+----------+---------+----------------------+------------------+---------------------------+
; Name   ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------+----------+---------+----------------------+------------------+---------------------------+
; iclock ; PIN_Y27  ; 1619    ; Global Clock         ; GCLK10           ; --                        ;
+--------+----------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF       ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 39           ; 3            ; 39           ; yes                    ; no                      ; yes                    ; yes                     ; 117  ; 3                           ; 39                          ; 3                           ; 39                          ; 117                 ; 1           ; 0     ; None      ; M10K_X26_Y17_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608 ; 512                         ; 9                           ; --                          ; --                          ; 4608                ; 1           ; 0     ; div_s.hex ; M10K_X38_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|altsyncram_du91:altsyncram5|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 13           ; 10           ; 13           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 130  ; 13                          ; 10                          ; 13                          ; 10                          ; 130                 ; 1           ; 0     ; None      ; M10K_X14_Y19_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 7            ; 5            ; 7            ; yes                    ; no                      ; yes                    ; yes                     ; 35   ; 5                           ; 7                           ; 5                           ; 7                           ; 35                  ; 1           ; 0     ; None      ; M10K_X26_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 12           ; 4            ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 48   ; 4                           ; 12                          ; 4                           ; 12                          ; 48                  ; 1           ; 0     ; None      ; M10K_X26_Y19_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Independent 27x27               ; 3           ;
; Total number of DSP blocks      ; 7           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 7           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                            ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8        ; Two Independent 18x18 ; DSP_X20_Y26_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac                                     ; Independent 27x27     ; DSP_X32_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8        ; Two Independent 18x18 ; DSP_X20_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~80  ; Two Independent 18x18 ; DSP_X20_Y22_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421 ; Two Independent 18x18 ; DSP_X20_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|Mult0~mac          ; Independent 27x27     ; DSP_X32_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|Mult0~mac          ; Independent 27x27     ; DSP_X32_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 3,700 / 289,320 ( 1 % )   ;
; C12 interconnects                           ; 145 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 1,375 / 119,108 ( 1 % )   ;
; C4 interconnects                            ; 636 / 56,300 ( 1 % )      ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 502 / 289,320 ( < 1 % )   ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 732 / 84,580 ( < 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 111 / 12,676 ( < 1 % )    ;
; R14/C12 interconnect drivers                ; 185 / 20,720 ( < 1 % )    ;
; R3 interconnects                            ; 1,536 / 130,992 ( 1 % )   ;
; R6 interconnects                            ; 2,091 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 4 / 360 ( 1 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 106       ; 0            ; 0            ; 106       ; 106       ; 0            ; 37           ; 0            ; 0            ; 0            ; 0            ; 37           ; 0            ; 0            ; 0            ; 0            ; 37           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 106          ; 106          ; 106          ; 106          ; 106          ; 0         ; 106          ; 106          ; 0         ; 0         ; 106          ; 69           ; 106          ; 106          ; 106          ; 106          ; 69           ; 106          ; 106          ; 106          ; 106          ; 69           ; 106          ; 106          ; 106          ; 106          ; 106          ; 106          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; oresult[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oresult[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; onan               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ozero              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ooverflow          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ounderflow         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oCompResult        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; icontrol[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; icontrol[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; icontrol[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; icontrol[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idataa[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iclock             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; idatab[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 169.2             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                 ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0] ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4|ram_block5a11~porta_address_reg0 ; 0.644             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1] ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4|ram_block5a11~porta_address_reg0 ; 0.616             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|dffe3a[0]                         ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4|ram_block5a11~portb_address_reg0 ; 0.565             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|dffe3a[1]                         ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_1|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4|ram_block5a11~portb_address_reg0 ; 0.555             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[2]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.511             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[3]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.511             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[0]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.511             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[1]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.511             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[2]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.511             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[1]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.511             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[0]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.511             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[26]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.509             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|max_shift_exceeder_reg                                                                                                     ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|overflow_reg                                                                                                                                          ; 0.496             ;
; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|denormal_res_dffe4                                                                                                             ; add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_out_dffe5[22]                                                                                                                                         ; 0.487             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[19]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[20]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[21]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[22]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[25]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[16]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[15]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[17]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[18]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[30]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[29]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[27]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[28]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[24]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[23]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.484             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[21]                                                              ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[21]                                                                                         ; 0.478             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff11c[3]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.469             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[0]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.469             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff11c[2]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.469             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[0]                                                                                    ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.469             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[1]                                                                                    ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.469             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1] ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ram_block6a4~porta_address_reg0  ; 0.464             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0] ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ram_block6a4~porta_address_reg0  ; 0.464             ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_k_dffe_0[1]                                                                                  ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_result_dffe[22]                                                                                                              ; 0.463             ;
; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|quotient_k_dffe_0[0]                                                                                  ; div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_result_dffe[22]                                                                                                              ; 0.461             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2] ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|altshift_taps:rad_ff1c_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ram_block6a4~porta_address_reg0  ; 0.461             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[2]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.452             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[4]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.446             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff19c[6]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.446             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[7]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.446             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[5]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.446             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[6]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.446             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[4]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.446             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[5]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.446             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[3]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.446             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[4]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.446             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|man_or_reg4                                                                                                                ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|overflow_reg                                                                                                                                          ; 0.445             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[1]                                                                                                      ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sbit_piper1d[3]                                                                                          ; 0.439             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|power2_value_reg[0]                                                                                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sbit_piper1d[3]                                                                                          ; 0.439             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[30]                                                                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ram_block5a3~porta_datain_reg0                  ; 0.438             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[23]                                                                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ram_block5a3~porta_datain_reg0                  ; 0.438             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[29]                                                                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ram_block5a3~porta_datain_reg0                  ; 0.438             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[28]                                                                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ram_block5a3~porta_datain_reg0                  ; 0.438             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[27]                                                                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ram_block5a3~porta_datain_reg0                  ; 0.438             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[26]                                                                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ram_block5a3~porta_datain_reg0                  ; 0.438             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[25]                                                                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ram_block5a3~porta_datain_reg0                  ; 0.438             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[24]                                                                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_2vu:auto_generated|altsyncram_tr91:altsyncram4|ram_block5a3~porta_datain_reg0                  ; 0.438             ;
; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[2]                                                                                                     ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_result_reg[2]                                                                                                                                 ; 0.437             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[8]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.434             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[9]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.434             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff19c[7]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.434             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff11c[8]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff13c[11]                                                                                                           ; 0.434             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff19c[10]                                                                                  ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[7]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[9]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[6]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[8]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[5]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[7]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[6]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[3]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[5]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff13c[4]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff15c[1]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|rad_ff17c[15]                                                                                                           ; 0.429             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[25]                                                                                                         ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[29]                                                                                         ; 0.425             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[2]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[1]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[6]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[5]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[4]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[3]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[14]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[13]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[11]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[12]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[7]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[8]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[9]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[10]                                                                                                          ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[0]                                                                                                           ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                                               ; 0.423             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[26]                                                                                                         ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[30]                                                                                         ; 0.417             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[29]                                                                                                         ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[29]                                                                                         ; 0.407             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[28]                                                                                                         ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[29]                                                                                         ; 0.407             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[27]                                                                                                         ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[29]                                                                                         ; 0.407             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[0]                                                                                                    ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[29]                                                                                         ; 0.407             ;
; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[1]                                                                                                    ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[29]                                                                                         ; 0.407             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "FPALU"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 106 pins of 106 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): iclock~inputCLKENA0 with 1916 fanout uses global clock CLKCTRL_G10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'FPALU.out.sdc'
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
Info (176235): Finished register packing
    Extra Info (176218): Packed 255 registers into blocks of type DSP block
    Extra Info (176220): Created 17 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:34
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:53
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 7.82 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/output_files/FPALU.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 246 warnings
    Info: Peak virtual memory: 2252 megabytes
    Info: Processing ended: Sun Apr 15 20:36:29 2018
    Info: Elapsed time: 00:04:16
    Info: Total CPU time (on all processors): 00:06:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/output_files/FPALU.fit.smsg.


