-- generated by newgenasym Tue Feb 28 17:22:51 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity trf3765irhbr is
    port (    
	CLOCK:     INOUT  STD_LOGIC;    
	CP_OUT:    INOUT  STD_LOGIC;    
	CP_REF:    INOUT  STD_LOGIC;    
	DATA:      INOUT  STD_LOGIC;    
	EXTVCO_CTRL: INOUT  STD_LOGIC;    
	EXTVCO_IN: INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	GND_BUFF1: INOUT  STD_LOGIC;    
	GND_BUFF2: INOUT  STD_LOGIC;    
	GND_DIG:   INOUT  STD_LOGIC;    
	GND_OSC:   INOUT  STD_LOGIC;    
	LD:        INOUT  STD_LOGIC;    
	LO1_OUTM:  INOUT  STD_LOGIC;    
	LO1_OUTP:  INOUT  STD_LOGIC;    
	LO2_OUTM:  INOUT  STD_LOGIC;    
	LO2_OUTP:  INOUT  STD_LOGIC;    
	LO3_OUTM:  INOUT  STD_LOGIC;    
	LO3_OUTP:  INOUT  STD_LOGIC;    
	LO4_OUTM:  INOUT  STD_LOGIC;    
	LO4_OUTP:  INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	READBACK:  INOUT  STD_LOGIC;    
	REF_IN:    INOUT  STD_LOGIC;    
	STROBE:    INOUT  STD_LOGIC;    
	VCC_CP:    INOUT  STD_LOGIC;    
	VCC_DIG:   INOUT  STD_LOGIC;    
	VCC_DIV:   INOUT  STD_LOGIC;    
	VCC_OSC:   INOUT  STD_LOGIC;    
	VCC_PLL:   INOUT  STD_LOGIC;    
	VCC_TK:    INOUT  STD_LOGIC;    
	VTUNE_IN:  INOUT  STD_LOGIC;    
	VTUNE_REF: INOUT  STD_LOGIC);
end trf3765irhbr;
