# For Licence details look at https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg/-/blob/master/LICENSE.incore

fmul_b1:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b1(flen,16, "fmul.h", 2,True)': 0
        
fmul_b2:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b2(flen,16, "fmul.h", 2,True)': 0
        
fmul_b3:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b3(flen,16, "fmul.h", 2,True)': 0
        
fmul_b4:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b4(flen,16, "fmul.h", 2,True)': 0
        
fmul_b5:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b5(flen,16, "fmul.h", 2,True)': 0

fmul_b6:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b6(flen,16, "fmul.h", 2,True)': 0
        
fmul_b7:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b7(flen,16, "fmul.h", 2,True)': 0
        
fmul_b8:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b8(flen,16, "fmul.h", 2,True)': 0
        
fmul_b9:
    config: 
      - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
    opcode: 
      fmul.h: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b9(flen,16, "fmul.h", 2,True)': 0

