 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 x_gaussian_y_uniform.xml	  stereovision3.v	  common	  1.32	  vpr	  68.53 MiB	  	  0.06	  11136	  -1	  -1	  4	  0.14	  -1	  -1	  37180	  -1	  -1	  13	  11	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  70176	  11	  30	  260	  290	  2	  106	  54	  7	  7	  49	  clb	  auto	  28.9 MiB	  0.11	  601.862	  410	  8316	  3706	  4382	  228	  68.5 MiB	  0.08	  0.00	  1.90541	  1.90541	  -132.779	  -1.90541	  1.84522	  0.01	  0.000453162	  0.000372708	  0.0452504	  0.0374881	  -1	  -1	  -1	  -1	  18	  294	  2	  1.07788e+06	  700622	  -1	  -1	  0.24	  0.139096	  0.115666	  2680	  3516	  -1	  294	  14	  205	  364	  17937	  8896	  1.90541	  1.84522	  -132.779	  -1.90541	  0	  0	  -1	  -1	  0.00	  0.03	  0.00	  -1	  -1	  0.00	  0.0198162	  0.0175965	 
 x_uniform_y_gaussian.xml	  stereovision3.v	  common	  1.27	  vpr	  68.66 MiB	  	  0.05	  11008	  -1	  -1	  4	  0.14	  -1	  -1	  36796	  -1	  -1	  13	  11	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  70304	  11	  30	  260	  290	  2	  106	  54	  7	  7	  49	  clb	  auto	  29.1 MiB	  0.08	  601.862	  427	  6582	  2493	  3884	  205	  68.7 MiB	  0.06	  0.00	  1.90541	  1.90541	  -132.779	  -1.90541	  1.84522	  0.01	  0.000468459	  0.000381502	  0.0344443	  0.02854	  -1	  -1	  -1	  -1	  10	  333	  4	  1.07788e+06	  700622	  -1	  -1	  0.24	  0.0998599	  0.0841849	  2680	  3516	  -1	  318	  3	  173	  276	  13040	  6410	  1.90541	  1.84522	  -132.779	  -1.90541	  0	  0	  -1	  -1	  0.00	  0.02	  0.00	  -1	  -1	  0.00	  0.0126719	  0.0119522	 
 x_gaussian_y_gaussian.xml	  stereovision3.v	  common	  1.11	  vpr	  68.01 MiB	  	  0.04	  11008	  -1	  -1	  4	  0.13	  -1	  -1	  37308	  -1	  -1	  13	  11	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  69640	  11	  30	  260	  290	  2	  106	  54	  7	  7	  49	  clb	  auto	  28.9 MiB	  0.08	  601.862	  391	  7602	  3159	  4236	  207	  68.0 MiB	  0.08	  0.00	  1.90541	  1.90541	  -132.779	  -1.90541	  1.84522	  0.01	  0.000437966	  0.000357194	  0.0428972	  0.0354838	  -1	  -1	  -1	  -1	  14	  274	  3	  1.07788e+06	  700622	  -1	  -1	  0.10	  0.0946463	  0.079051	  2680	  3516	  -1	  274	  2	  150	  240	  9508	  4674	  1.90541	  1.84522	  -132.779	  -1.90541	  0	  0	  -1	  -1	  0.00	  0.02	  0.00	  -1	  -1	  0.00	  0.0118934	  0.0113057	 
 x_delta_y_uniform.xml	  stereovision3.v	  common	  1.35	  vpr	  68.61 MiB	  	  0.05	  11136	  -1	  -1	  4	  0.14	  -1	  -1	  36864	  -1	  -1	  13	  11	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  70256	  11	  30	  260	  290	  2	  106	  54	  7	  7	  49	  clb	  auto	  29.1 MiB	  0.08	  601.862	  454	  8928	  3901	  4795	  232	  68.6 MiB	  0.08	  0.00	  1.90541	  1.90541	  -132.779	  -1.90541	  1.84522	  0.00	  0.000460902	  0.000377205	  0.0438501	  0.0360874	  -1	  -1	  -1	  -1	  54	  353	  10	  1.07788e+06	  700622	  -1	  -1	  0.33	  0.201292	  0.167895	  2680	  3516	  -1	  356	  3	  161	  252	  11536	  5889	  1.90541	  1.84522	  -132.779	  -1.90541	  0	  0	  -1	  -1	  0.00	  0.02	  0.00	  -1	  -1	  0.00	  0.0123856	  0.0116841	 
 x_delta_y_delta.xml	  stereovision3.v	  common	  1.26	  vpr	  68.18 MiB	  	  0.04	  11008	  -1	  -1	  4	  0.14	  -1	  -1	  36800	  -1	  -1	  13	  11	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  69816	  11	  30	  260	  290	  2	  106	  54	  7	  7	  49	  clb	  auto	  29.2 MiB	  0.09	  601.862	  448	  10764	  5492	  4983	  289	  68.2 MiB	  0.10	  0.00	  1.90541	  1.90541	  -132.779	  -1.90541	  1.84522	  0.00	  0.000470829	  0.000387225	  0.0516894	  0.0422739	  -1	  -1	  -1	  -1	  58	  342	  16	  1.07788e+06	  700622	  -1	  -1	  0.21	  0.15083	  0.1246	  2680	  3516	  -1	  335	  16	  275	  552	  23457	  10563	  1.90541	  1.84522	  -132.779	  -1.90541	  0	  0	  -1	  -1	  0.00	  0.04	  0.00	  -1	  -1	  0.00	  0.0265677	  0.0236852	 
 x_uniform_y_delta.xml	  stereovision3.v	  common	  1.35	  vpr	  68.61 MiB	  	  0.04	  11008	  -1	  -1	  4	  0.14	  -1	  -1	  37048	  -1	  -1	  13	  11	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  70256	  11	  30	  260	  290	  2	  106	  54	  7	  7	  49	  clb	  auto	  28.9 MiB	  0.09	  601.862	  432	  9642	  4649	  4734	  259	  68.6 MiB	  0.09	  0.00	  1.90541	  1.90541	  -132.779	  -1.90541	  1.84522	  0.00	  0.000460469	  0.00037582	  0.0485559	  0.0398589	  -1	  -1	  -1	  -1	  44	  311	  16	  1.07788e+06	  700622	  -1	  -1	  0.29	  0.193743	  0.1599	  2680	  3516	  -1	  309	  2	  154	  244	  10287	  5014	  1.90541	  1.84522	  -132.779	  -1.90541	  0	  0	  -1	  -1	  0.00	  0.02	  0.00	  -1	  -1	  0.00	  0.0133517	  0.012591	 
