#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x122604080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x6000013e4ec0 .param/l "BLOCK_SIZE" 0 3 17, +C4<00000000000000000000000000000110>;
S_0x1226041f0 .scope module, "top_level_indexing_tb" "top_level_indexing_tb" 4 6;
 .timescale -9 -12;
v0x6000034e5e60_0 .var "clk_in", 0 0;
v0x6000034e5ef0_0 .var "new_frame_in", 0 0;
v0x6000034e5f80_0 .var "rst_in", 0 0;
S_0x122604360 .scope module, "uut" "top_level" 4 11, 3 19 0, S_0x1226041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 1 "sys_rst";
    .port_info 2 /INPUT 1 "new_frame_in";
P_0x1226044d0 .param/l "left_x_max" 0 3 76, +C4<000000000000000000000000011101011>;
P_0x122604510 .param/l "left_x_min" 0 3 75, +C4<000000000000000000000000000000011>;
P_0x122604550 .param/l "left_y_max" 0 3 74, +C4<000000000000000000000000100111011>;
P_0x122604590 .param/l "left_y_min" 0 3 73, +C4<000000000000000000000000000000011>;
P_0x1226045d0 .param/l "right_x_max" 0 3 81, +C4<000000000000000000000000011101011>;
P_0x122604610 .param/l "right_x_min" 0 3 80, +C4<000000000000000000000000000000011>;
P_0x122604650 .param/l "right_y_max" 0 3 79, +C4<000000000000000000000000100111011>;
P_0x122604690 .param/l "right_y_min" 0 3 78, +C4<000000000000000000000000000000011>;
enum0x6000028e4800 .enum2/s (32)
   "IDLE" 0,
   "UPDATE_CENTERS" 1,
   "UPDATE_BUFFERS" 2,
   "CALCULATE" 3,
   "UPDATE_DISPARITY" 4,
   "SAVE" 5,
   "NEW_FRAME" 6
 ;
v0x6000034e4ea0_0 .net *"_ivl_0", 13 0, L_0x6000037e4000;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6000034e4f30_0 .net *"_ivl_11", 4 0, L_0x1180400a0;  1 drivers
v0x6000034e4fc0_0 .net *"_ivl_14", 13 0, L_0x6000037e4280;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000034e5050_0 .net *"_ivl_17", 3 0, L_0x1180400e8;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00000000101000>, C4<0>, C4<0>, C4<0>;
v0x6000034e50e0_0 .net/2u *"_ivl_18", 13 0, L_0x118040130;  1 drivers
v0x6000034e5170_0 .net *"_ivl_21", 13 0, L_0x6000037e4320;  1 drivers
v0x6000034e5200_0 .net *"_ivl_22", 13 0, L_0x6000037e43c0;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6000034e5290_0 .net *"_ivl_25", 4 0, L_0x118040178;  1 drivers
L_0x118040010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000034e5320_0 .net *"_ivl_3", 3 0, L_0x118040010;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000101000>, C4<0>, C4<0>, C4<0>;
v0x6000034e53b0_0 .net/2u *"_ivl_4", 13 0, L_0x118040058;  1 drivers
v0x6000034e5440_0 .net *"_ivl_7", 13 0, L_0x6000037e40a0;  1 drivers
v0x6000034e54d0_0 .net *"_ivl_8", 13 0, L_0x6000037e4140;  1 drivers
v0x6000034e5560_0 .net "clk_100mhz", 0 0, v0x6000034e5e60_0;  1 drivers
v0x6000034e55f0_0 .var "current_left_x", 8 0;
v0x6000034e5680_0 .var "current_left_y", 9 0;
v0x6000034e5710_0 .var "current_right_x", 8 0;
v0x6000034e57a0_0 .var "current_right_y", 9 0;
v0x6000034e5830_0 .net "left_address", 13 0, L_0x6000037e41e0;  1 drivers
v0x6000034e58c0_0 .var "left_block_counter", 3 0;
v0x6000034e5950_0 .var "left_block_idx", 8 0;
v0x6000034e59e0_0 .net "left_dout", 47 0, L_0x600002de8070;  1 drivers
v0x6000034e5a70_0 .net "new_frame_in", 0 0, v0x6000034e5ef0_0;  1 drivers
v0x6000034e5b00_0 .net "right_address", 13 0, L_0x6000037e4460;  1 drivers
v0x6000034e5b90_0 .var "right_block_counter", 3 0;
v0x6000034e5c20_0 .var "right_block_idx", 8 0;
v0x6000034e5cb0_0 .net "right_dout", 47 0, L_0x600002de80e0;  1 drivers
v0x6000034e5d40_0 .net "sys_rst", 0 0, v0x6000034e5f80_0;  1 drivers
v0x6000034e5dd0_0 .var/2s "top_state", 31 0;
L_0x6000037e4000 .concat [ 10 4 0 0], v0x6000034e5680_0, L_0x118040010;
L_0x6000037e40a0 .arith/mult 14, L_0x6000037e4000, L_0x118040058;
L_0x6000037e4140 .concat [ 9 5 0 0], v0x6000034e55f0_0, L_0x1180400a0;
L_0x6000037e41e0 .arith/sum 14, L_0x6000037e40a0, L_0x6000037e4140;
L_0x6000037e4280 .concat [ 10 4 0 0], v0x6000034e57a0_0, L_0x1180400e8;
L_0x6000037e4320 .arith/mult 14, L_0x6000037e4280, L_0x118040130;
L_0x6000037e43c0 .concat [ 9 5 0 0], v0x6000034e5710_0, L_0x118040178;
L_0x6000037e4460 .arith/sum 14, L_0x6000037e4320, L_0x6000037e43c0;
S_0x1226046d0 .scope module, "left_frame_buffer" "xilinx_single_port_ram_read_first" 3 239, 5 10 0, S_0x122604360;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 48 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 48 "douta";
P_0x600003ae8000 .param/str "INIT_FILE" 0 5 14, "data/left_image.mem";
P_0x600003ae8040 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000011001000000000>;
P_0x600003ae8080 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x600003ae80c0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000110000>;
v0x6000034e41b0 .array "BRAM", 0 12799, 47 0;
v0x6000034e4240_0 .net "addra", 13 0, L_0x6000037e41e0;  alias, 1 drivers
v0x6000034e42d0_0 .net "clka", 0 0, v0x6000034e5e60_0;  alias, 1 drivers
L_0x1180401c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000034e4360_0 .net "dina", 47 0, L_0x1180401c0;  1 drivers
v0x6000034e43f0_0 .net "douta", 47 0, L_0x600002de8070;  alias, 1 drivers
L_0x118040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000034e4480_0 .net "ena", 0 0, L_0x118040250;  1 drivers
v0x6000034e4510_0 .var "ram_data", 47 0;
L_0x118040298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000034e45a0_0 .net "regcea", 0 0, L_0x118040298;  1 drivers
v0x6000034e4630_0 .net "rsta", 0 0, v0x6000034e5f80_0;  alias, 1 drivers
L_0x118040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000034e46c0_0 .net "wea", 0 0, L_0x118040208;  1 drivers
S_0x122604840 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x1226046d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x122604840
v0x6000034e4090_0 .var/i "depth", 31 0;
TD_top_level_indexing_tb.uut.left_frame_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x6000034e4090_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x6000034e4090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000034e4090_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x1226049b0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x1226046d0;
 .timescale -9 -12;
L_0x600002de8070 .functor BUFZ 48, v0x6000034e4120_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x6000034e4120_0 .var "douta_reg", 47 0;
E_0x6000013ec340 .event posedge, v0x6000034e42d0_0;
S_0x122604b20 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x1226046d0;
 .timescale -9 -12;
S_0x122604c90 .scope module, "right_frame_buffer" "xilinx_single_port_ram_read_first" 3 256, 5 10 0, S_0x122604360;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 48 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 48 "douta";
P_0x600003ae8100 .param/str "INIT_FILE" 0 5 14, "data/right_image.mem";
P_0x600003ae8140 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000011001000000000>;
P_0x600003ae8180 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x600003ae81c0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000110000>;
v0x6000034e4900 .array "BRAM", 0 12799, 47 0;
v0x6000034e4990_0 .net "addra", 13 0, L_0x6000037e4460;  alias, 1 drivers
v0x6000034e4a20_0 .net "clka", 0 0, v0x6000034e5e60_0;  alias, 1 drivers
L_0x1180402e0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000034e4ab0_0 .net "dina", 47 0, L_0x1180402e0;  1 drivers
v0x6000034e4b40_0 .net "douta", 47 0, L_0x600002de80e0;  alias, 1 drivers
L_0x118040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000034e4bd0_0 .net "ena", 0 0, L_0x118040370;  1 drivers
v0x6000034e4c60_0 .var "ram_data", 47 0;
L_0x1180403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000034e4cf0_0 .net "regcea", 0 0, L_0x1180403b8;  1 drivers
v0x6000034e4d80_0 .net "rsta", 0 0, v0x6000034e5f80_0;  alias, 1 drivers
L_0x118040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000034e4e10_0 .net "wea", 0 0, L_0x118040328;  1 drivers
S_0x122604e00 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x122604c90;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x122604e00
v0x6000034e47e0_0 .var/i "depth", 31 0;
TD_top_level_indexing_tb.uut.right_frame_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x6000034e47e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x6000034e47e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000034e47e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x122604f70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x122604c90;
 .timescale -9 -12;
L_0x600002de80e0 .functor BUFZ 48, v0x6000034e4870_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x6000034e4870_0 .var "douta_reg", 47 0;
S_0x1226050e0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x122604c90;
 .timescale -9 -12;
    .scope S_0x122604b20;
T_2 ;
    %vpi_call/w 5 33 "$readmemh", P_0x600003ae8000, v0x6000034e41b0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000011000111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1226049b0;
T_3 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000034e4120_0, 0, 48;
    %end;
    .thread T_3, $init;
    .scope S_0x1226049b0;
T_4 ;
    %wait E_0x6000013ec340;
    %load/vec4 v0x6000034e4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000034e4120_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000034e45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x6000034e4510_0;
    %assign/vec4 v0x6000034e4120_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1226046d0;
T_5 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000034e4510_0, 0, 48;
    %end;
    .thread T_5, $init;
    .scope S_0x1226046d0;
T_6 ;
    %wait E_0x6000013ec340;
    %load/vec4 v0x6000034e4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6000034e46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x6000034e4360_0;
    %load/vec4 v0x6000034e4240_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000034e41b0, 0, 4;
T_6.2 ;
    %load/vec4 v0x6000034e4240_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x6000034e41b0, 4;
    %assign/vec4 v0x6000034e4510_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1226050e0;
T_7 ;
    %vpi_call/w 5 33 "$readmemh", P_0x600003ae8100, v0x6000034e4900, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000011000111111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x122604f70;
T_8 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000034e4870_0, 0, 48;
    %end;
    .thread T_8, $init;
    .scope S_0x122604f70;
T_9 ;
    %wait E_0x6000013ec340;
    %load/vec4 v0x6000034e4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000034e4870_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000034e4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000034e4c60_0;
    %assign/vec4 v0x6000034e4870_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x122604c90;
T_10 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000034e4c60_0, 0, 48;
    %end;
    .thread T_10, $init;
    .scope S_0x122604c90;
T_11 ;
    %wait E_0x6000013ec340;
    %load/vec4 v0x6000034e4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x6000034e4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000034e4ab0_0;
    %load/vec4 v0x6000034e4990_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000034e4900, 0, 4;
T_11.2 ;
    %load/vec4 v0x6000034e4990_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x6000034e4900, 4;
    %assign/vec4 v0x6000034e4c60_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x122604360;
T_12 ;
    %wait E_0x6000013ec340;
    %load/vec4 v0x6000034e5d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000034e5dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x6000034e5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
T_12.10 ;
    %jmp T_12.9;
T_12.3 ;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x6000034e5680_0, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v0x6000034e55f0_0, 0;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x6000034e57a0_0, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v0x6000034e5710_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000034e5950_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000034e5c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000034e58c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000034e5b90_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x6000034e55f0_0;
    %pad/u 33;
    %cmpi/e 235, 0, 33;
    %flag_get/vec4 4;
    %jmp/0 T_12.14, 4;
    %load/vec4 v0x6000034e5680_0;
    %pad/u 33;
    %pushi/vec4 315, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x6000034e55f0_0;
    %pad/u 33;
    %cmpi/e 235, 0, 33;
    %jmp/0xz  T_12.15, 4;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v0x6000034e55f0_0, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v0x6000034e5710_0, 0;
    %load/vec4 v0x6000034e5680_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x6000034e5680_0, 0;
    %load/vec4 v0x6000034e57a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x6000034e57a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000034e5950_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000034e5c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000034e58c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000034e5b90_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0x6000034e5710_0;
    %pad/u 33;
    %cmpi/e 235, 0, 33;
    %jmp/0xz  T_12.17, 4;
    %load/vec4 v0x6000034e55f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x6000034e55f0_0, 0;
    %load/vec4 v0x6000034e55f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x6000034e5710_0, 0;
    %load/vec4 v0x6000034e58c0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x6000034e5950_0;
    %addi 6, 0, 9;
    %assign/vec4 v0x6000034e5950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000034e58c0_0, 0;
    %jmp T_12.20;
T_12.19 ;
    %load/vec4 v0x6000034e58c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000034e58c0_0, 0;
T_12.20 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000034e5c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000034e5b90_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %load/vec4 v0x6000034e5710_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x6000034e5710_0, 0;
    %load/vec4 v0x6000034e5b90_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0x6000034e5c20_0;
    %addi 6, 0, 9;
    %assign/vec4 v0x6000034e5c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000034e5b90_0, 0;
    %jmp T_12.22;
T_12.21 ;
    %load/vec4 v0x6000034e5b90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000034e5b90_0, 0;
T_12.22 ;
T_12.18 ;
T_12.16 ;
T_12.13 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x6000034e5dd0_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1226041f0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x6000034e5e60_0;
    %nor/r;
    %store/vec4 v0x6000034e5e60_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1226041f0;
T_14 ;
    %vpi_call/w 4 23 "$dumpfile", "top_index.vcd" {0 0 0};
    %vpi_call/w 4 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1226041f0 {0 0 0};
    %vpi_call/w 4 25 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000034e5e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000034e5f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000034e5f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000034e5f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000034e5ef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000034e5ef0_0, 0, 1;
    %delay 1215752192, 23;
    %vpi_call/w 4 39 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 4 40 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "hdl/top_level.sv";
    "sim/top_level_indexing_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
