# PIPS16
Project Without Interlocked Pipeline Stage

This is a computer architecture based upon the MIPS32 ISA.

The instruction and register size has been cut to 16 to ease development.

Student project to help me learn verilog and computer architecture.
