library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity bcdtoX is
	port(A: in std_logic_vector(3 downto 0); X: out std_logic_vector(3 downto 0));
end entity bcdtox;

architecture struct of bcdtoX is
	
begin
	X := A + "0011";
end architecture struct;
	
