-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Sun May  4 19:13:16 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_noc_tg_pmon_2_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4720)
`protect data_block
LUUEFUBJ5s37IVkAsKzdDhIzVGQxq9k9U9vOyqEZCQrZm1M/587V2B+Uhjnsah6mfnoKu7FmnkFV
7RG2yLXegNFgpl7NSR1PWQFkAJ8fFAmjKmxqz9hhCH35KIuEnDuHLoMgXXf4eZD/4Ela7lOjy6fh
bUC0KCcQdSqK76aFpGQlhNdZSxbumtupWrNMSrwJqKlMwAo2TiwSbUFrMK0X53c0BLVPH8rbYnUM
pBG1ZFD9c5gw8pJ9nw1w/yTOG2WaIA2XoJfFdcxS7Vr+Cddo29YxZ/zgUko+8na7tLlf6DhREjNH
N7UG5o4wNtBXOqm3w+g5YcsNiLboOkSa83VQ0lpmnkLBDd82b3GXm0+9QxQbP+E5pXpxiHeN2noR
IpmnPb3J33xQceSj5aQ3/7USQ3Awl91fkCz018mmQ/SK9b+Upw0ieocgdz4OGiI9/5bXRRmg6mCk
Lfs6W4m07mq1xGhqVvF23tA6DwL1MmLEv7L0Dc9DzRbjkTY3V2NXXuFTPbZ9FVYGk+SbleXWDE52
L6fWJozONwTkiedJ1PdIw7lUa5KZqTdEK+FLYywNMsEhFy3JUGVrt2IdPmfRpC+BjRdnjntQvQI0
UO3+uZC7efKaiwMgwHdwYloFUbF2nQNZK1nc4/gOe4yAk7a+hydI4W623etVco72mKnOwS3aTxBm
SlHj8DrpkaGci9o2l4D/NU2Ahr5Mjq2NsKg7A2dQbTG8Qf/7rylTxf/6+NE/a8vJ9colKF/BwYrp
2qVtCuz3JIDOdK5OJDzivvcINOhzBXyFn+qv3EQJBQ3XE2brGYxKmNHucFrIDxpUcwRlLCTp1WO3
Q9pUb7j6/lnO/r+TlaOZaK2xo5Wt605l+QSYSLXwkA27qEidgQ9tpy4o4EOD/vMVEoO7mzNrFNNW
BAZxuMbVy4aX1p2WITS1/zM1ufKOC+rOm2ApWpEUuUPnj8egbWaJ1NDeMh8BE5ySKPpFdqf1leAk
5/Mkfs22BVSsfOGkf0Rtptq+EoM0hzDrbvSwi5VkTtGrZEm2uzUHlBd4Yd3n8TyZ6PYM+C7TOB3b
N7F1QBkY2ZKGoE72XNH2rs7WAk7Ol5TbK11cvuXBICww96nkDpDfA9GGFP6gGiCaWoadf8/XqX/u
Y2TH4rzQl4QiIlU6V/OnHuj7qmZp6/u5LEcgWTrbXoBcqYgN/d0kARgSnm0ae1ezpWAwItL8Hi2b
4v5eGBF30Kdqkk4Ce7e2t/ZWtUyfvl6d2oKfPj7T97X11+8k6d+h2Q/oNpcXcW5OLENn3qt+zwZ/
D7tvaarjEDuZc5jVvos3NlRL6R2hQffUV5n8E5rQnm5KklgEpBgMC9pfEPpQ9U92tjSmJMQux4Qq
e9D3EHLheuLc22i3o9ochmcpeKLydlbWEFc0LzweM3bqd126ivhdEISzyTJ2Z3JgkGDf1DuqHXG2
lcOJ5+dI2tL1EP18Ygw9alJDxAHbFQIPzuLCft49dGZsx78ittpnpcp1EpSaMNtrizP6vrRHI2gI
a6cNaNAtxLBfjRd621RYzDUBN1EebT6YhUnXBmDWJYPYHi8eT6ohfk5cD2AvPShTKCAipYTxf5Bp
ZIJHsV/zWjFEjwKKNlsTevIfiIwjX2IiWG2z+swHF3U+xeMWg82UB0XM8fkaVVvjvJUISRE+7IGY
C7e2YZbel8/KhPNL9Kg7v/r/7WSw+cOt5RB4iEtm+HiYPM7iuiAhEY9gY3qGsdrOB/nKLW5HSXQd
i6oL9Ghf0t+vp6VPOig4hsmbWtMc3TksxI1VnO4mGpzClXMC9tukNTqxextn3DFgTgR4zS+tePjK
qe5cTLWuN7lM2VIzpcLQenBWUyxFrpnIIj147IWUbGaYsx4xMSeu1TYWb3lNKhp10hXpOL73ERBS
cg7Mt8I37lywiT/E0rJxGkuR6h0QE2qO3MpFJKoqRndUNTZsrNjd0uMV4oLOvCtGWVDIlmVbka6h
hoBOCgTq0VPcEzulHcLPk2i3mI3R36Zj0NxQ78vJPHMz1/oTRdbA+wnZ97Nj+mdxuVNxfmf+MmET
Tv7JSDgpYQsLErKehNNaCv2pbv067KBMZdbgE3fItCDEgLD5TDWJ+BUt8dlRESGoUA0ZJir1/JU3
fKsDP67Ol6S7KhkPUasepVnWiNBmF52TEPn82bfWbxisfQ8Jgw9rWSQlEhKzcwDLlDWBddfQbw4B
+ewsq9bGiRsTPHKvkJg4etY/j5+nZOY5TiSYwJ6su3/6BNlml21pHHi31wCi/LDZid2IqdfvLvtg
RvueHqwKrEjvq76H0X3SAvE2/XF6paTYDH7EsDWCsVuVKg8deqUTx++ns+XTHvkVaM2cMtcrrqbU
b5Wzp0tEjx6BFz8UO5gNlQX9K5/muzgWT1GcBHIzlwurP0g81ZvL+ERv9ek1hM1QIycT0jTbz7me
w2k8CBsgTS9Ai94Em8Wj5Qd81MC4GEoBouFVnLsktbNkN2K6/jNGO7OTL33HJ0TeuqzhPluNmQSj
UFpF/wdSunurwQjOpv6xm2GRALs9U9m9ZB0i4aTrk/fVkotV7G7wGl89D+f0lSpVrXUFssNXf5WV
QY2h3KObNUCMoKFBxjDS1pDn9ofyd0Lswv2bSP0DnBSE3MrOeu2bj9AO9tlkziZ5UnLdPxsSuZrU
1Vt0qQVZymYbXi/sKckxs09qRgXy1C2jjhBzeZPFPsqe7wiKGBuw3U066IH2kP9graY4EpUyIc1y
u/HuKD0MprtzmdK37C3hRrTIlQumyn+Owk1S73c+k97JFItpqVU+MjMEff568CBDRD2V8obu2Q85
Fz0fDJg30y5SN0QuLK4FGbsYBeszvVb6FWrWodWxT47jPKGZa0lsiPMIF0cmYmY3i2V0qNSgXG5P
645uPJEFOc7lSuDZMAeVC555YMyDMCptYMMYoFFwxF34kubcWuCXWtKdb1FpXX9622XIqxM7I0F5
/5FesHxgUAdENE6o5ki9fcJxGHT/sQSeJjB2nlWX7lqC2i1MyKBPtt24xaqUrmyLRGI7ew6Bn6b0
AD148/laHQW0iPDDqQ3YZbpES4mtHtCfkxhVDYlMJtGFoO0EKBQ+JnzhlwEY58qMlyufuk1maF37
PDef5iHyRcf+MvR9Ttd60AIDXA56Id4DJNlDljv7OlG4+i0qOtnREXyxjbLSUWR3DpXdGYcW9isR
JS2wzy1uXcwkWCM2GI+c1nln22xgCdxTVCyNpBzoAcn7FqXNs/FH0SsRBrw6wt4Y0twCLNKgywbq
ZRMMPa0nwQP/8hmFHn02tfhLLjce0AJ3rctyE4nIInwyMTREBs8Tc4dq60vFY1socXXyzDDh7B6+
EZuBXMV+JuHlgshDLnhL7DkYfw0wNCzzRwnCLX4aXjksgL3ywZzH+nPuiTms3KL/4FNBX0efbzK1
IHtXdF56S/udX2l44rxl3OoQf75S7qEnO6MGz3KOcM+P/lUNOOnjXjDN95DeRmg5s+K8Il0FlAKb
9ig7yzXpidBmUUfBJhcdsSeMcCDUmFwf0NRAYCF0aZpldOuPSBVNg6gBwUYwbwtpCxZTfcedNn6x
p6s+QPL9qzJmUjt2ti/OSlBVAyYcYJ0aVyY88Y2eYHzdz7skHWlSbh1xgXaI6sav31mo+sNOtjU6
TQNALQ4KVc6du81ILH3G8lqBUM/Fku7LAGtsRMGaxJnvixB4LEhxBRu8F5QWIcJztkCnQrV45707
GsU8GkE7hs3vCndi/WndT7jewSk0Yhd4Ni5lTWJW4aY/MV0d39PU3/Ol6ADdyNd60co7v7qMdqkR
JttkXdCrpfPPfm0KubxJT12ygz2ut5nO9yIKFyOrYscPoXJIMJkdOOmMt2nSZ69z/BJd5NgWco6E
ih+Wk3mktWhoOATjXYETNsU5G29r4zzQv38yEkSKFY5anH4KWk5u/mJ5ZxPXVoNH8adbTtpOyi0R
yvYmDKeFN0RSOq3CPVNRcddA5q+oXY8EkncjOeM12gWai6MYt+P/68t1xCnHGZfJmb0uLlhzJc/j
H8U29Z7wf51BYJso9AVejsdWHVaFzxpnTbXn0ZsxbVn7iXoKB81Ot8LUUuS3y0hZjzQ+81m9PePB
wrXGJS/oJQNHUwgyUArDIX6TrO+5B0N6H9zagT4Lae2S0yD52YC91FVnOWaIs+uPq6VauwcUvndV
0s8SDAJGCqLjNzeOGhX8hVx01O+z7r830Ckp1GmpKr6NiCtJh1W7PORQKd2TM7EEtMuCtLNnAVjS
/SkPvkUK5nwYWi6r/nBcOI1bphfBjcFhEEYYXOMzccqVvzvW005iG4zDJ9hZwHSD2n51VAcb5sOE
ZpY7e3hnIgEsDkARb4lLIb6gG3QghejU26LI2w10QkSpHA7Mc0RVqEN67VGAcmh9FE51QOp/hLvz
vvHBYLH3g93TASDGVMtwVpMEXeBROdv7ysOHDX1LReJvVatYeOmD7gXg2aP1+cgyvehKzwMBh8Zq
KJ1l2rJ5HQYmVWxk9l9ddDedy2+Hfl5vYmhQef1w7YwQhxN7R593tM2bCFJ7JnBMsNr+jfhshXZb
4TnXM1LZapkzB0RVifYP1DkBehCdzgpMZA4u7yJYC3Ma5DrqOUT5svMNUfqt8THEd4fVuG3AwtHM
NVN4MoiFnta8UbBfOr5XCIniwc1SrkR9r5VLl+JT6f1xJyx1G2/dE8s90SzgYP1JNiVaIWcG5Z9L
B7QEreJfd8HDIAlBT4u7n4OTZEsQKWj/jM9sIhh7ZrTJp9fNvL06VxiySZY51LiIICGrxemi/etR
KXsqGngmg7Tx7OW209lDnZMMWz6ytVlzNWIKT2ZokeQtM2Oe9GSu68w+lEmGtdEYESFzA3EDXf4X
OWsy7EG/IqdL75NK2tEsD5mOZHMpJoLmewH0yKA7L9VSoSx4aRhnegVnKaPz7F7fMdIoKbPWIWEo
s81jkc28UwN/Cvecn/gEdoZxLiKcYvkx3/IVdibr2ymV8ybgIypREvOEI/AgoTFM7cpChEISGMlh
Io/EAWkgCm0yvnu1u7FXL9tPL20fjvmOGnDfzIv+R1AilpX7HsYVyoEMaSIOPd6yQ5pXvZVhpzxZ
bg49AOK7gFXqf1FnI0xmFyjKbKziCD07xM+mF3EDJYWi2ah8BqDmhUGoUQ3fQnM7PYVedbyynpg7
e9oCULtu3TGRhXnwzLm5pKT4S6645PzYYItAV1E+MVjy5wW+fvyROLlIly9rwGeRKetMLgrC5p+9
gzRsXv6c9rGES8ze/fItXxjRVeGrPQph2aTQysw0LEzxjaE0uD+Kxkzvb9i2jVL9DoG6fag3TwT0
cHFV1b69GGpusz0+EXqJVvl7YMEjvIOnvG/3Hw1ictLBqCzkjyndWQ5+//94HBkONE4jmlDuKcak
ioPqNUjtz+Vg5JSLa45kQtOiJuk9pqTMZR7AdJgL8tJ5r/rA/njzrBUooyx7hRqghuFIc927uBbE
pqqy3paaCXcIPfN64Q4TR0bbpK1GqBgj5slxWt4V8oLauzNSY4A27xYJkliGlEzBympdtw+2Dwjb
wG2y8Mp4vRGXrOY9EdCqqshLTZznhz+t1gOej6/iFnXpesMvKFlE29WdjoaasGeb4JYduU1upIxi
kz7AruiFdn+ZCyRRtZ4hWtkWPy16omyZ1X7lZNOvB92jXd9GL9zPad+YD1Nwul4HOJaLk+CjTNU+
n8YT9iIfssFwMbJ4VR0k6N4PJRx77jdW6DRPiy8rodq0FxQJU+gIWHgSR83DXRGj8EifOv39nAVb
r1ZkIuZL7cFa9/hkFM5LLad5idnQWZsUhKy7GXmc+noAPeBpRZ/bIZmrBQnqVOPT3Boz8P6N6t9S
idcNsgRFbJnmFLSu93hBBOLLVpO4XJ9EFM1samemvKp0HxJ2U4E3p6qIp72VBVgpFVwpWvcDvcVf
VL7B3q8xSAYGE3TN5jIwcambOE9ODJGpHusPOSiauiCK0upH69GCvBjg2FF68DMoxP+/OKC20gk5
L/6lAQKMxdqdVt6RjdwDyGaCdw5NxNVVJA1A9xiCD7PN/ZMPX/+Wc9miSUNQzyJG3lXv/UhylsZS
tud8yMVyOD8NsiJtIdzf7htA8Ym47FOS8SZhIVXVNsL0+BSpUrmw0H7Fj1kDSApyXSBkLtN8p40Z
wLnOdp0xFPeIjehioxdthPJVLrvcHF7cdBvbAj/D1kn8CPXNyNyXNd+utpT+XWHhJLA13ZztQHwP
gZR/1EXDn6CgMifwHqcP3QHp61wPqtSB6BxqzBbhP6lCJkAdUYWtHqBuCI3mwg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_noc_tg_pmon_2_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 2;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
