
14_WorkingWithQueues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a98  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08005c68  08005c68  00006c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d58  08005d58  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005d58  08005d58  00006d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d60  08005d60  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d60  08005d60  00006d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d64  08005d64  00006d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005d68  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c1c  20000060  08005dc8  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c7c  08005dc8  00007c7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016dd6  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003368  00000000  00000000  0001de66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001458  00000000  00000000  000211d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd2  00000000  00000000  00022628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003e13  00000000  00000000  000235fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016d60  00000000  00000000  0002740d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db640  00000000  00000000  0003e16d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001197ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005af0  00000000  00000000  001197f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0011f2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005c50 	.word	0x08005c50

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08005c50 	.word	0x08005c50

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
char uart_buf[200];   // buffer for messages



int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af02      	add	r7, sp, #8


	HAL_Init();
 80005f2:	f000 fae7 	bl	8000bc4 <HAL_Init>
	SystemClock_Config();
 80005f6:	f000 f8ab 	bl	8000750 <SystemClock_Config>
	MX_GPIO_Init();
 80005fa:	f000 f933 	bl	8000864 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80005fe:	f000 f907 	bl	8000810 <MX_USART2_UART_Init>

	yearQueue= xQueueCreate(5,sizeof(int32_t));
 8000602:	2200      	movs	r2, #0
 8000604:	2104      	movs	r1, #4
 8000606:	2005      	movs	r0, #5
 8000608:	f002 fbaf 	bl	8002d6a <xQueueGenericCreate>
 800060c:	4603      	mov	r3, r0
 800060e:	4a0d      	ldr	r2, [pc, #52]	@ (8000644 <main+0x58>)
 8000610:	6013      	str	r3, [r2, #0]

	xTaskCreate(SenderTask,
 8000612:	4b0d      	ldr	r3, [pc, #52]	@ (8000648 <main+0x5c>)
 8000614:	9301      	str	r3, [sp, #4]
 8000616:	2301      	movs	r3, #1
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2300      	movs	r3, #0
 800061c:	2264      	movs	r2, #100	@ 0x64
 800061e:	490b      	ldr	r1, [pc, #44]	@ (800064c <main+0x60>)
 8000620:	480b      	ldr	r0, [pc, #44]	@ (8000650 <main+0x64>)
 8000622:	f003 f851 	bl	80036c8 <xTaskCreate>
			100,
			NULL,
			1,
			&sender_handle);

	xTaskCreate(ReceiverTask,
 8000626:	4b0b      	ldr	r3, [pc, #44]	@ (8000654 <main+0x68>)
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2301      	movs	r3, #1
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	2300      	movs	r3, #0
 8000630:	2264      	movs	r2, #100	@ 0x64
 8000632:	4909      	ldr	r1, [pc, #36]	@ (8000658 <main+0x6c>)
 8000634:	4809      	ldr	r0, [pc, #36]	@ (800065c <main+0x70>)
 8000636:	f003 f847 	bl	80036c8 <xTaskCreate>
			NULL,
			1,
			&receiver_handle);


	vTaskStartScheduler();
 800063a:	f003 f98b 	bl	8003954 <vTaskStartScheduler>
	while (1)
 800063e:	bf00      	nop
 8000640:	e7fd      	b.n	800063e <main+0x52>
 8000642:	bf00      	nop
 8000644:	200000cc 	.word	0x200000cc
 8000648:	200000c4 	.word	0x200000c4
 800064c:	08005c68 	.word	0x08005c68
 8000650:	08000661 	.word	0x08000661
 8000654:	200000c8 	.word	0x200000c8
 8000658:	08005c74 	.word	0x08005c74
 800065c:	080006d1 	.word	0x080006d1

08000660 <SenderTask>:
}



void SenderTask(void *pvParameters)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	int32_t value_to_send =2050;
 8000668:	f640 0302 	movw	r3, #2050	@ 0x802
 800066c:	60fb      	str	r3, [r7, #12]
	BaseType_t qStatus;

	int i;
	while(1)
	{
		qStatus=xQueueSend(yearQueue,&value_to_send,0);
 800066e:	4b13      	ldr	r3, [pc, #76]	@ (80006bc <SenderTask+0x5c>)
 8000670:	6818      	ldr	r0, [r3, #0]
 8000672:	f107 010c 	add.w	r1, r7, #12
 8000676:	2300      	movs	r3, #0
 8000678:	2200      	movs	r2, #0
 800067a:	f002 fbd5 	bl	8002e28 <xQueueGenericSend>
 800067e:	6138      	str	r0, [r7, #16]

		if (qStatus != pdPASS)
 8000680:	693b      	ldr	r3, [r7, #16]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d00f      	beq.n	80006a6 <SenderTask+0x46>
		{


	        snprintf(uart_buf, sizeof(uart_buf), "Error :Data could not be sent...\r\n");
 8000686:	4a0e      	ldr	r2, [pc, #56]	@ (80006c0 <SenderTask+0x60>)
 8000688:	21c8      	movs	r1, #200	@ 0xc8
 800068a:	480e      	ldr	r0, [pc, #56]	@ (80006c4 <SenderTask+0x64>)
 800068c:	f004 fe2c 	bl	80052e8 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 8000690:	480c      	ldr	r0, [pc, #48]	@ (80006c4 <SenderTask+0x64>)
 8000692:	f7ff fdbd 	bl	8000210 <strlen>
 8000696:	4603      	mov	r3, r0
 8000698:	b29a      	uxth	r2, r3
 800069a:	f04f 33ff 	mov.w	r3, #4294967295
 800069e:	4909      	ldr	r1, [pc, #36]	@ (80006c4 <SenderTask+0x64>)
 80006a0:	4809      	ldr	r0, [pc, #36]	@ (80006c8 <SenderTask+0x68>)
 80006a2:	f001 fdc7 	bl	8002234 <HAL_UART_Transmit>


		}

		for (i=0;i<100000;i++){}
 80006a6:	2300      	movs	r3, #0
 80006a8:	617b      	str	r3, [r7, #20]
 80006aa:	e002      	b.n	80006b2 <SenderTask+0x52>
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	3301      	adds	r3, #1
 80006b0:	617b      	str	r3, [r7, #20]
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	4a05      	ldr	r2, [pc, #20]	@ (80006cc <SenderTask+0x6c>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	ddf8      	ble.n	80006ac <SenderTask+0x4c>
		qStatus=xQueueSend(yearQueue,&value_to_send,0);
 80006ba:	e7d8      	b.n	800066e <SenderTask+0xe>
 80006bc:	200000cc 	.word	0x200000cc
 80006c0:	08005c84 	.word	0x08005c84
 80006c4:	200000d0 	.word	0x200000d0
 80006c8:	2000007c 	.word	0x2000007c
 80006cc:	0001869f 	.word	0x0001869f

080006d0 <ReceiverTask>:
	}
}
void ReceiverTask(void *pvParameters)

{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]

	int32_t value_to_received ;
	const TickType_t wait_time= pdMS_TO_TICKS(100);
 80006d8:	2364      	movs	r3, #100	@ 0x64
 80006da:	617b      	str	r3, [r7, #20]

	while(1)
	{


		qStatus=xQueueReceive(yearQueue, &value_to_received, wait_time);
 80006dc:	4b17      	ldr	r3, [pc, #92]	@ (800073c <ReceiverTask+0x6c>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f107 010c 	add.w	r1, r7, #12
 80006e4:	697a      	ldr	r2, [r7, #20]
 80006e6:	4618      	mov	r0, r3
 80006e8:	f002 fd3e 	bl	8003168 <xQueueReceive>
 80006ec:	6138      	str	r0, [r7, #16]



		if (qStatus == pdPASS)
 80006ee:	693b      	ldr	r3, [r7, #16]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d111      	bne.n	8000718 <ReceiverTask+0x48>
				{


	        snprintf(uart_buf, sizeof(uart_buf), "The Value Received ID : %ld...\r\n",value_to_received);
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	4a12      	ldr	r2, [pc, #72]	@ (8000740 <ReceiverTask+0x70>)
 80006f8:	21c8      	movs	r1, #200	@ 0xc8
 80006fa:	4812      	ldr	r0, [pc, #72]	@ (8000744 <ReceiverTask+0x74>)
 80006fc:	f004 fdf4 	bl	80052e8 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 8000700:	4810      	ldr	r0, [pc, #64]	@ (8000744 <ReceiverTask+0x74>)
 8000702:	f7ff fd85 	bl	8000210 <strlen>
 8000706:	4603      	mov	r3, r0
 8000708:	b29a      	uxth	r2, r3
 800070a:	f04f 33ff 	mov.w	r3, #4294967295
 800070e:	490d      	ldr	r1, [pc, #52]	@ (8000744 <ReceiverTask+0x74>)
 8000710:	480d      	ldr	r0, [pc, #52]	@ (8000748 <ReceiverTask+0x78>)
 8000712:	f001 fd8f 	bl	8002234 <HAL_UART_Transmit>
 8000716:	e7e1      	b.n	80006dc <ReceiverTask+0xc>

				}

		else
		{
	        snprintf(uart_buf, sizeof(uart_buf), "Error! :Data could not Received...\r\n");
 8000718:	4a0c      	ldr	r2, [pc, #48]	@ (800074c <ReceiverTask+0x7c>)
 800071a:	21c8      	movs	r1, #200	@ 0xc8
 800071c:	4809      	ldr	r0, [pc, #36]	@ (8000744 <ReceiverTask+0x74>)
 800071e:	f004 fde3 	bl	80052e8 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 8000722:	4808      	ldr	r0, [pc, #32]	@ (8000744 <ReceiverTask+0x74>)
 8000724:	f7ff fd74 	bl	8000210 <strlen>
 8000728:	4603      	mov	r3, r0
 800072a:	b29a      	uxth	r2, r3
 800072c:	f04f 33ff 	mov.w	r3, #4294967295
 8000730:	4904      	ldr	r1, [pc, #16]	@ (8000744 <ReceiverTask+0x74>)
 8000732:	4805      	ldr	r0, [pc, #20]	@ (8000748 <ReceiverTask+0x78>)
 8000734:	f001 fd7e 	bl	8002234 <HAL_UART_Transmit>
		qStatus=xQueueReceive(yearQueue, &value_to_received, wait_time);
 8000738:	e7d0      	b.n	80006dc <ReceiverTask+0xc>
 800073a:	bf00      	nop
 800073c:	200000cc 	.word	0x200000cc
 8000740:	08005ca8 	.word	0x08005ca8
 8000744:	200000d0 	.word	0x200000d0
 8000748:	2000007c 	.word	0x2000007c
 800074c:	08005ccc 	.word	0x08005ccc

08000750 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b094      	sub	sp, #80	@ 0x50
 8000754:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 031c 	add.w	r3, r7, #28
 800075a:	2234      	movs	r2, #52	@ 0x34
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f004 fdf8 	bl	8005354 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	f107 0308 	add.w	r3, r7, #8
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000774:	2300      	movs	r3, #0
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	4b23      	ldr	r3, [pc, #140]	@ (8000808 <SystemClock_Config+0xb8>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077c:	4a22      	ldr	r2, [pc, #136]	@ (8000808 <SystemClock_Config+0xb8>)
 800077e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000782:	6413      	str	r3, [r2, #64]	@ 0x40
 8000784:	4b20      	ldr	r3, [pc, #128]	@ (8000808 <SystemClock_Config+0xb8>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800078c:	607b      	str	r3, [r7, #4]
 800078e:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000790:	2300      	movs	r3, #0
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemClock_Config+0xbc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800079c:	4a1b      	ldr	r2, [pc, #108]	@ (800080c <SystemClock_Config+0xbc>)
 800079e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007a2:	6013      	str	r3, [r2, #0]
 80007a4:	4b19      	ldr	r3, [pc, #100]	@ (800080c <SystemClock_Config+0xbc>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007ac:	603b      	str	r3, [r7, #0]
 80007ae:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007b0:	2302      	movs	r3, #2
 80007b2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b4:	2301      	movs	r3, #1
 80007b6:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b8:	2310      	movs	r3, #16
 80007ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007bc:	2300      	movs	r3, #0
 80007be:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c0:	f107 031c 	add.w	r3, r7, #28
 80007c4:	4618      	mov	r0, r3
 80007c6:	f000 ffab 	bl	8001720 <HAL_RCC_OscConfig>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <SystemClock_Config+0x84>
	{
		Error_Handler();
 80007d0:	f000 f874 	bl	80008bc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d4:	230f      	movs	r3, #15
 80007d6:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007d8:	2300      	movs	r3, #0
 80007da:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007e8:	f107 0308 	add.w	r3, r7, #8
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 fca0 	bl	8001134 <HAL_RCC_ClockConfig>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0xae>
	{
		Error_Handler();
 80007fa:	f000 f85f 	bl	80008bc <Error_Handler>
	}
}
 80007fe:	bf00      	nop
 8000800:	3750      	adds	r7, #80	@ 0x50
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800
 800080c:	40007000 	.word	0x40007000

08000810 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000814:	4b11      	ldr	r3, [pc, #68]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 8000816:	4a12      	ldr	r2, [pc, #72]	@ (8000860 <MX_USART2_UART_Init+0x50>)
 8000818:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800081a:	4b10      	ldr	r3, [pc, #64]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 800081c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000820:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000822:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000828:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 800082a:	2200      	movs	r2, #0
 800082c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800082e:	4b0b      	ldr	r3, [pc, #44]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000834:	4b09      	ldr	r3, [pc, #36]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 8000836:	220c      	movs	r2, #12
 8000838:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083a:	4b08      	ldr	r3, [pc, #32]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000840:	4b06      	ldr	r3, [pc, #24]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 8000842:	2200      	movs	r2, #0
 8000844:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000846:	4805      	ldr	r0, [pc, #20]	@ (800085c <MX_USART2_UART_Init+0x4c>)
 8000848:	f001 fca4 	bl	8002194 <HAL_UART_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8000852:	f000 f833 	bl	80008bc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	2000007c 	.word	0x2000007c
 8000860:	40004400 	.word	0x40004400

08000864 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <MX_GPIO_Init+0x30>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	4a08      	ldr	r2, [pc, #32]	@ (8000894 <MX_GPIO_Init+0x30>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6313      	str	r3, [r2, #48]	@ 0x30
 800087a:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <MX_GPIO_Init+0x30>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	40023800 	.word	0x40023800

08000898 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a04      	ldr	r2, [pc, #16]	@ (80008b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d101      	bne.n	80008ae <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 80008aa:	f000 f9ad 	bl	8000c08 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40010000 	.word	0x40010000

080008bc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <Error_Handler+0x8>

080008c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	4b12      	ldr	r3, [pc, #72]	@ (800091c <HAL_MspInit+0x54>)
 80008d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008d6:	4a11      	ldr	r2, [pc, #68]	@ (800091c <HAL_MspInit+0x54>)
 80008d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80008de:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <HAL_MspInit+0x54>)
 80008e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	603b      	str	r3, [r7, #0]
 80008ee:	4b0b      	ldr	r3, [pc, #44]	@ (800091c <HAL_MspInit+0x54>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f2:	4a0a      	ldr	r2, [pc, #40]	@ (800091c <HAL_MspInit+0x54>)
 80008f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80008fa:	4b08      	ldr	r3, [pc, #32]	@ (800091c <HAL_MspInit+0x54>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000906:	2200      	movs	r2, #0
 8000908:	210f      	movs	r1, #15
 800090a:	f06f 0001 	mvn.w	r0, #1
 800090e:	f000 fa53 	bl	8000db8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40023800 	.word	0x40023800

08000920 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08a      	sub	sp, #40	@ 0x28
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]
 8000936:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a19      	ldr	r2, [pc, #100]	@ (80009a4 <HAL_UART_MspInit+0x84>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d12b      	bne.n	800099a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	613b      	str	r3, [r7, #16]
 8000946:	4b18      	ldr	r3, [pc, #96]	@ (80009a8 <HAL_UART_MspInit+0x88>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094a:	4a17      	ldr	r2, [pc, #92]	@ (80009a8 <HAL_UART_MspInit+0x88>)
 800094c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000950:	6413      	str	r3, [r2, #64]	@ 0x40
 8000952:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <HAL_UART_MspInit+0x88>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800095a:	613b      	str	r3, [r7, #16]
 800095c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	4b11      	ldr	r3, [pc, #68]	@ (80009a8 <HAL_UART_MspInit+0x88>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	4a10      	ldr	r2, [pc, #64]	@ (80009a8 <HAL_UART_MspInit+0x88>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	6313      	str	r3, [r2, #48]	@ 0x30
 800096e:	4b0e      	ldr	r3, [pc, #56]	@ (80009a8 <HAL_UART_MspInit+0x88>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800097a:	230c      	movs	r3, #12
 800097c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097e:	2302      	movs	r3, #2
 8000980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000986:	2303      	movs	r3, #3
 8000988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800098a:	2307      	movs	r3, #7
 800098c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098e:	f107 0314 	add.w	r3, r7, #20
 8000992:	4619      	mov	r1, r3
 8000994:	4805      	ldr	r0, [pc, #20]	@ (80009ac <HAL_UART_MspInit+0x8c>)
 8000996:	f000 fa39 	bl	8000e0c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800099a:	bf00      	nop
 800099c:	3728      	adds	r7, #40	@ 0x28
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40004400 	.word	0x40004400
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020000 	.word	0x40020000

080009b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08c      	sub	sp, #48	@ 0x30
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80009bc:	2300      	movs	r3, #0
 80009be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009c0:	2300      	movs	r3, #0
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000a80 <HAL_InitTick+0xd0>)
 80009c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009c8:	4a2d      	ldr	r2, [pc, #180]	@ (8000a80 <HAL_InitTick+0xd0>)
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80009d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a80 <HAL_InitTick+0xd0>)
 80009d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	60bb      	str	r3, [r7, #8]
 80009da:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009dc:	f107 020c 	add.w	r2, r7, #12
 80009e0:	f107 0310 	add.w	r3, r7, #16
 80009e4:	4611      	mov	r1, r2
 80009e6:	4618      	mov	r0, r3
 80009e8:	f000 fcbe 	bl	8001368 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009ec:	f000 fca8 	bl	8001340 <HAL_RCC_GetPCLK2Freq>
 80009f0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009f4:	4a23      	ldr	r2, [pc, #140]	@ (8000a84 <HAL_InitTick+0xd4>)
 80009f6:	fba2 2303 	umull	r2, r3, r2, r3
 80009fa:	0c9b      	lsrs	r3, r3, #18
 80009fc:	3b01      	subs	r3, #1
 80009fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a00:	4b21      	ldr	r3, [pc, #132]	@ (8000a88 <HAL_InitTick+0xd8>)
 8000a02:	4a22      	ldr	r2, [pc, #136]	@ (8000a8c <HAL_InitTick+0xdc>)
 8000a04:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a06:	4b20      	ldr	r3, [pc, #128]	@ (8000a88 <HAL_InitTick+0xd8>)
 8000a08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a0c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8000a88 <HAL_InitTick+0xd8>)
 8000a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a12:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a14:	4b1c      	ldr	r3, [pc, #112]	@ (8000a88 <HAL_InitTick+0xd8>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a88 <HAL_InitTick+0xd8>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a20:	4b19      	ldr	r3, [pc, #100]	@ (8000a88 <HAL_InitTick+0xd8>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a26:	4818      	ldr	r0, [pc, #96]	@ (8000a88 <HAL_InitTick+0xd8>)
 8000a28:	f001 f918 	bl	8001c5c <HAL_TIM_Base_Init>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000a32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d11b      	bne.n	8000a72 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a3a:	4813      	ldr	r0, [pc, #76]	@ (8000a88 <HAL_InitTick+0xd8>)
 8000a3c:	f001 f968 	bl	8001d10 <HAL_TIM_Base_Start_IT>
 8000a40:	4603      	mov	r3, r0
 8000a42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000a46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d111      	bne.n	8000a72 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a4e:	2019      	movs	r0, #25
 8000a50:	f000 f9ce 	bl	8000df0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2b0f      	cmp	r3, #15
 8000a58:	d808      	bhi.n	8000a6c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	6879      	ldr	r1, [r7, #4]
 8000a5e:	2019      	movs	r0, #25
 8000a60:	f000 f9aa 	bl	8000db8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a64:	4a0a      	ldr	r2, [pc, #40]	@ (8000a90 <HAL_InitTick+0xe0>)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	6013      	str	r3, [r2, #0]
 8000a6a:	e002      	b.n	8000a72 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3730      	adds	r7, #48	@ 0x30
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40023800 	.word	0x40023800
 8000a84:	431bde83 	.word	0x431bde83
 8000a88:	20000198 	.word	0x20000198
 8000a8c:	40010000 	.word	0x40010000
 8000a90:	20000004 	.word	0x20000004

08000a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <NMI_Handler+0x4>

08000a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <HardFault_Handler+0x4>

08000aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <MemManage_Handler+0x4>

08000aac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <BusFault_Handler+0x4>

08000ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <UsageFault_Handler+0x4>

08000abc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
	...

08000acc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ad0:	4802      	ldr	r0, [pc, #8]	@ (8000adc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ad2:	f001 f98d 	bl	8001df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000198 	.word	0x20000198

08000ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae8:	4a14      	ldr	r2, [pc, #80]	@ (8000b3c <_sbrk+0x5c>)
 8000aea:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <_sbrk+0x60>)
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000af4:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <_sbrk+0x64>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d102      	bne.n	8000b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000afc:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <_sbrk+0x64>)
 8000afe:	4a12      	ldr	r2, [pc, #72]	@ (8000b48 <_sbrk+0x68>)
 8000b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b02:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4413      	add	r3, r2
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d207      	bcs.n	8000b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b10:	f004 fc28 	bl	8005364 <__errno>
 8000b14:	4603      	mov	r3, r0
 8000b16:	220c      	movs	r2, #12
 8000b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1e:	e009      	b.n	8000b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b20:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <_sbrk+0x64>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b26:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <_sbrk+0x64>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	4a05      	ldr	r2, [pc, #20]	@ (8000b44 <_sbrk+0x64>)
 8000b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b32:	68fb      	ldr	r3, [r7, #12]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20020000 	.word	0x20020000
 8000b40:	00000400 	.word	0x00000400
 8000b44:	200001e0 	.word	0x200001e0
 8000b48:	20004c80 	.word	0x20004c80

08000b4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b50:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <SystemInit+0x20>)
 8000b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b56:	4a05      	ldr	r2, [pc, #20]	@ (8000b6c <SystemInit+0x20>)
 8000b58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	e000ed00 	.word	0xe000ed00

08000b70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
uint32_t suspend_monitor;  ldr   sp, =_estack      /* set stack pointer */
 8000b70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ba8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b74:	f7ff ffea 	bl	8000b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b78:	480c      	ldr	r0, [pc, #48]	@ (8000bac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b7a:	490d      	ldr	r1, [pc, #52]	@ (8000bb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000bb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b80:	e002      	b.n	8000b88 <LoopCopyDataInit>

08000b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b86:	3304      	adds	r3, #4

08000b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b8c:	d3f9      	bcc.n	8000b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b90:	4c0a      	ldr	r4, [pc, #40]	@ (8000bbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b94:	e001      	b.n	8000b9a <LoopFillZerobss>

08000b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b98:	3204      	adds	r2, #4

08000b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b9c:	d3fb      	bcc.n	8000b96 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b9e:	f004 fbe7 	bl	8005370 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ba2:	f7ff fd23 	bl	80005ec <main>
  bx  lr    
 8000ba6:	4770      	bx	lr
uint32_t suspend_monitor;  ldr   sp, =_estack      /* set stack pointer */
 8000ba8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000bb4:	08005d68 	.word	0x08005d68
  ldr r2, =_sbss
 8000bb8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000bbc:	20004c7c 	.word	0x20004c7c

08000bc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bc0:	e7fe      	b.n	8000bc0 <ADC_IRQHandler>
	...

08000bc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <HAL_Init+0x40>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <HAL_Init+0x40>)
 8000bce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c04 <HAL_Init+0x40>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8000c04 <HAL_Init+0x40>)
 8000bda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be0:	4b08      	ldr	r3, [pc, #32]	@ (8000c04 <HAL_Init+0x40>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a07      	ldr	r2, [pc, #28]	@ (8000c04 <HAL_Init+0x40>)
 8000be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bec:	2003      	movs	r0, #3
 8000bee:	f000 f8d8 	bl	8000da2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bf2:	200f      	movs	r0, #15
 8000bf4:	f7ff fedc 	bl	80009b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bf8:	f7ff fe66 	bl	80008c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bfc:	2300      	movs	r3, #0
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40023c00 	.word	0x40023c00

08000c08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <HAL_IncTick+0x20>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <HAL_IncTick+0x24>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4413      	add	r3, r2
 8000c18:	4a04      	ldr	r2, [pc, #16]	@ (8000c2c <HAL_IncTick+0x24>)
 8000c1a:	6013      	str	r3, [r2, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	20000008 	.word	0x20000008
 8000c2c:	200001e4 	.word	0x200001e4

08000c30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  return uwTick;
 8000c34:	4b03      	ldr	r3, [pc, #12]	@ (8000c44 <HAL_GetTick+0x14>)
 8000c36:	681b      	ldr	r3, [r3, #0]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	200001e4 	.word	0x200001e4

08000c48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	f003 0307 	and.w	r3, r3, #7
 8000c56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c58:	4b0c      	ldr	r3, [pc, #48]	@ (8000c8c <__NVIC_SetPriorityGrouping+0x44>)
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c5e:	68ba      	ldr	r2, [r7, #8]
 8000c60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c64:	4013      	ands	r3, r2
 8000c66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c7a:	4a04      	ldr	r2, [pc, #16]	@ (8000c8c <__NVIC_SetPriorityGrouping+0x44>)
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	60d3      	str	r3, [r2, #12]
}
 8000c80:	bf00      	nop
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c94:	4b04      	ldr	r3, [pc, #16]	@ (8000ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	0a1b      	lsrs	r3, r3, #8
 8000c9a:	f003 0307 	and.w	r3, r3, #7
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	db0b      	blt.n	8000cd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	f003 021f 	and.w	r2, r3, #31
 8000cc4:	4907      	ldr	r1, [pc, #28]	@ (8000ce4 <__NVIC_EnableIRQ+0x38>)
 8000cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cca:	095b      	lsrs	r3, r3, #5
 8000ccc:	2001      	movs	r0, #1
 8000cce:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000e100 	.word	0xe000e100

08000ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	db0a      	blt.n	8000d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	490c      	ldr	r1, [pc, #48]	@ (8000d34 <__NVIC_SetPriority+0x4c>)
 8000d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d06:	0112      	lsls	r2, r2, #4
 8000d08:	b2d2      	uxtb	r2, r2
 8000d0a:	440b      	add	r3, r1
 8000d0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d10:	e00a      	b.n	8000d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4908      	ldr	r1, [pc, #32]	@ (8000d38 <__NVIC_SetPriority+0x50>)
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	f003 030f 	and.w	r3, r3, #15
 8000d1e:	3b04      	subs	r3, #4
 8000d20:	0112      	lsls	r2, r2, #4
 8000d22:	b2d2      	uxtb	r2, r2
 8000d24:	440b      	add	r3, r1
 8000d26:	761a      	strb	r2, [r3, #24]
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000e100 	.word	0xe000e100
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b089      	sub	sp, #36	@ 0x24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	f1c3 0307 	rsb	r3, r3, #7
 8000d56:	2b04      	cmp	r3, #4
 8000d58:	bf28      	it	cs
 8000d5a:	2304      	movcs	r3, #4
 8000d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	3304      	adds	r3, #4
 8000d62:	2b06      	cmp	r3, #6
 8000d64:	d902      	bls.n	8000d6c <NVIC_EncodePriority+0x30>
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	3b03      	subs	r3, #3
 8000d6a:	e000      	b.n	8000d6e <NVIC_EncodePriority+0x32>
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d70:	f04f 32ff 	mov.w	r2, #4294967295
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	43da      	mvns	r2, r3
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	401a      	ands	r2, r3
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d84:	f04f 31ff 	mov.w	r1, #4294967295
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8e:	43d9      	mvns	r1, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d94:	4313      	orrs	r3, r2
         );
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3724      	adds	r7, #36	@ 0x24
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b082      	sub	sp, #8
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f7ff ff4c 	bl	8000c48 <__NVIC_SetPriorityGrouping>
}
 8000db0:	bf00      	nop
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	60b9      	str	r1, [r7, #8]
 8000dc2:	607a      	str	r2, [r7, #4]
 8000dc4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dca:	f7ff ff61 	bl	8000c90 <__NVIC_GetPriorityGrouping>
 8000dce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	68b9      	ldr	r1, [r7, #8]
 8000dd4:	6978      	ldr	r0, [r7, #20]
 8000dd6:	f7ff ffb1 	bl	8000d3c <NVIC_EncodePriority>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de0:	4611      	mov	r1, r2
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff ff80 	bl	8000ce8 <__NVIC_SetPriority>
}
 8000de8:	bf00      	nop
 8000dea:	3718      	adds	r7, #24
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff ff54 	bl	8000cac <__NVIC_EnableIRQ>
}
 8000e04:	bf00      	nop
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b089      	sub	sp, #36	@ 0x24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e16:	2300      	movs	r3, #0
 8000e18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e22:	2300      	movs	r3, #0
 8000e24:	61fb      	str	r3, [r7, #28]
 8000e26:	e165      	b.n	80010f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e28:	2201      	movs	r2, #1
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	697a      	ldr	r2, [r7, #20]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	f040 8154 	bne.w	80010ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f003 0303 	and.w	r3, r3, #3
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d005      	beq.n	8000e5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d130      	bne.n	8000ec0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	2203      	movs	r2, #3
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	4013      	ands	r3, r2
 8000e74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	68da      	ldr	r2, [r3, #12]
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e94:	2201      	movs	r2, #1
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	69ba      	ldr	r2, [r7, #24]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	091b      	lsrs	r3, r3, #4
 8000eaa:	f003 0201 	and.w	r2, r3, #1
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f003 0303 	and.w	r3, r3, #3
 8000ec8:	2b03      	cmp	r3, #3
 8000eca:	d017      	beq.n	8000efc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	2203      	movs	r2, #3
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	43db      	mvns	r3, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	689a      	ldr	r2, [r3, #8]
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 0303 	and.w	r3, r3, #3
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d123      	bne.n	8000f50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	08da      	lsrs	r2, r3, #3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	3208      	adds	r2, #8
 8000f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	f003 0307 	and.w	r3, r3, #7
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	220f      	movs	r2, #15
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	691a      	ldr	r2, [r3, #16]
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	08da      	lsrs	r2, r3, #3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3208      	adds	r2, #8
 8000f4a:	69b9      	ldr	r1, [r7, #24]
 8000f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f003 0203 	and.w	r2, r3, #3
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	f000 80ae 	beq.w	80010ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	4b5d      	ldr	r3, [pc, #372]	@ (800110c <HAL_GPIO_Init+0x300>)
 8000f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9a:	4a5c      	ldr	r2, [pc, #368]	@ (800110c <HAL_GPIO_Init+0x300>)
 8000f9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fa0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fa2:	4b5a      	ldr	r3, [pc, #360]	@ (800110c <HAL_GPIO_Init+0x300>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fae:	4a58      	ldr	r2, [pc, #352]	@ (8001110 <HAL_GPIO_Init+0x304>)
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	f003 0303 	and.w	r3, r3, #3
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	220f      	movs	r2, #15
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4f      	ldr	r2, [pc, #316]	@ (8001114 <HAL_GPIO_Init+0x308>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d025      	beq.n	8001026 <HAL_GPIO_Init+0x21a>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a4e      	ldr	r2, [pc, #312]	@ (8001118 <HAL_GPIO_Init+0x30c>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d01f      	beq.n	8001022 <HAL_GPIO_Init+0x216>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a4d      	ldr	r2, [pc, #308]	@ (800111c <HAL_GPIO_Init+0x310>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d019      	beq.n	800101e <HAL_GPIO_Init+0x212>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a4c      	ldr	r2, [pc, #304]	@ (8001120 <HAL_GPIO_Init+0x314>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d013      	beq.n	800101a <HAL_GPIO_Init+0x20e>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a4b      	ldr	r2, [pc, #300]	@ (8001124 <HAL_GPIO_Init+0x318>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d00d      	beq.n	8001016 <HAL_GPIO_Init+0x20a>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a4a      	ldr	r2, [pc, #296]	@ (8001128 <HAL_GPIO_Init+0x31c>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d007      	beq.n	8001012 <HAL_GPIO_Init+0x206>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a49      	ldr	r2, [pc, #292]	@ (800112c <HAL_GPIO_Init+0x320>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d101      	bne.n	800100e <HAL_GPIO_Init+0x202>
 800100a:	2306      	movs	r3, #6
 800100c:	e00c      	b.n	8001028 <HAL_GPIO_Init+0x21c>
 800100e:	2307      	movs	r3, #7
 8001010:	e00a      	b.n	8001028 <HAL_GPIO_Init+0x21c>
 8001012:	2305      	movs	r3, #5
 8001014:	e008      	b.n	8001028 <HAL_GPIO_Init+0x21c>
 8001016:	2304      	movs	r3, #4
 8001018:	e006      	b.n	8001028 <HAL_GPIO_Init+0x21c>
 800101a:	2303      	movs	r3, #3
 800101c:	e004      	b.n	8001028 <HAL_GPIO_Init+0x21c>
 800101e:	2302      	movs	r3, #2
 8001020:	e002      	b.n	8001028 <HAL_GPIO_Init+0x21c>
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <HAL_GPIO_Init+0x21c>
 8001026:	2300      	movs	r3, #0
 8001028:	69fa      	ldr	r2, [r7, #28]
 800102a:	f002 0203 	and.w	r2, r2, #3
 800102e:	0092      	lsls	r2, r2, #2
 8001030:	4093      	lsls	r3, r2
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4313      	orrs	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001038:	4935      	ldr	r1, [pc, #212]	@ (8001110 <HAL_GPIO_Init+0x304>)
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	089b      	lsrs	r3, r3, #2
 800103e:	3302      	adds	r3, #2
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001046:	4b3a      	ldr	r3, [pc, #232]	@ (8001130 <HAL_GPIO_Init+0x324>)
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	43db      	mvns	r3, r3
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	4013      	ands	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d003      	beq.n	800106a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	4313      	orrs	r3, r2
 8001068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800106a:	4a31      	ldr	r2, [pc, #196]	@ (8001130 <HAL_GPIO_Init+0x324>)
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001070:	4b2f      	ldr	r3, [pc, #188]	@ (8001130 <HAL_GPIO_Init+0x324>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	43db      	mvns	r3, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4013      	ands	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001088:	2b00      	cmp	r3, #0
 800108a:	d003      	beq.n	8001094 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	4313      	orrs	r3, r2
 8001092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001094:	4a26      	ldr	r2, [pc, #152]	@ (8001130 <HAL_GPIO_Init+0x324>)
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800109a:	4b25      	ldr	r3, [pc, #148]	@ (8001130 <HAL_GPIO_Init+0x324>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	43db      	mvns	r3, r3
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	4013      	ands	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010be:	4a1c      	ldr	r2, [pc, #112]	@ (8001130 <HAL_GPIO_Init+0x324>)
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001130 <HAL_GPIO_Init+0x324>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	43db      	mvns	r3, r3
 80010ce:	69ba      	ldr	r2, [r7, #24]
 80010d0:	4013      	ands	r3, r2
 80010d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d003      	beq.n	80010e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010e8:	4a11      	ldr	r2, [pc, #68]	@ (8001130 <HAL_GPIO_Init+0x324>)
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	3301      	adds	r3, #1
 80010f2:	61fb      	str	r3, [r7, #28]
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	2b0f      	cmp	r3, #15
 80010f8:	f67f ae96 	bls.w	8000e28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010fc:	bf00      	nop
 80010fe:	bf00      	nop
 8001100:	3724      	adds	r7, #36	@ 0x24
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800
 8001110:	40013800 	.word	0x40013800
 8001114:	40020000 	.word	0x40020000
 8001118:	40020400 	.word	0x40020400
 800111c:	40020800 	.word	0x40020800
 8001120:	40020c00 	.word	0x40020c00
 8001124:	40021000 	.word	0x40021000
 8001128:	40021400 	.word	0x40021400
 800112c:	40021800 	.word	0x40021800
 8001130:	40013c00 	.word	0x40013c00

08001134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d101      	bne.n	8001148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e0cc      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001148:	4b68      	ldr	r3, [pc, #416]	@ (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 030f 	and.w	r3, r3, #15
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	429a      	cmp	r2, r3
 8001154:	d90c      	bls.n	8001170 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001156:	4b65      	ldr	r3, [pc, #404]	@ (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 8001158:	683a      	ldr	r2, [r7, #0]
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800115e:	4b63      	ldr	r3, [pc, #396]	@ (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	429a      	cmp	r2, r3
 800116a:	d001      	beq.n	8001170 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	e0b8      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d020      	beq.n	80011be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0304 	and.w	r3, r3, #4
 8001184:	2b00      	cmp	r3, #0
 8001186:	d005      	beq.n	8001194 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001188:	4b59      	ldr	r3, [pc, #356]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	4a58      	ldr	r2, [pc, #352]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 800118e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001192:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0308 	and.w	r3, r3, #8
 800119c:	2b00      	cmp	r3, #0
 800119e:	d005      	beq.n	80011ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011a0:	4b53      	ldr	r3, [pc, #332]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	4a52      	ldr	r2, [pc, #328]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80011aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011ac:	4b50      	ldr	r3, [pc, #320]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	494d      	ldr	r1, [pc, #308]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011ba:	4313      	orrs	r3, r2
 80011bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d044      	beq.n	8001254 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d107      	bne.n	80011e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011d2:	4b47      	ldr	r3, [pc, #284]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d119      	bne.n	8001212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e07f      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d003      	beq.n	80011f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	d107      	bne.n	8001202 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011f2:	4b3f      	ldr	r3, [pc, #252]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d109      	bne.n	8001212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e06f      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001202:	4b3b      	ldr	r3, [pc, #236]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e067      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001212:	4b37      	ldr	r3, [pc, #220]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f023 0203 	bic.w	r2, r3, #3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	4934      	ldr	r1, [pc, #208]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001220:	4313      	orrs	r3, r2
 8001222:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001224:	f7ff fd04 	bl	8000c30 <HAL_GetTick>
 8001228:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800122a:	e00a      	b.n	8001242 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800122c:	f7ff fd00 	bl	8000c30 <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800123a:	4293      	cmp	r3, r2
 800123c:	d901      	bls.n	8001242 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e04f      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001242:	4b2b      	ldr	r3, [pc, #172]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 020c 	and.w	r2, r3, #12
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	429a      	cmp	r2, r3
 8001252:	d1eb      	bne.n	800122c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001254:	4b25      	ldr	r3, [pc, #148]	@ (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 030f 	and.w	r3, r3, #15
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	d20c      	bcs.n	800127c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001262:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800126a:	4b20      	ldr	r3, [pc, #128]	@ (80012ec <HAL_RCC_ClockConfig+0x1b8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 030f 	and.w	r3, r3, #15
 8001272:	683a      	ldr	r2, [r7, #0]
 8001274:	429a      	cmp	r2, r3
 8001276:	d001      	beq.n	800127c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e032      	b.n	80012e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 0304 	and.w	r3, r3, #4
 8001284:	2b00      	cmp	r3, #0
 8001286:	d008      	beq.n	800129a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001288:	4b19      	ldr	r3, [pc, #100]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	4916      	ldr	r1, [pc, #88]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 8001296:	4313      	orrs	r3, r2
 8001298:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0308 	and.w	r3, r3, #8
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d009      	beq.n	80012ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012a6:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	691b      	ldr	r3, [r3, #16]
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	490e      	ldr	r1, [pc, #56]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80012b6:	4313      	orrs	r3, r2
 80012b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012ba:	f000 f887 	bl	80013cc <HAL_RCC_GetSysClockFreq>
 80012be:	4602      	mov	r2, r0
 80012c0:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <HAL_RCC_ClockConfig+0x1bc>)
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	091b      	lsrs	r3, r3, #4
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	490a      	ldr	r1, [pc, #40]	@ (80012f4 <HAL_RCC_ClockConfig+0x1c0>)
 80012cc:	5ccb      	ldrb	r3, [r1, r3]
 80012ce:	fa22 f303 	lsr.w	r3, r2, r3
 80012d2:	4a09      	ldr	r2, [pc, #36]	@ (80012f8 <HAL_RCC_ClockConfig+0x1c4>)
 80012d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <HAL_RCC_ClockConfig+0x1c8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fb68 	bl	80009b0 <HAL_InitTick>

  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023c00 	.word	0x40023c00
 80012f0:	40023800 	.word	0x40023800
 80012f4:	08005d0c 	.word	0x08005d0c
 80012f8:	20000000 	.word	0x20000000
 80012fc:	20000004 	.word	0x20000004

08001300 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001304:	4b03      	ldr	r3, [pc, #12]	@ (8001314 <HAL_RCC_GetHCLKFreq+0x14>)
 8001306:	681b      	ldr	r3, [r3, #0]
}
 8001308:	4618      	mov	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000000 	.word	0x20000000

08001318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800131c:	f7ff fff0 	bl	8001300 <HAL_RCC_GetHCLKFreq>
 8001320:	4602      	mov	r2, r0
 8001322:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	0a9b      	lsrs	r3, r3, #10
 8001328:	f003 0307 	and.w	r3, r3, #7
 800132c:	4903      	ldr	r1, [pc, #12]	@ (800133c <HAL_RCC_GetPCLK1Freq+0x24>)
 800132e:	5ccb      	ldrb	r3, [r1, r3]
 8001330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001334:	4618      	mov	r0, r3
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40023800 	.word	0x40023800
 800133c:	08005d1c 	.word	0x08005d1c

08001340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001344:	f7ff ffdc 	bl	8001300 <HAL_RCC_GetHCLKFreq>
 8001348:	4602      	mov	r2, r0
 800134a:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <HAL_RCC_GetPCLK2Freq+0x20>)
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	0b5b      	lsrs	r3, r3, #13
 8001350:	f003 0307 	and.w	r3, r3, #7
 8001354:	4903      	ldr	r1, [pc, #12]	@ (8001364 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001356:	5ccb      	ldrb	r3, [r1, r3]
 8001358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800135c:	4618      	mov	r0, r3
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40023800 	.word	0x40023800
 8001364:	08005d1c 	.word	0x08005d1c

08001368 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	220f      	movs	r2, #15
 8001376:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001378:	4b12      	ldr	r3, [pc, #72]	@ (80013c4 <HAL_RCC_GetClockConfig+0x5c>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f003 0203 	and.w	r2, r3, #3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001384:	4b0f      	ldr	r3, [pc, #60]	@ (80013c4 <HAL_RCC_GetClockConfig+0x5c>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <HAL_RCC_GetClockConfig+0x5c>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800139c:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <HAL_RCC_GetClockConfig+0x5c>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	08db      	lsrs	r3, r3, #3
 80013a2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013aa:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <HAL_RCC_GetClockConfig+0x60>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 020f 	and.w	r2, r3, #15
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	601a      	str	r2, [r3, #0]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	40023800 	.word	0x40023800
 80013c8:	40023c00 	.word	0x40023c00

080013cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013d0:	b0a6      	sub	sp, #152	@ 0x98
 80013d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80013da:	2300      	movs	r3, #0
 80013dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013f2:	4bc8      	ldr	r3, [pc, #800]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f003 030c 	and.w	r3, r3, #12
 80013fa:	2b0c      	cmp	r3, #12
 80013fc:	f200 817e 	bhi.w	80016fc <HAL_RCC_GetSysClockFreq+0x330>
 8001400:	a201      	add	r2, pc, #4	@ (adr r2, 8001408 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001406:	bf00      	nop
 8001408:	0800143d 	.word	0x0800143d
 800140c:	080016fd 	.word	0x080016fd
 8001410:	080016fd 	.word	0x080016fd
 8001414:	080016fd 	.word	0x080016fd
 8001418:	08001445 	.word	0x08001445
 800141c:	080016fd 	.word	0x080016fd
 8001420:	080016fd 	.word	0x080016fd
 8001424:	080016fd 	.word	0x080016fd
 8001428:	0800144d 	.word	0x0800144d
 800142c:	080016fd 	.word	0x080016fd
 8001430:	080016fd 	.word	0x080016fd
 8001434:	080016fd 	.word	0x080016fd
 8001438:	080015b7 	.word	0x080015b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800143c:	4bb6      	ldr	r3, [pc, #728]	@ (8001718 <HAL_RCC_GetSysClockFreq+0x34c>)
 800143e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001442:	e15f      	b.n	8001704 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001444:	4bb5      	ldr	r3, [pc, #724]	@ (800171c <HAL_RCC_GetSysClockFreq+0x350>)
 8001446:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800144a:	e15b      	b.n	8001704 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800144c:	4bb1      	ldr	r3, [pc, #708]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001454:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001458:	4bae      	ldr	r3, [pc, #696]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d031      	beq.n	80014c8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001464:	4bab      	ldr	r3, [pc, #684]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	099b      	lsrs	r3, r3, #6
 800146a:	2200      	movs	r2, #0
 800146c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800146e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001470:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001476:	663b      	str	r3, [r7, #96]	@ 0x60
 8001478:	2300      	movs	r3, #0
 800147a:	667b      	str	r3, [r7, #100]	@ 0x64
 800147c:	4ba7      	ldr	r3, [pc, #668]	@ (800171c <HAL_RCC_GetSysClockFreq+0x350>)
 800147e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001482:	462a      	mov	r2, r5
 8001484:	fb03 f202 	mul.w	r2, r3, r2
 8001488:	2300      	movs	r3, #0
 800148a:	4621      	mov	r1, r4
 800148c:	fb01 f303 	mul.w	r3, r1, r3
 8001490:	4413      	add	r3, r2
 8001492:	4aa2      	ldr	r2, [pc, #648]	@ (800171c <HAL_RCC_GetSysClockFreq+0x350>)
 8001494:	4621      	mov	r1, r4
 8001496:	fba1 1202 	umull	r1, r2, r1, r2
 800149a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800149c:	460a      	mov	r2, r1
 800149e:	67ba      	str	r2, [r7, #120]	@ 0x78
 80014a0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80014a2:	4413      	add	r3, r2
 80014a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014aa:	2200      	movs	r2, #0
 80014ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80014ae:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80014b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80014b4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80014b8:	f7fe ff02 	bl	80002c0 <__aeabi_uldivmod>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4613      	mov	r3, r2
 80014c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80014c6:	e064      	b.n	8001592 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014c8:	4b92      	ldr	r3, [pc, #584]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	099b      	lsrs	r3, r3, #6
 80014ce:	2200      	movs	r2, #0
 80014d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80014d2:	657a      	str	r2, [r7, #84]	@ 0x54
 80014d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80014d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80014dc:	2300      	movs	r3, #0
 80014de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80014e0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80014e4:	4622      	mov	r2, r4
 80014e6:	462b      	mov	r3, r5
 80014e8:	f04f 0000 	mov.w	r0, #0
 80014ec:	f04f 0100 	mov.w	r1, #0
 80014f0:	0159      	lsls	r1, r3, #5
 80014f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014f6:	0150      	lsls	r0, r2, #5
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4621      	mov	r1, r4
 80014fe:	1a51      	subs	r1, r2, r1
 8001500:	6139      	str	r1, [r7, #16]
 8001502:	4629      	mov	r1, r5
 8001504:	eb63 0301 	sbc.w	r3, r3, r1
 8001508:	617b      	str	r3, [r7, #20]
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001516:	4659      	mov	r1, fp
 8001518:	018b      	lsls	r3, r1, #6
 800151a:	4651      	mov	r1, sl
 800151c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001520:	4651      	mov	r1, sl
 8001522:	018a      	lsls	r2, r1, #6
 8001524:	4651      	mov	r1, sl
 8001526:	ebb2 0801 	subs.w	r8, r2, r1
 800152a:	4659      	mov	r1, fp
 800152c:	eb63 0901 	sbc.w	r9, r3, r1
 8001530:	f04f 0200 	mov.w	r2, #0
 8001534:	f04f 0300 	mov.w	r3, #0
 8001538:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800153c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001540:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001544:	4690      	mov	r8, r2
 8001546:	4699      	mov	r9, r3
 8001548:	4623      	mov	r3, r4
 800154a:	eb18 0303 	adds.w	r3, r8, r3
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	462b      	mov	r3, r5
 8001552:	eb49 0303 	adc.w	r3, r9, r3
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	f04f 0200 	mov.w	r2, #0
 800155c:	f04f 0300 	mov.w	r3, #0
 8001560:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001564:	4629      	mov	r1, r5
 8001566:	028b      	lsls	r3, r1, #10
 8001568:	4621      	mov	r1, r4
 800156a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800156e:	4621      	mov	r1, r4
 8001570:	028a      	lsls	r2, r1, #10
 8001572:	4610      	mov	r0, r2
 8001574:	4619      	mov	r1, r3
 8001576:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800157a:	2200      	movs	r2, #0
 800157c:	643b      	str	r3, [r7, #64]	@ 0x40
 800157e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001580:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001584:	f7fe fe9c 	bl	80002c0 <__aeabi_uldivmod>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4613      	mov	r3, r2
 800158e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001592:	4b60      	ldr	r3, [pc, #384]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	0c1b      	lsrs	r3, r3, #16
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	3301      	adds	r3, #1
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80015a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80015a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80015b4:	e0a6      	b.n	8001704 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015b6:	4b57      	ldr	r3, [pc, #348]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015c2:	4b54      	ldr	r3, [pc, #336]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d02a      	beq.n	8001624 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015ce:	4b51      	ldr	r3, [pc, #324]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	099b      	lsrs	r3, r3, #6
 80015d4:	2200      	movs	r2, #0
 80015d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80015d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80015da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80015e0:	2100      	movs	r1, #0
 80015e2:	4b4e      	ldr	r3, [pc, #312]	@ (800171c <HAL_RCC_GetSysClockFreq+0x350>)
 80015e4:	fb03 f201 	mul.w	r2, r3, r1
 80015e8:	2300      	movs	r3, #0
 80015ea:	fb00 f303 	mul.w	r3, r0, r3
 80015ee:	4413      	add	r3, r2
 80015f0:	4a4a      	ldr	r2, [pc, #296]	@ (800171c <HAL_RCC_GetSysClockFreq+0x350>)
 80015f2:	fba0 1202 	umull	r1, r2, r0, r2
 80015f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80015f8:	460a      	mov	r2, r1
 80015fa:	673a      	str	r2, [r7, #112]	@ 0x70
 80015fc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80015fe:	4413      	add	r3, r2
 8001600:	677b      	str	r3, [r7, #116]	@ 0x74
 8001602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001606:	2200      	movs	r2, #0
 8001608:	633b      	str	r3, [r7, #48]	@ 0x30
 800160a:	637a      	str	r2, [r7, #52]	@ 0x34
 800160c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001610:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001614:	f7fe fe54 	bl	80002c0 <__aeabi_uldivmod>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4613      	mov	r3, r2
 800161e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001622:	e05b      	b.n	80016dc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001624:	4b3b      	ldr	r3, [pc, #236]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	099b      	lsrs	r3, r3, #6
 800162a:	2200      	movs	r2, #0
 800162c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800162e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001636:	623b      	str	r3, [r7, #32]
 8001638:	2300      	movs	r3, #0
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
 800163c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001640:	4642      	mov	r2, r8
 8001642:	464b      	mov	r3, r9
 8001644:	f04f 0000 	mov.w	r0, #0
 8001648:	f04f 0100 	mov.w	r1, #0
 800164c:	0159      	lsls	r1, r3, #5
 800164e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001652:	0150      	lsls	r0, r2, #5
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4641      	mov	r1, r8
 800165a:	ebb2 0a01 	subs.w	sl, r2, r1
 800165e:	4649      	mov	r1, r9
 8001660:	eb63 0b01 	sbc.w	fp, r3, r1
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	f04f 0300 	mov.w	r3, #0
 800166c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001670:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001674:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001678:	ebb2 040a 	subs.w	r4, r2, sl
 800167c:	eb63 050b 	sbc.w	r5, r3, fp
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	f04f 0300 	mov.w	r3, #0
 8001688:	00eb      	lsls	r3, r5, #3
 800168a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800168e:	00e2      	lsls	r2, r4, #3
 8001690:	4614      	mov	r4, r2
 8001692:	461d      	mov	r5, r3
 8001694:	4643      	mov	r3, r8
 8001696:	18e3      	adds	r3, r4, r3
 8001698:	603b      	str	r3, [r7, #0]
 800169a:	464b      	mov	r3, r9
 800169c:	eb45 0303 	adc.w	r3, r5, r3
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	f04f 0300 	mov.w	r3, #0
 80016aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80016ae:	4629      	mov	r1, r5
 80016b0:	028b      	lsls	r3, r1, #10
 80016b2:	4621      	mov	r1, r4
 80016b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80016b8:	4621      	mov	r1, r4
 80016ba:	028a      	lsls	r2, r1, #10
 80016bc:	4610      	mov	r0, r2
 80016be:	4619      	mov	r1, r3
 80016c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016c4:	2200      	movs	r2, #0
 80016c6:	61bb      	str	r3, [r7, #24]
 80016c8:	61fa      	str	r2, [r7, #28]
 80016ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016ce:	f7fe fdf7 	bl	80002c0 <__aeabi_uldivmod>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4613      	mov	r3, r2
 80016d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80016dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001714 <HAL_RCC_GetSysClockFreq+0x348>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	0f1b      	lsrs	r3, r3, #28
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80016ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80016ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80016f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80016fa:	e003      	b.n	8001704 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80016fc:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <HAL_RCC_GetSysClockFreq+0x34c>)
 80016fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001702:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001704:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8001708:	4618      	mov	r0, r3
 800170a:	3798      	adds	r7, #152	@ 0x98
 800170c:	46bd      	mov	sp, r7
 800170e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800
 8001718:	00f42400 	.word	0x00f42400
 800171c:	017d7840 	.word	0x017d7840

08001720 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e28d      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	2b00      	cmp	r3, #0
 800173c:	f000 8083 	beq.w	8001846 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001740:	4b94      	ldr	r3, [pc, #592]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f003 030c 	and.w	r3, r3, #12
 8001748:	2b04      	cmp	r3, #4
 800174a:	d019      	beq.n	8001780 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800174c:	4b91      	ldr	r3, [pc, #580]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f003 030c 	and.w	r3, r3, #12
        || \
 8001754:	2b08      	cmp	r3, #8
 8001756:	d106      	bne.n	8001766 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001758:	4b8e      	ldr	r3, [pc, #568]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001760:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001764:	d00c      	beq.n	8001780 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001766:	4b8b      	ldr	r3, [pc, #556]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800176e:	2b0c      	cmp	r3, #12
 8001770:	d112      	bne.n	8001798 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001772:	4b88      	ldr	r3, [pc, #544]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800177a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800177e:	d10b      	bne.n	8001798 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001780:	4b84      	ldr	r3, [pc, #528]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d05b      	beq.n	8001844 <HAL_RCC_OscConfig+0x124>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d157      	bne.n	8001844 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e25a      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a0:	d106      	bne.n	80017b0 <HAL_RCC_OscConfig+0x90>
 80017a2:	4b7c      	ldr	r3, [pc, #496]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a7b      	ldr	r2, [pc, #492]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ac:	6013      	str	r3, [r2, #0]
 80017ae:	e01d      	b.n	80017ec <HAL_RCC_OscConfig+0xcc>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017b8:	d10c      	bne.n	80017d4 <HAL_RCC_OscConfig+0xb4>
 80017ba:	4b76      	ldr	r3, [pc, #472]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a75      	ldr	r2, [pc, #468]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	4b73      	ldr	r3, [pc, #460]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a72      	ldr	r2, [pc, #456]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	e00b      	b.n	80017ec <HAL_RCC_OscConfig+0xcc>
 80017d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a6e      	ldr	r2, [pc, #440]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017de:	6013      	str	r3, [r2, #0]
 80017e0:	4b6c      	ldr	r3, [pc, #432]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a6b      	ldr	r2, [pc, #428]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80017e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d013      	beq.n	800181c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f4:	f7ff fa1c 	bl	8000c30 <HAL_GetTick>
 80017f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017fa:	e008      	b.n	800180e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017fc:	f7ff fa18 	bl	8000c30 <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	2b64      	cmp	r3, #100	@ 0x64
 8001808:	d901      	bls.n	800180e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e21f      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180e:	4b61      	ldr	r3, [pc, #388]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d0f0      	beq.n	80017fc <HAL_RCC_OscConfig+0xdc>
 800181a:	e014      	b.n	8001846 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181c:	f7ff fa08 	bl	8000c30 <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001824:	f7ff fa04 	bl	8000c30 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b64      	cmp	r3, #100	@ 0x64
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e20b      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001836:	4b57      	ldr	r3, [pc, #348]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f0      	bne.n	8001824 <HAL_RCC_OscConfig+0x104>
 8001842:	e000      	b.n	8001846 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001844:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d06f      	beq.n	8001932 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001852:	4b50      	ldr	r3, [pc, #320]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f003 030c 	and.w	r3, r3, #12
 800185a:	2b00      	cmp	r3, #0
 800185c:	d017      	beq.n	800188e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800185e:	4b4d      	ldr	r3, [pc, #308]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 030c 	and.w	r3, r3, #12
        || \
 8001866:	2b08      	cmp	r3, #8
 8001868:	d105      	bne.n	8001876 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800186a:	4b4a      	ldr	r3, [pc, #296]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00b      	beq.n	800188e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001876:	4b47      	ldr	r3, [pc, #284]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800187e:	2b0c      	cmp	r3, #12
 8001880:	d11c      	bne.n	80018bc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001882:	4b44      	ldr	r3, [pc, #272]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d116      	bne.n	80018bc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800188e:	4b41      	ldr	r3, [pc, #260]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d005      	beq.n	80018a6 <HAL_RCC_OscConfig+0x186>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d001      	beq.n	80018a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e1d3      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	4937      	ldr	r1, [pc, #220]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ba:	e03a      	b.n	8001932 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d020      	beq.n	8001906 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018c4:	4b34      	ldr	r3, [pc, #208]	@ (8001998 <HAL_RCC_OscConfig+0x278>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ca:	f7ff f9b1 	bl	8000c30 <HAL_GetTick>
 80018ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d0:	e008      	b.n	80018e4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018d2:	f7ff f9ad 	bl	8000c30 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e1b4      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0302 	and.w	r3, r3, #2
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d0f0      	beq.n	80018d2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f0:	4b28      	ldr	r3, [pc, #160]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	4925      	ldr	r1, [pc, #148]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001900:	4313      	orrs	r3, r2
 8001902:	600b      	str	r3, [r1, #0]
 8001904:	e015      	b.n	8001932 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001906:	4b24      	ldr	r3, [pc, #144]	@ (8001998 <HAL_RCC_OscConfig+0x278>)
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800190c:	f7ff f990 	bl	8000c30 <HAL_GetTick>
 8001910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001914:	f7ff f98c 	bl	8000c30 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b02      	cmp	r3, #2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e193      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001926:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1f0      	bne.n	8001914 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0308 	and.w	r3, r3, #8
 800193a:	2b00      	cmp	r3, #0
 800193c:	d036      	beq.n	80019ac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d016      	beq.n	8001974 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001946:	4b15      	ldr	r3, [pc, #84]	@ (800199c <HAL_RCC_OscConfig+0x27c>)
 8001948:	2201      	movs	r2, #1
 800194a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800194c:	f7ff f970 	bl	8000c30 <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001954:	f7ff f96c 	bl	8000c30 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e173      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001966:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <HAL_RCC_OscConfig+0x274>)
 8001968:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d0f0      	beq.n	8001954 <HAL_RCC_OscConfig+0x234>
 8001972:	e01b      	b.n	80019ac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001974:	4b09      	ldr	r3, [pc, #36]	@ (800199c <HAL_RCC_OscConfig+0x27c>)
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800197a:	f7ff f959 	bl	8000c30 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001980:	e00e      	b.n	80019a0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001982:	f7ff f955 	bl	8000c30 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d907      	bls.n	80019a0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e15c      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
 8001994:	40023800 	.word	0x40023800
 8001998:	42470000 	.word	0x42470000
 800199c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a0:	4b8a      	ldr	r3, [pc, #552]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 80019a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d1ea      	bne.n	8001982 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0304 	and.w	r3, r3, #4
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f000 8097 	beq.w	8001ae8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ba:	2300      	movs	r3, #0
 80019bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019be:	4b83      	ldr	r3, [pc, #524]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d10f      	bne.n	80019ea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	4b7f      	ldr	r3, [pc, #508]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d2:	4a7e      	ldr	r2, [pc, #504]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 80019d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019da:	4b7c      	ldr	r3, [pc, #496]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 80019dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019e6:	2301      	movs	r3, #1
 80019e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ea:	4b79      	ldr	r3, [pc, #484]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b0>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d118      	bne.n	8001a28 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019f6:	4b76      	ldr	r3, [pc, #472]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b0>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a75      	ldr	r2, [pc, #468]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b0>)
 80019fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a02:	f7ff f915 	bl	8000c30 <HAL_GetTick>
 8001a06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a0a:	f7ff f911 	bl	8000c30 <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e118      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1c:	4b6c      	ldr	r3, [pc, #432]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b0>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0f0      	beq.n	8001a0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d106      	bne.n	8001a3e <HAL_RCC_OscConfig+0x31e>
 8001a30:	4b66      	ldr	r3, [pc, #408]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a34:	4a65      	ldr	r2, [pc, #404]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a3c:	e01c      	b.n	8001a78 <HAL_RCC_OscConfig+0x358>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	2b05      	cmp	r3, #5
 8001a44:	d10c      	bne.n	8001a60 <HAL_RCC_OscConfig+0x340>
 8001a46:	4b61      	ldr	r3, [pc, #388]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a4a:	4a60      	ldr	r2, [pc, #384]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a4c:	f043 0304 	orr.w	r3, r3, #4
 8001a50:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a52:	4b5e      	ldr	r3, [pc, #376]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a56:	4a5d      	ldr	r2, [pc, #372]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a5e:	e00b      	b.n	8001a78 <HAL_RCC_OscConfig+0x358>
 8001a60:	4b5a      	ldr	r3, [pc, #360]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a64:	4a59      	ldr	r2, [pc, #356]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a66:	f023 0301 	bic.w	r3, r3, #1
 8001a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a6c:	4b57      	ldr	r3, [pc, #348]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a70:	4a56      	ldr	r2, [pc, #344]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001a72:	f023 0304 	bic.w	r3, r3, #4
 8001a76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d015      	beq.n	8001aac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a80:	f7ff f8d6 	bl	8000c30 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a86:	e00a      	b.n	8001a9e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a88:	f7ff f8d2 	bl	8000c30 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e0d7      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a9e:	4b4b      	ldr	r3, [pc, #300]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d0ee      	beq.n	8001a88 <HAL_RCC_OscConfig+0x368>
 8001aaa:	e014      	b.n	8001ad6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aac:	f7ff f8c0 	bl	8000c30 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ab2:	e00a      	b.n	8001aca <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ab4:	f7ff f8bc 	bl	8000c30 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e0c1      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aca:	4b40      	ldr	r3, [pc, #256]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d1ee      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ad6:	7dfb      	ldrb	r3, [r7, #23]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d105      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001adc:	4b3b      	ldr	r3, [pc, #236]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae0:	4a3a      	ldr	r2, [pc, #232]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001ae2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ae6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f000 80ad 	beq.w	8001c4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001af2:	4b36      	ldr	r3, [pc, #216]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d060      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d145      	bne.n	8001b92 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b06:	4b33      	ldr	r3, [pc, #204]	@ (8001bd4 <HAL_RCC_OscConfig+0x4b4>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0c:	f7ff f890 	bl	8000c30 <HAL_GetTick>
 8001b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b14:	f7ff f88c 	bl	8000c30 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e093      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b26:	4b29      	ldr	r3, [pc, #164]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f0      	bne.n	8001b14 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	69da      	ldr	r2, [r3, #28]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b40:	019b      	lsls	r3, r3, #6
 8001b42:	431a      	orrs	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b48:	085b      	lsrs	r3, r3, #1
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	041b      	lsls	r3, r3, #16
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b54:	061b      	lsls	r3, r3, #24
 8001b56:	431a      	orrs	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5c:	071b      	lsls	r3, r3, #28
 8001b5e:	491b      	ldr	r1, [pc, #108]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001b60:	4313      	orrs	r3, r2
 8001b62:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b64:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd4 <HAL_RCC_OscConfig+0x4b4>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6a:	f7ff f861 	bl	8000c30 <HAL_GetTick>
 8001b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b70:	e008      	b.n	8001b84 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b72:	f7ff f85d 	bl	8000c30 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e064      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b84:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0f0      	beq.n	8001b72 <HAL_RCC_OscConfig+0x452>
 8001b90:	e05c      	b.n	8001c4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b92:	4b10      	ldr	r3, [pc, #64]	@ (8001bd4 <HAL_RCC_OscConfig+0x4b4>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b98:	f7ff f84a 	bl	8000c30 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba0:	f7ff f846 	bl	8000c30 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e04d      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bb2:	4b06      	ldr	r3, [pc, #24]	@ (8001bcc <HAL_RCC_OscConfig+0x4ac>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d1f0      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x480>
 8001bbe:	e045      	b.n	8001c4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d107      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e040      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	40007000 	.word	0x40007000
 8001bd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c58 <HAL_RCC_OscConfig+0x538>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d030      	beq.n	8001c48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d129      	bne.n	8001c48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d122      	bne.n	8001c48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c02:	68fa      	ldr	r2, [r7, #12]
 8001c04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c08:	4013      	ands	r3, r2
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d119      	bne.n	8001c48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c1e:	085b      	lsrs	r3, r3, #1
 8001c20:	3b01      	subs	r3, #1
 8001c22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d10f      	bne.n	8001c48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d107      	bne.n	8001c48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d001      	beq.n	8001c4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e000      	b.n	8001c4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40023800 	.word	0x40023800

08001c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e041      	b.n	8001cf2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d106      	bne.n	8001c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f839 	bl	8001cfa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3304      	adds	r3, #4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	f000 f9c0 	bl	8002020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
	...

08001d10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d001      	beq.n	8001d28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e04e      	b.n	8001dc6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f042 0201 	orr.w	r2, r2, #1
 8001d3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a23      	ldr	r2, [pc, #140]	@ (8001dd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d022      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d52:	d01d      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d018      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a1e      	ldr	r2, [pc, #120]	@ (8001ddc <HAL_TIM_Base_Start_IT+0xcc>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d013      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d00e      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1b      	ldr	r2, [pc, #108]	@ (8001de4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d009      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a19      	ldr	r2, [pc, #100]	@ (8001de8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d004      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a18      	ldr	r2, [pc, #96]	@ (8001dec <HAL_TIM_Base_Start_IT+0xdc>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d111      	bne.n	8001db4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d010      	beq.n	8001dc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f042 0201 	orr.w	r2, r2, #1
 8001db0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001db2:	e007      	b.n	8001dc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40010000 	.word	0x40010000
 8001dd8:	40000400 	.word	0x40000400
 8001ddc:	40000800 	.word	0x40000800
 8001de0:	40000c00 	.word	0x40000c00
 8001de4:	40010400 	.word	0x40010400
 8001de8:	40014000 	.word	0x40014000
 8001dec:	40001800 	.word	0x40001800

08001df0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d020      	beq.n	8001e54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d01b      	beq.n	8001e54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f06f 0202 	mvn.w	r2, #2
 8001e24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 f8d2 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001e40:	e005      	b.n	8001e4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f8c4 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 f8d5 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d020      	beq.n	8001ea0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d01b      	beq.n	8001ea0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f06f 0204 	mvn.w	r2, #4
 8001e70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2202      	movs	r2, #2
 8001e76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 f8ac 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001e8c:	e005      	b.n	8001e9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f89e 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f8af 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	f003 0308 	and.w	r3, r3, #8
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d020      	beq.n	8001eec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f003 0308 	and.w	r3, r3, #8
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d01b      	beq.n	8001eec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f06f 0208 	mvn.w	r2, #8
 8001ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	f003 0303 	and.w	r3, r3, #3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f886 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001ed8:	e005      	b.n	8001ee6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f878 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f000 f889 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	f003 0310 	and.w	r3, r3, #16
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d020      	beq.n	8001f38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d01b      	beq.n	8001f38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0210 	mvn.w	r2, #16
 8001f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2208      	movs	r2, #8
 8001f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f860 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001f24:	e005      	b.n	8001f32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f852 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f863 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00c      	beq.n	8001f5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d007      	beq.n	8001f5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f06f 0201 	mvn.w	r2, #1
 8001f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7fe fc9e 	bl	8000898 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00c      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d007      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f900 	bl	8002180 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00c      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 f834 	bl	800200c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00c      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f003 0320 	and.w	r3, r3, #32
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d007      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0220 	mvn.w	r2, #32
 8001fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f8d2 	bl	800216c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fc8:	bf00      	nop
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a43      	ldr	r2, [pc, #268]	@ (8002140 <TIM_Base_SetConfig+0x120>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d013      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800203e:	d00f      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a40      	ldr	r2, [pc, #256]	@ (8002144 <TIM_Base_SetConfig+0x124>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d00b      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a3f      	ldr	r2, [pc, #252]	@ (8002148 <TIM_Base_SetConfig+0x128>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d007      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a3e      	ldr	r2, [pc, #248]	@ (800214c <TIM_Base_SetConfig+0x12c>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d003      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a3d      	ldr	r2, [pc, #244]	@ (8002150 <TIM_Base_SetConfig+0x130>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d108      	bne.n	8002072 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	4313      	orrs	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a32      	ldr	r2, [pc, #200]	@ (8002140 <TIM_Base_SetConfig+0x120>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d02b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002080:	d027      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a2f      	ldr	r2, [pc, #188]	@ (8002144 <TIM_Base_SetConfig+0x124>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d023      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a2e      	ldr	r2, [pc, #184]	@ (8002148 <TIM_Base_SetConfig+0x128>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d01f      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a2d      	ldr	r2, [pc, #180]	@ (800214c <TIM_Base_SetConfig+0x12c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d01b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a2c      	ldr	r2, [pc, #176]	@ (8002150 <TIM_Base_SetConfig+0x130>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d017      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a2b      	ldr	r2, [pc, #172]	@ (8002154 <TIM_Base_SetConfig+0x134>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d013      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002158 <TIM_Base_SetConfig+0x138>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d00f      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a29      	ldr	r2, [pc, #164]	@ (800215c <TIM_Base_SetConfig+0x13c>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d00b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a28      	ldr	r2, [pc, #160]	@ (8002160 <TIM_Base_SetConfig+0x140>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d007      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a27      	ldr	r2, [pc, #156]	@ (8002164 <TIM_Base_SetConfig+0x144>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d003      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a26      	ldr	r2, [pc, #152]	@ (8002168 <TIM_Base_SetConfig+0x148>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d108      	bne.n	80020e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a0e      	ldr	r2, [pc, #56]	@ (8002140 <TIM_Base_SetConfig+0x120>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d003      	beq.n	8002112 <TIM_Base_SetConfig+0xf2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a10      	ldr	r2, [pc, #64]	@ (8002150 <TIM_Base_SetConfig+0x130>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d103      	bne.n	800211a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	691a      	ldr	r2, [r3, #16]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f043 0204 	orr.w	r2, r3, #4
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	601a      	str	r2, [r3, #0]
}
 8002132:	bf00      	nop
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	40010000 	.word	0x40010000
 8002144:	40000400 	.word	0x40000400
 8002148:	40000800 	.word	0x40000800
 800214c:	40000c00 	.word	0x40000c00
 8002150:	40010400 	.word	0x40010400
 8002154:	40014000 	.word	0x40014000
 8002158:	40014400 	.word	0x40014400
 800215c:	40014800 	.word	0x40014800
 8002160:	40001800 	.word	0x40001800
 8002164:	40001c00 	.word	0x40001c00
 8002168:	40002000 	.word	0x40002000

0800216c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e042      	b.n	800222c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d106      	bne.n	80021c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7fe fbb0 	bl	8000920 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2224      	movs	r2, #36	@ 0x24
 80021c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 f973 	bl	80024c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	695a      	ldr	r2, [r3, #20]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800220c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2220      	movs	r2, #32
 8002218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2220      	movs	r2, #32
 8002220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	@ 0x28
 8002238:	af02      	add	r7, sp, #8
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	603b      	str	r3, [r7, #0]
 8002240:	4613      	mov	r3, r2
 8002242:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b20      	cmp	r3, #32
 8002252:	d175      	bne.n	8002340 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d002      	beq.n	8002260 <HAL_UART_Transmit+0x2c>
 800225a:	88fb      	ldrh	r3, [r7, #6]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e06e      	b.n	8002342 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2221      	movs	r2, #33	@ 0x21
 800226e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002272:	f7fe fcdd 	bl	8000c30 <HAL_GetTick>
 8002276:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	88fa      	ldrh	r2, [r7, #6]
 800227c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	88fa      	ldrh	r2, [r7, #6]
 8002282:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800228c:	d108      	bne.n	80022a0 <HAL_UART_Transmit+0x6c>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d104      	bne.n	80022a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	61bb      	str	r3, [r7, #24]
 800229e:	e003      	b.n	80022a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022a8:	e02e      	b.n	8002308 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	2200      	movs	r2, #0
 80022b2:	2180      	movs	r1, #128	@ 0x80
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 f848 	bl	800234a <UART_WaitOnFlagUntilTimeout>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d005      	beq.n	80022cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2220      	movs	r2, #32
 80022c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e03a      	b.n	8002342 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10b      	bne.n	80022ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	461a      	mov	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	3302      	adds	r3, #2
 80022e6:	61bb      	str	r3, [r7, #24]
 80022e8:	e007      	b.n	80022fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	781a      	ldrb	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	3301      	adds	r3, #1
 80022f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022fe:	b29b      	uxth	r3, r3
 8002300:	3b01      	subs	r3, #1
 8002302:	b29a      	uxth	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800230c:	b29b      	uxth	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1cb      	bne.n	80022aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	2200      	movs	r2, #0
 800231a:	2140      	movs	r1, #64	@ 0x40
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 f814 	bl	800234a <UART_WaitOnFlagUntilTimeout>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2220      	movs	r2, #32
 800232c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e006      	b.n	8002342 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	e000      	b.n	8002342 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002340:	2302      	movs	r3, #2
  }
}
 8002342:	4618      	mov	r0, r3
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	60f8      	str	r0, [r7, #12]
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	603b      	str	r3, [r7, #0]
 8002356:	4613      	mov	r3, r2
 8002358:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800235a:	e03b      	b.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002362:	d037      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002364:	f7fe fc64 	bl	8000c30 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	6a3a      	ldr	r2, [r7, #32]
 8002370:	429a      	cmp	r2, r3
 8002372:	d302      	bcc.n	800237a <UART_WaitOnFlagUntilTimeout+0x30>
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e03a      	b.n	80023f4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	2b00      	cmp	r3, #0
 800238a:	d023      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b80      	cmp	r3, #128	@ 0x80
 8002390:	d020      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	2b40      	cmp	r3, #64	@ 0x40
 8002396:	d01d      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	2b08      	cmp	r3, #8
 80023a4:	d116      	bne.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f000 f81d 	bl	80023fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2208      	movs	r2, #8
 80023c6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e00f      	b.n	80023f4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	4013      	ands	r3, r2
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	bf0c      	ite	eq
 80023e4:	2301      	moveq	r3, #1
 80023e6:	2300      	movne	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	461a      	mov	r2, r3
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d0b4      	beq.n	800235c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b095      	sub	sp, #84	@ 0x54
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	330c      	adds	r3, #12
 800240a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800240c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800240e:	e853 3f00 	ldrex	r3, [r3]
 8002412:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002416:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800241a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	330c      	adds	r3, #12
 8002422:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002424:	643a      	str	r2, [r7, #64]	@ 0x40
 8002426:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002428:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800242a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800242c:	e841 2300 	strex	r3, r2, [r1]
 8002430:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1e5      	bne.n	8002404 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	3314      	adds	r3, #20
 800243e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002440:	6a3b      	ldr	r3, [r7, #32]
 8002442:	e853 3f00 	ldrex	r3, [r3]
 8002446:	61fb      	str	r3, [r7, #28]
   return(result);
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f023 0301 	bic.w	r3, r3, #1
 800244e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	3314      	adds	r3, #20
 8002456:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002458:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800245a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800245c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800245e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002460:	e841 2300 	strex	r3, r2, [r1]
 8002464:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1e5      	bne.n	8002438 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002470:	2b01      	cmp	r3, #1
 8002472:	d119      	bne.n	80024a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	330c      	adds	r3, #12
 800247a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	e853 3f00 	ldrex	r3, [r3]
 8002482:	60bb      	str	r3, [r7, #8]
   return(result);
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f023 0310 	bic.w	r3, r3, #16
 800248a:	647b      	str	r3, [r7, #68]	@ 0x44
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	330c      	adds	r3, #12
 8002492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002494:	61ba      	str	r2, [r7, #24]
 8002496:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002498:	6979      	ldr	r1, [r7, #20]
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	e841 2300 	strex	r3, r2, [r1]
 80024a0:	613b      	str	r3, [r7, #16]
   return(result);
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1e5      	bne.n	8002474 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2220      	movs	r2, #32
 80024ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80024b6:	bf00      	nop
 80024b8:	3754      	adds	r7, #84	@ 0x54
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024c8:	b0c0      	sub	sp, #256	@ 0x100
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80024dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e0:	68d9      	ldr	r1, [r3, #12]
 80024e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	ea40 0301 	orr.w	r3, r0, r1
 80024ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	431a      	orrs	r2, r3
 80024fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	431a      	orrs	r2, r3
 8002504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	4313      	orrs	r3, r2
 800250c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800251c:	f021 010c 	bic.w	r1, r1, #12
 8002520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800252a:	430b      	orrs	r3, r1
 800252c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800252e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800253a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800253e:	6999      	ldr	r1, [r3, #24]
 8002540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	ea40 0301 	orr.w	r3, r0, r1
 800254a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800254c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	4b8f      	ldr	r3, [pc, #572]	@ (8002790 <UART_SetConfig+0x2cc>)
 8002554:	429a      	cmp	r2, r3
 8002556:	d005      	beq.n	8002564 <UART_SetConfig+0xa0>
 8002558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	4b8d      	ldr	r3, [pc, #564]	@ (8002794 <UART_SetConfig+0x2d0>)
 8002560:	429a      	cmp	r2, r3
 8002562:	d104      	bne.n	800256e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002564:	f7fe feec 	bl	8001340 <HAL_RCC_GetPCLK2Freq>
 8002568:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800256c:	e003      	b.n	8002576 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800256e:	f7fe fed3 	bl	8001318 <HAL_RCC_GetPCLK1Freq>
 8002572:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002580:	f040 810c 	bne.w	800279c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002584:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002588:	2200      	movs	r2, #0
 800258a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800258e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002592:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002596:	4622      	mov	r2, r4
 8002598:	462b      	mov	r3, r5
 800259a:	1891      	adds	r1, r2, r2
 800259c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800259e:	415b      	adcs	r3, r3
 80025a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80025a6:	4621      	mov	r1, r4
 80025a8:	eb12 0801 	adds.w	r8, r2, r1
 80025ac:	4629      	mov	r1, r5
 80025ae:	eb43 0901 	adc.w	r9, r3, r1
 80025b2:	f04f 0200 	mov.w	r2, #0
 80025b6:	f04f 0300 	mov.w	r3, #0
 80025ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025c6:	4690      	mov	r8, r2
 80025c8:	4699      	mov	r9, r3
 80025ca:	4623      	mov	r3, r4
 80025cc:	eb18 0303 	adds.w	r3, r8, r3
 80025d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80025d4:	462b      	mov	r3, r5
 80025d6:	eb49 0303 	adc.w	r3, r9, r3
 80025da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80025f2:	460b      	mov	r3, r1
 80025f4:	18db      	adds	r3, r3, r3
 80025f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80025f8:	4613      	mov	r3, r2
 80025fa:	eb42 0303 	adc.w	r3, r2, r3
 80025fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002600:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002604:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002608:	f7fd fe5a 	bl	80002c0 <__aeabi_uldivmod>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4b61      	ldr	r3, [pc, #388]	@ (8002798 <UART_SetConfig+0x2d4>)
 8002612:	fba3 2302 	umull	r2, r3, r3, r2
 8002616:	095b      	lsrs	r3, r3, #5
 8002618:	011c      	lsls	r4, r3, #4
 800261a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800261e:	2200      	movs	r2, #0
 8002620:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002624:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002628:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800262c:	4642      	mov	r2, r8
 800262e:	464b      	mov	r3, r9
 8002630:	1891      	adds	r1, r2, r2
 8002632:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002634:	415b      	adcs	r3, r3
 8002636:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002638:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800263c:	4641      	mov	r1, r8
 800263e:	eb12 0a01 	adds.w	sl, r2, r1
 8002642:	4649      	mov	r1, r9
 8002644:	eb43 0b01 	adc.w	fp, r3, r1
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002654:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002658:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800265c:	4692      	mov	sl, r2
 800265e:	469b      	mov	fp, r3
 8002660:	4643      	mov	r3, r8
 8002662:	eb1a 0303 	adds.w	r3, sl, r3
 8002666:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800266a:	464b      	mov	r3, r9
 800266c:	eb4b 0303 	adc.w	r3, fp, r3
 8002670:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002680:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002684:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002688:	460b      	mov	r3, r1
 800268a:	18db      	adds	r3, r3, r3
 800268c:	643b      	str	r3, [r7, #64]	@ 0x40
 800268e:	4613      	mov	r3, r2
 8002690:	eb42 0303 	adc.w	r3, r2, r3
 8002694:	647b      	str	r3, [r7, #68]	@ 0x44
 8002696:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800269a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800269e:	f7fd fe0f 	bl	80002c0 <__aeabi_uldivmod>
 80026a2:	4602      	mov	r2, r0
 80026a4:	460b      	mov	r3, r1
 80026a6:	4611      	mov	r1, r2
 80026a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002798 <UART_SetConfig+0x2d4>)
 80026aa:	fba3 2301 	umull	r2, r3, r3, r1
 80026ae:	095b      	lsrs	r3, r3, #5
 80026b0:	2264      	movs	r2, #100	@ 0x64
 80026b2:	fb02 f303 	mul.w	r3, r2, r3
 80026b6:	1acb      	subs	r3, r1, r3
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80026be:	4b36      	ldr	r3, [pc, #216]	@ (8002798 <UART_SetConfig+0x2d4>)
 80026c0:	fba3 2302 	umull	r2, r3, r3, r2
 80026c4:	095b      	lsrs	r3, r3, #5
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80026cc:	441c      	add	r4, r3
 80026ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026d2:	2200      	movs	r2, #0
 80026d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80026dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80026e0:	4642      	mov	r2, r8
 80026e2:	464b      	mov	r3, r9
 80026e4:	1891      	adds	r1, r2, r2
 80026e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026e8:	415b      	adcs	r3, r3
 80026ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026f0:	4641      	mov	r1, r8
 80026f2:	1851      	adds	r1, r2, r1
 80026f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80026f6:	4649      	mov	r1, r9
 80026f8:	414b      	adcs	r3, r1
 80026fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80026fc:	f04f 0200 	mov.w	r2, #0
 8002700:	f04f 0300 	mov.w	r3, #0
 8002704:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002708:	4659      	mov	r1, fp
 800270a:	00cb      	lsls	r3, r1, #3
 800270c:	4651      	mov	r1, sl
 800270e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002712:	4651      	mov	r1, sl
 8002714:	00ca      	lsls	r2, r1, #3
 8002716:	4610      	mov	r0, r2
 8002718:	4619      	mov	r1, r3
 800271a:	4603      	mov	r3, r0
 800271c:	4642      	mov	r2, r8
 800271e:	189b      	adds	r3, r3, r2
 8002720:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002724:	464b      	mov	r3, r9
 8002726:	460a      	mov	r2, r1
 8002728:	eb42 0303 	adc.w	r3, r2, r3
 800272c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800273c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002740:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002744:	460b      	mov	r3, r1
 8002746:	18db      	adds	r3, r3, r3
 8002748:	62bb      	str	r3, [r7, #40]	@ 0x28
 800274a:	4613      	mov	r3, r2
 800274c:	eb42 0303 	adc.w	r3, r2, r3
 8002750:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002752:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002756:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800275a:	f7fd fdb1 	bl	80002c0 <__aeabi_uldivmod>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4b0d      	ldr	r3, [pc, #52]	@ (8002798 <UART_SetConfig+0x2d4>)
 8002764:	fba3 1302 	umull	r1, r3, r3, r2
 8002768:	095b      	lsrs	r3, r3, #5
 800276a:	2164      	movs	r1, #100	@ 0x64
 800276c:	fb01 f303 	mul.w	r3, r1, r3
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	3332      	adds	r3, #50	@ 0x32
 8002776:	4a08      	ldr	r2, [pc, #32]	@ (8002798 <UART_SetConfig+0x2d4>)
 8002778:	fba2 2303 	umull	r2, r3, r2, r3
 800277c:	095b      	lsrs	r3, r3, #5
 800277e:	f003 0207 	and.w	r2, r3, #7
 8002782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4422      	add	r2, r4
 800278a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800278c:	e106      	b.n	800299c <UART_SetConfig+0x4d8>
 800278e:	bf00      	nop
 8002790:	40011000 	.word	0x40011000
 8002794:	40011400 	.word	0x40011400
 8002798:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800279c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027a0:	2200      	movs	r2, #0
 80027a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80027a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80027aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80027ae:	4642      	mov	r2, r8
 80027b0:	464b      	mov	r3, r9
 80027b2:	1891      	adds	r1, r2, r2
 80027b4:	6239      	str	r1, [r7, #32]
 80027b6:	415b      	adcs	r3, r3
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027be:	4641      	mov	r1, r8
 80027c0:	1854      	adds	r4, r2, r1
 80027c2:	4649      	mov	r1, r9
 80027c4:	eb43 0501 	adc.w	r5, r3, r1
 80027c8:	f04f 0200 	mov.w	r2, #0
 80027cc:	f04f 0300 	mov.w	r3, #0
 80027d0:	00eb      	lsls	r3, r5, #3
 80027d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027d6:	00e2      	lsls	r2, r4, #3
 80027d8:	4614      	mov	r4, r2
 80027da:	461d      	mov	r5, r3
 80027dc:	4643      	mov	r3, r8
 80027de:	18e3      	adds	r3, r4, r3
 80027e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80027e4:	464b      	mov	r3, r9
 80027e6:	eb45 0303 	adc.w	r3, r5, r3
 80027ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80027ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027fe:	f04f 0200 	mov.w	r2, #0
 8002802:	f04f 0300 	mov.w	r3, #0
 8002806:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800280a:	4629      	mov	r1, r5
 800280c:	008b      	lsls	r3, r1, #2
 800280e:	4621      	mov	r1, r4
 8002810:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002814:	4621      	mov	r1, r4
 8002816:	008a      	lsls	r2, r1, #2
 8002818:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800281c:	f7fd fd50 	bl	80002c0 <__aeabi_uldivmod>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	4b60      	ldr	r3, [pc, #384]	@ (80029a8 <UART_SetConfig+0x4e4>)
 8002826:	fba3 2302 	umull	r2, r3, r3, r2
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	011c      	lsls	r4, r3, #4
 800282e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002832:	2200      	movs	r2, #0
 8002834:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002838:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800283c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002840:	4642      	mov	r2, r8
 8002842:	464b      	mov	r3, r9
 8002844:	1891      	adds	r1, r2, r2
 8002846:	61b9      	str	r1, [r7, #24]
 8002848:	415b      	adcs	r3, r3
 800284a:	61fb      	str	r3, [r7, #28]
 800284c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002850:	4641      	mov	r1, r8
 8002852:	1851      	adds	r1, r2, r1
 8002854:	6139      	str	r1, [r7, #16]
 8002856:	4649      	mov	r1, r9
 8002858:	414b      	adcs	r3, r1
 800285a:	617b      	str	r3, [r7, #20]
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002868:	4659      	mov	r1, fp
 800286a:	00cb      	lsls	r3, r1, #3
 800286c:	4651      	mov	r1, sl
 800286e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002872:	4651      	mov	r1, sl
 8002874:	00ca      	lsls	r2, r1, #3
 8002876:	4610      	mov	r0, r2
 8002878:	4619      	mov	r1, r3
 800287a:	4603      	mov	r3, r0
 800287c:	4642      	mov	r2, r8
 800287e:	189b      	adds	r3, r3, r2
 8002880:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002884:	464b      	mov	r3, r9
 8002886:	460a      	mov	r2, r1
 8002888:	eb42 0303 	adc.w	r3, r2, r3
 800288c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	67bb      	str	r3, [r7, #120]	@ 0x78
 800289a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800289c:	f04f 0200 	mov.w	r2, #0
 80028a0:	f04f 0300 	mov.w	r3, #0
 80028a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80028a8:	4649      	mov	r1, r9
 80028aa:	008b      	lsls	r3, r1, #2
 80028ac:	4641      	mov	r1, r8
 80028ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028b2:	4641      	mov	r1, r8
 80028b4:	008a      	lsls	r2, r1, #2
 80028b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80028ba:	f7fd fd01 	bl	80002c0 <__aeabi_uldivmod>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	4611      	mov	r1, r2
 80028c4:	4b38      	ldr	r3, [pc, #224]	@ (80029a8 <UART_SetConfig+0x4e4>)
 80028c6:	fba3 2301 	umull	r2, r3, r3, r1
 80028ca:	095b      	lsrs	r3, r3, #5
 80028cc:	2264      	movs	r2, #100	@ 0x64
 80028ce:	fb02 f303 	mul.w	r3, r2, r3
 80028d2:	1acb      	subs	r3, r1, r3
 80028d4:	011b      	lsls	r3, r3, #4
 80028d6:	3332      	adds	r3, #50	@ 0x32
 80028d8:	4a33      	ldr	r2, [pc, #204]	@ (80029a8 <UART_SetConfig+0x4e4>)
 80028da:	fba2 2303 	umull	r2, r3, r2, r3
 80028de:	095b      	lsrs	r3, r3, #5
 80028e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028e4:	441c      	add	r4, r3
 80028e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028ea:	2200      	movs	r2, #0
 80028ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80028ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80028f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80028f4:	4642      	mov	r2, r8
 80028f6:	464b      	mov	r3, r9
 80028f8:	1891      	adds	r1, r2, r2
 80028fa:	60b9      	str	r1, [r7, #8]
 80028fc:	415b      	adcs	r3, r3
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002904:	4641      	mov	r1, r8
 8002906:	1851      	adds	r1, r2, r1
 8002908:	6039      	str	r1, [r7, #0]
 800290a:	4649      	mov	r1, r9
 800290c:	414b      	adcs	r3, r1
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800291c:	4659      	mov	r1, fp
 800291e:	00cb      	lsls	r3, r1, #3
 8002920:	4651      	mov	r1, sl
 8002922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002926:	4651      	mov	r1, sl
 8002928:	00ca      	lsls	r2, r1, #3
 800292a:	4610      	mov	r0, r2
 800292c:	4619      	mov	r1, r3
 800292e:	4603      	mov	r3, r0
 8002930:	4642      	mov	r2, r8
 8002932:	189b      	adds	r3, r3, r2
 8002934:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002936:	464b      	mov	r3, r9
 8002938:	460a      	mov	r2, r1
 800293a:	eb42 0303 	adc.w	r3, r2, r3
 800293e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	663b      	str	r3, [r7, #96]	@ 0x60
 800294a:	667a      	str	r2, [r7, #100]	@ 0x64
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002958:	4649      	mov	r1, r9
 800295a:	008b      	lsls	r3, r1, #2
 800295c:	4641      	mov	r1, r8
 800295e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002962:	4641      	mov	r1, r8
 8002964:	008a      	lsls	r2, r1, #2
 8002966:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800296a:	f7fd fca9 	bl	80002c0 <__aeabi_uldivmod>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4b0d      	ldr	r3, [pc, #52]	@ (80029a8 <UART_SetConfig+0x4e4>)
 8002974:	fba3 1302 	umull	r1, r3, r3, r2
 8002978:	095b      	lsrs	r3, r3, #5
 800297a:	2164      	movs	r1, #100	@ 0x64
 800297c:	fb01 f303 	mul.w	r3, r1, r3
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	3332      	adds	r3, #50	@ 0x32
 8002986:	4a08      	ldr	r2, [pc, #32]	@ (80029a8 <UART_SetConfig+0x4e4>)
 8002988:	fba2 2303 	umull	r2, r3, r2, r3
 800298c:	095b      	lsrs	r3, r3, #5
 800298e:	f003 020f 	and.w	r2, r3, #15
 8002992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4422      	add	r2, r4
 800299a:	609a      	str	r2, [r3, #8]
}
 800299c:	bf00      	nop
 800299e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80029a2:	46bd      	mov	sp, r7
 80029a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029a8:	51eb851f 	.word	0x51eb851f

080029ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80029b0:	4b05      	ldr	r3, [pc, #20]	@ (80029c8 <SysTick_Handler+0x1c>)
 80029b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80029b4:	f001 fc1c 	bl	80041f0 <xTaskGetSchedulerState>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d001      	beq.n	80029c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80029be:	f002 fa13 	bl	8004de8 <xPortSysTickHandler>
  }
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	e000e010 	.word	0xe000e010

080029cc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4a07      	ldr	r2, [pc, #28]	@ (80029f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80029dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	4a06      	ldr	r2, [pc, #24]	@ (80029fc <vApplicationGetIdleTaskMemory+0x30>)
 80029e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2280      	movs	r2, #128	@ 0x80
 80029e8:	601a      	str	r2, [r3, #0]
}
 80029ea:	bf00      	nop
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	200001e8 	.word	0x200001e8
 80029fc:	20000244 	.word	0x20000244

08002a00 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4a07      	ldr	r2, [pc, #28]	@ (8002a2c <vApplicationGetTimerTaskMemory+0x2c>)
 8002a10:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	4a06      	ldr	r2, [pc, #24]	@ (8002a30 <vApplicationGetTimerTaskMemory+0x30>)
 8002a16:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a1e:	601a      	str	r2, [r3, #0]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	20000444 	.word	0x20000444
 8002a30:	200004a0 	.word	0x200004a0

08002a34 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f103 0208 	add.w	r2, r3, #8
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f04f 32ff 	mov.w	r2, #4294967295
 8002a4c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f103 0208 	add.w	r2, r3, #8
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f103 0208 	add.w	r2, r3, #8
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr

08002a8e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b085      	sub	sp, #20
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
 8002a96:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	601a      	str	r2, [r3, #0]
}
 8002aca:	bf00      	nop
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aec:	d103      	bne.n	8002af6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	e00c      	b.n	8002b10 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	3308      	adds	r3, #8
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	e002      	b.n	8002b04 <vListInsert+0x2e>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d2f6      	bcs.n	8002afe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	1c5a      	adds	r2, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	601a      	str	r2, [r3, #0]
}
 8002b3c:	bf00      	nop
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6892      	ldr	r2, [r2, #8]
 8002b5e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6852      	ldr	r2, [r2, #4]
 8002b68:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d103      	bne.n	8002b7c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689a      	ldr	r2, [r3, #8]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	1e5a      	subs	r2, r3, #1
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10b      	bne.n	8002bc8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bb4:	f383 8811 	msr	BASEPRI, r3
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	f3bf 8f4f 	dsb	sy
 8002bc0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002bc2:	bf00      	nop
 8002bc4:	bf00      	nop
 8002bc6:	e7fd      	b.n	8002bc4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002bc8:	f002 f87e 	bl	8004cc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd4:	68f9      	ldr	r1, [r7, #12]
 8002bd6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002bd8:	fb01 f303 	mul.w	r3, r1, r3
 8002bdc:	441a      	add	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	68f9      	ldr	r1, [r7, #12]
 8002bfc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002bfe:	fb01 f303 	mul.w	r3, r1, r3
 8002c02:	441a      	add	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	22ff      	movs	r2, #255	@ 0xff
 8002c0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	22ff      	movs	r2, #255	@ 0xff
 8002c14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d114      	bne.n	8002c48 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d01a      	beq.n	8002c5c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	3310      	adds	r3, #16
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f001 f920 	bl	8003e70 <xTaskRemoveFromEventList>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d012      	beq.n	8002c5c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c36:	4b0d      	ldr	r3, [pc, #52]	@ (8002c6c <xQueueGenericReset+0xd0>)
 8002c38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	f3bf 8f4f 	dsb	sy
 8002c42:	f3bf 8f6f 	isb	sy
 8002c46:	e009      	b.n	8002c5c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	3310      	adds	r3, #16
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff fef1 	bl	8002a34 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	3324      	adds	r3, #36	@ 0x24
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff feec 	bl	8002a34 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c5c:	f002 f866 	bl	8004d2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c60:	2301      	movs	r3, #1
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	e000ed04 	.word	0xe000ed04

08002c70 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08e      	sub	sp, #56	@ 0x38
 8002c74:	af02      	add	r7, sp, #8
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
 8002c7c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d10b      	bne.n	8002c9c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c88:	f383 8811 	msr	BASEPRI, r3
 8002c8c:	f3bf 8f6f 	isb	sy
 8002c90:	f3bf 8f4f 	dsb	sy
 8002c94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c96:	bf00      	nop
 8002c98:	bf00      	nop
 8002c9a:	e7fd      	b.n	8002c98 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10b      	bne.n	8002cba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ca6:	f383 8811 	msr	BASEPRI, r3
 8002caa:	f3bf 8f6f 	isb	sy
 8002cae:	f3bf 8f4f 	dsb	sy
 8002cb2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop
 8002cb8:	e7fd      	b.n	8002cb6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d002      	beq.n	8002cc6 <xQueueGenericCreateStatic+0x56>
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <xQueueGenericCreateStatic+0x5a>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <xQueueGenericCreateStatic+0x5c>
 8002cca:	2300      	movs	r3, #0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10b      	bne.n	8002ce8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cd4:	f383 8811 	msr	BASEPRI, r3
 8002cd8:	f3bf 8f6f 	isb	sy
 8002cdc:	f3bf 8f4f 	dsb	sy
 8002ce0:	623b      	str	r3, [r7, #32]
}
 8002ce2:	bf00      	nop
 8002ce4:	bf00      	nop
 8002ce6:	e7fd      	b.n	8002ce4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d102      	bne.n	8002cf4 <xQueueGenericCreateStatic+0x84>
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <xQueueGenericCreateStatic+0x88>
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e000      	b.n	8002cfa <xQueueGenericCreateStatic+0x8a>
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10b      	bne.n	8002d16 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d02:	f383 8811 	msr	BASEPRI, r3
 8002d06:	f3bf 8f6f 	isb	sy
 8002d0a:	f3bf 8f4f 	dsb	sy
 8002d0e:	61fb      	str	r3, [r7, #28]
}
 8002d10:	bf00      	nop
 8002d12:	bf00      	nop
 8002d14:	e7fd      	b.n	8002d12 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d16:	2350      	movs	r3, #80	@ 0x50
 8002d18:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	2b50      	cmp	r3, #80	@ 0x50
 8002d1e:	d00b      	beq.n	8002d38 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d24:	f383 8811 	msr	BASEPRI, r3
 8002d28:	f3bf 8f6f 	isb	sy
 8002d2c:	f3bf 8f4f 	dsb	sy
 8002d30:	61bb      	str	r3, [r7, #24]
}
 8002d32:	bf00      	nop
 8002d34:	bf00      	nop
 8002d36:	e7fd      	b.n	8002d34 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002d38:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d00d      	beq.n	8002d60 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d4c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	4613      	mov	r3, r2
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	68b9      	ldr	r1, [r7, #8]
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 f840 	bl	8002de0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3730      	adds	r7, #48	@ 0x30
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b08a      	sub	sp, #40	@ 0x28
 8002d6e:	af02      	add	r7, sp, #8
 8002d70:	60f8      	str	r0, [r7, #12]
 8002d72:	60b9      	str	r1, [r7, #8]
 8002d74:	4613      	mov	r3, r2
 8002d76:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10b      	bne.n	8002d96 <xQueueGenericCreate+0x2c>
	__asm volatile
 8002d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d82:	f383 8811 	msr	BASEPRI, r3
 8002d86:	f3bf 8f6f 	isb	sy
 8002d8a:	f3bf 8f4f 	dsb	sy
 8002d8e:	613b      	str	r3, [r7, #16]
}
 8002d90:	bf00      	nop
 8002d92:	bf00      	nop
 8002d94:	e7fd      	b.n	8002d92 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	fb02 f303 	mul.w	r3, r2, r3
 8002d9e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	3350      	adds	r3, #80	@ 0x50
 8002da4:	4618      	mov	r0, r3
 8002da6:	f002 f8b1 	bl	8004f0c <pvPortMalloc>
 8002daa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d011      	beq.n	8002dd6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	3350      	adds	r3, #80	@ 0x50
 8002dba:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002dc4:	79fa      	ldrb	r2, [r7, #7]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	9300      	str	r3, [sp, #0]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	68b9      	ldr	r1, [r7, #8]
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f000 f805 	bl	8002de0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002dd6:	69bb      	ldr	r3, [r7, #24]
	}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3720      	adds	r7, #32
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
 8002dec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d103      	bne.n	8002dfc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	e002      	b.n	8002e02 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e0e:	2101      	movs	r1, #1
 8002e10:	69b8      	ldr	r0, [r7, #24]
 8002e12:	f7ff fec3 	bl	8002b9c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
	...

08002e28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b08e      	sub	sp, #56	@ 0x38
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
 8002e34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002e36:	2300      	movs	r3, #0
 8002e38:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10b      	bne.n	8002e5c <xQueueGenericSend+0x34>
	__asm volatile
 8002e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002e56:	bf00      	nop
 8002e58:	bf00      	nop
 8002e5a:	e7fd      	b.n	8002e58 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d103      	bne.n	8002e6a <xQueueGenericSend+0x42>
 8002e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <xQueueGenericSend+0x46>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e000      	b.n	8002e70 <xQueueGenericSend+0x48>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d10b      	bne.n	8002e8c <xQueueGenericSend+0x64>
	__asm volatile
 8002e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e78:	f383 8811 	msr	BASEPRI, r3
 8002e7c:	f3bf 8f6f 	isb	sy
 8002e80:	f3bf 8f4f 	dsb	sy
 8002e84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002e86:	bf00      	nop
 8002e88:	bf00      	nop
 8002e8a:	e7fd      	b.n	8002e88 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d103      	bne.n	8002e9a <xQueueGenericSend+0x72>
 8002e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <xQueueGenericSend+0x76>
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e000      	b.n	8002ea0 <xQueueGenericSend+0x78>
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d10b      	bne.n	8002ebc <xQueueGenericSend+0x94>
	__asm volatile
 8002ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ea8:	f383 8811 	msr	BASEPRI, r3
 8002eac:	f3bf 8f6f 	isb	sy
 8002eb0:	f3bf 8f4f 	dsb	sy
 8002eb4:	623b      	str	r3, [r7, #32]
}
 8002eb6:	bf00      	nop
 8002eb8:	bf00      	nop
 8002eba:	e7fd      	b.n	8002eb8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ebc:	f001 f998 	bl	80041f0 <xTaskGetSchedulerState>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d102      	bne.n	8002ecc <xQueueGenericSend+0xa4>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <xQueueGenericSend+0xa8>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <xQueueGenericSend+0xaa>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10b      	bne.n	8002eee <xQueueGenericSend+0xc6>
	__asm volatile
 8002ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eda:	f383 8811 	msr	BASEPRI, r3
 8002ede:	f3bf 8f6f 	isb	sy
 8002ee2:	f3bf 8f4f 	dsb	sy
 8002ee6:	61fb      	str	r3, [r7, #28]
}
 8002ee8:	bf00      	nop
 8002eea:	bf00      	nop
 8002eec:	e7fd      	b.n	8002eea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002eee:	f001 feeb 	bl	8004cc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d302      	bcc.n	8002f04 <xQueueGenericSend+0xdc>
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d129      	bne.n	8002f58 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	68b9      	ldr	r1, [r7, #8]
 8002f08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f0a:	f000 fa0f 	bl	800332c <prvCopyDataToQueue>
 8002f0e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d010      	beq.n	8002f3a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f1a:	3324      	adds	r3, #36	@ 0x24
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 ffa7 	bl	8003e70 <xTaskRemoveFromEventList>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d013      	beq.n	8002f50 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002f28:	4b3f      	ldr	r3, [pc, #252]	@ (8003028 <xQueueGenericSend+0x200>)
 8002f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	f3bf 8f4f 	dsb	sy
 8002f34:	f3bf 8f6f 	isb	sy
 8002f38:	e00a      	b.n	8002f50 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d007      	beq.n	8002f50 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002f40:	4b39      	ldr	r3, [pc, #228]	@ (8003028 <xQueueGenericSend+0x200>)
 8002f42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f46:	601a      	str	r2, [r3, #0]
 8002f48:	f3bf 8f4f 	dsb	sy
 8002f4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002f50:	f001 feec 	bl	8004d2c <vPortExitCritical>
				return pdPASS;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e063      	b.n	8003020 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d103      	bne.n	8002f66 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f5e:	f001 fee5 	bl	8004d2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002f62:	2300      	movs	r3, #0
 8002f64:	e05c      	b.n	8003020 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d106      	bne.n	8002f7a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f6c:	f107 0314 	add.w	r3, r7, #20
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 ffe1 	bl	8003f38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f76:	2301      	movs	r3, #1
 8002f78:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f7a:	f001 fed7 	bl	8004d2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f7e:	f000 fd51 	bl	8003a24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f82:	f001 fea1 	bl	8004cc8 <vPortEnterCritical>
 8002f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f8c:	b25b      	sxtb	r3, r3
 8002f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f92:	d103      	bne.n	8002f9c <xQueueGenericSend+0x174>
 8002f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002fa2:	b25b      	sxtb	r3, r3
 8002fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa8:	d103      	bne.n	8002fb2 <xQueueGenericSend+0x18a>
 8002faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002fb2:	f001 febb 	bl	8004d2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fb6:	1d3a      	adds	r2, r7, #4
 8002fb8:	f107 0314 	add.w	r3, r7, #20
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f000 ffd0 	bl	8003f64 <xTaskCheckForTimeOut>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d124      	bne.n	8003014 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002fca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002fcc:	f000 faa6 	bl	800351c <prvIsQueueFull>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d018      	beq.n	8003008 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd8:	3310      	adds	r3, #16
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	4611      	mov	r1, r2
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f000 fef4 	bl	8003dcc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002fe4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002fe6:	f000 fa31 	bl	800344c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002fea:	f000 fd29 	bl	8003a40 <xTaskResumeAll>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f47f af7c 	bne.w	8002eee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8003028 <xQueueGenericSend+0x200>)
 8002ff8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	f3bf 8f4f 	dsb	sy
 8003002:	f3bf 8f6f 	isb	sy
 8003006:	e772      	b.n	8002eee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003008:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800300a:	f000 fa1f 	bl	800344c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800300e:	f000 fd17 	bl	8003a40 <xTaskResumeAll>
 8003012:	e76c      	b.n	8002eee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003014:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003016:	f000 fa19 	bl	800344c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800301a:	f000 fd11 	bl	8003a40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800301e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003020:	4618      	mov	r0, r3
 8003022:	3738      	adds	r7, #56	@ 0x38
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	e000ed04 	.word	0xe000ed04

0800302c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b090      	sub	sp, #64	@ 0x40
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
 8003038:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800303e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10b      	bne.n	800305c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f3bf 8f4f 	dsb	sy
 8003054:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003056:	bf00      	nop
 8003058:	bf00      	nop
 800305a:	e7fd      	b.n	8003058 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d103      	bne.n	800306a <xQueueGenericSendFromISR+0x3e>
 8003062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <xQueueGenericSendFromISR+0x42>
 800306a:	2301      	movs	r3, #1
 800306c:	e000      	b.n	8003070 <xQueueGenericSendFromISR+0x44>
 800306e:	2300      	movs	r3, #0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d10b      	bne.n	800308c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003078:	f383 8811 	msr	BASEPRI, r3
 800307c:	f3bf 8f6f 	isb	sy
 8003080:	f3bf 8f4f 	dsb	sy
 8003084:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003086:	bf00      	nop
 8003088:	bf00      	nop
 800308a:	e7fd      	b.n	8003088 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	2b02      	cmp	r3, #2
 8003090:	d103      	bne.n	800309a <xQueueGenericSendFromISR+0x6e>
 8003092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003096:	2b01      	cmp	r3, #1
 8003098:	d101      	bne.n	800309e <xQueueGenericSendFromISR+0x72>
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <xQueueGenericSendFromISR+0x74>
 800309e:	2300      	movs	r3, #0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d10b      	bne.n	80030bc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80030a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030a8:	f383 8811 	msr	BASEPRI, r3
 80030ac:	f3bf 8f6f 	isb	sy
 80030b0:	f3bf 8f4f 	dsb	sy
 80030b4:	623b      	str	r3, [r7, #32]
}
 80030b6:	bf00      	nop
 80030b8:	bf00      	nop
 80030ba:	e7fd      	b.n	80030b8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80030bc:	f001 fee4 	bl	8004e88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80030c0:	f3ef 8211 	mrs	r2, BASEPRI
 80030c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c8:	f383 8811 	msr	BASEPRI, r3
 80030cc:	f3bf 8f6f 	isb	sy
 80030d0:	f3bf 8f4f 	dsb	sy
 80030d4:	61fa      	str	r2, [r7, #28]
 80030d6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80030d8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80030da:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d302      	bcc.n	80030ee <xQueueGenericSendFromISR+0xc2>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d12f      	bne.n	800314e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80030ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80030f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030fe:	683a      	ldr	r2, [r7, #0]
 8003100:	68b9      	ldr	r1, [r7, #8]
 8003102:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003104:	f000 f912 	bl	800332c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003108:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800310c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003110:	d112      	bne.n	8003138 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003116:	2b00      	cmp	r3, #0
 8003118:	d016      	beq.n	8003148 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800311a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800311c:	3324      	adds	r3, #36	@ 0x24
 800311e:	4618      	mov	r0, r3
 8003120:	f000 fea6 	bl	8003e70 <xTaskRemoveFromEventList>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00e      	beq.n	8003148 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00b      	beq.n	8003148 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	e007      	b.n	8003148 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003138:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800313c:	3301      	adds	r3, #1
 800313e:	b2db      	uxtb	r3, r3
 8003140:	b25a      	sxtb	r2, r3
 8003142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003144:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003148:	2301      	movs	r3, #1
 800314a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800314c:	e001      	b.n	8003152 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800314e:	2300      	movs	r3, #0
 8003150:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003154:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800315c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800315e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003160:	4618      	mov	r0, r3
 8003162:	3740      	adds	r7, #64	@ 0x40
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08c      	sub	sp, #48	@ 0x30
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003174:	2300      	movs	r3, #0
 8003176:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800317c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10b      	bne.n	800319a <xQueueReceive+0x32>
	__asm volatile
 8003182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003186:	f383 8811 	msr	BASEPRI, r3
 800318a:	f3bf 8f6f 	isb	sy
 800318e:	f3bf 8f4f 	dsb	sy
 8003192:	623b      	str	r3, [r7, #32]
}
 8003194:	bf00      	nop
 8003196:	bf00      	nop
 8003198:	e7fd      	b.n	8003196 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d103      	bne.n	80031a8 <xQueueReceive+0x40>
 80031a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d101      	bne.n	80031ac <xQueueReceive+0x44>
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <xQueueReceive+0x46>
 80031ac:	2300      	movs	r3, #0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10b      	bne.n	80031ca <xQueueReceive+0x62>
	__asm volatile
 80031b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031b6:	f383 8811 	msr	BASEPRI, r3
 80031ba:	f3bf 8f6f 	isb	sy
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	61fb      	str	r3, [r7, #28]
}
 80031c4:	bf00      	nop
 80031c6:	bf00      	nop
 80031c8:	e7fd      	b.n	80031c6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031ca:	f001 f811 	bl	80041f0 <xTaskGetSchedulerState>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d102      	bne.n	80031da <xQueueReceive+0x72>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d101      	bne.n	80031de <xQueueReceive+0x76>
 80031da:	2301      	movs	r3, #1
 80031dc:	e000      	b.n	80031e0 <xQueueReceive+0x78>
 80031de:	2300      	movs	r3, #0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d10b      	bne.n	80031fc <xQueueReceive+0x94>
	__asm volatile
 80031e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031e8:	f383 8811 	msr	BASEPRI, r3
 80031ec:	f3bf 8f6f 	isb	sy
 80031f0:	f3bf 8f4f 	dsb	sy
 80031f4:	61bb      	str	r3, [r7, #24]
}
 80031f6:	bf00      	nop
 80031f8:	bf00      	nop
 80031fa:	e7fd      	b.n	80031f8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80031fc:	f001 fd64 	bl	8004cc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003204:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003208:	2b00      	cmp	r3, #0
 800320a:	d01f      	beq.n	800324c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800320c:	68b9      	ldr	r1, [r7, #8]
 800320e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003210:	f000 f8f6 	bl	8003400 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	1e5a      	subs	r2, r3, #1
 8003218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800321c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00f      	beq.n	8003244 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003226:	3310      	adds	r3, #16
 8003228:	4618      	mov	r0, r3
 800322a:	f000 fe21 	bl	8003e70 <xTaskRemoveFromEventList>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d007      	beq.n	8003244 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003234:	4b3c      	ldr	r3, [pc, #240]	@ (8003328 <xQueueReceive+0x1c0>)
 8003236:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	f3bf 8f4f 	dsb	sy
 8003240:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003244:	f001 fd72 	bl	8004d2c <vPortExitCritical>
				return pdPASS;
 8003248:	2301      	movs	r3, #1
 800324a:	e069      	b.n	8003320 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d103      	bne.n	800325a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003252:	f001 fd6b 	bl	8004d2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003256:	2300      	movs	r3, #0
 8003258:	e062      	b.n	8003320 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800325a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800325c:	2b00      	cmp	r3, #0
 800325e:	d106      	bne.n	800326e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003260:	f107 0310 	add.w	r3, r7, #16
 8003264:	4618      	mov	r0, r3
 8003266:	f000 fe67 	bl	8003f38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800326a:	2301      	movs	r3, #1
 800326c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800326e:	f001 fd5d 	bl	8004d2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003272:	f000 fbd7 	bl	8003a24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003276:	f001 fd27 	bl	8004cc8 <vPortEnterCritical>
 800327a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800327c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003280:	b25b      	sxtb	r3, r3
 8003282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003286:	d103      	bne.n	8003290 <xQueueReceive+0x128>
 8003288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800328a:	2200      	movs	r2, #0
 800328c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003292:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003296:	b25b      	sxtb	r3, r3
 8003298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329c:	d103      	bne.n	80032a6 <xQueueReceive+0x13e>
 800329e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80032a6:	f001 fd41 	bl	8004d2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032aa:	1d3a      	adds	r2, r7, #4
 80032ac:	f107 0310 	add.w	r3, r7, #16
 80032b0:	4611      	mov	r1, r2
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 fe56 	bl	8003f64 <xTaskCheckForTimeOut>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d123      	bne.n	8003306 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032c0:	f000 f916 	bl	80034f0 <prvIsQueueEmpty>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d017      	beq.n	80032fa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032cc:	3324      	adds	r3, #36	@ 0x24
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	4611      	mov	r1, r2
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 fd7a 	bl	8003dcc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032da:	f000 f8b7 	bl	800344c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032de:	f000 fbaf 	bl	8003a40 <xTaskResumeAll>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d189      	bne.n	80031fc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80032e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003328 <xQueueReceive+0x1c0>)
 80032ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	f3bf 8f4f 	dsb	sy
 80032f4:	f3bf 8f6f 	isb	sy
 80032f8:	e780      	b.n	80031fc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80032fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032fc:	f000 f8a6 	bl	800344c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003300:	f000 fb9e 	bl	8003a40 <xTaskResumeAll>
 8003304:	e77a      	b.n	80031fc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003306:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003308:	f000 f8a0 	bl	800344c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800330c:	f000 fb98 	bl	8003a40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003310:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003312:	f000 f8ed 	bl	80034f0 <prvIsQueueEmpty>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	f43f af6f 	beq.w	80031fc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800331e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003320:	4618      	mov	r0, r3
 8003322:	3730      	adds	r7, #48	@ 0x30
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	e000ed04 	.word	0xe000ed04

0800332c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003338:	2300      	movs	r3, #0
 800333a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003340:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10d      	bne.n	8003366 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d14d      	bne.n	80033ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	4618      	mov	r0, r3
 8003358:	f000 ff68 	bl	800422c <xTaskPriorityDisinherit>
 800335c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	e043      	b.n	80033ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d119      	bne.n	80033a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6858      	ldr	r0, [r3, #4]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	461a      	mov	r2, r3
 8003376:	68b9      	ldr	r1, [r7, #8]
 8003378:	f002 f820 	bl	80053bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003384:	441a      	add	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	685a      	ldr	r2, [r3, #4]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	429a      	cmp	r2, r3
 8003394:	d32b      	bcc.n	80033ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	e026      	b.n	80033ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	68d8      	ldr	r0, [r3, #12]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a8:	461a      	mov	r2, r3
 80033aa:	68b9      	ldr	r1, [r7, #8]
 80033ac:	f002 f806 	bl	80053bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b8:	425b      	negs	r3, r3
 80033ba:	441a      	add	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d207      	bcs.n	80033dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d4:	425b      	negs	r3, r3
 80033d6:	441a      	add	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d105      	bne.n	80033ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d002      	beq.n	80033ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80033f6:	697b      	ldr	r3, [r7, #20]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3718      	adds	r7, #24
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}

08003400 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340e:	2b00      	cmp	r3, #0
 8003410:	d018      	beq.n	8003444 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	441a      	add	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	429a      	cmp	r2, r3
 800342a:	d303      	bcc.n	8003434 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68d9      	ldr	r1, [r3, #12]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343c:	461a      	mov	r2, r3
 800343e:	6838      	ldr	r0, [r7, #0]
 8003440:	f001 ffbc 	bl	80053bc <memcpy>
	}
}
 8003444:	bf00      	nop
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003454:	f001 fc38 	bl	8004cc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800345e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003460:	e011      	b.n	8003486 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	2b00      	cmp	r3, #0
 8003468:	d012      	beq.n	8003490 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3324      	adds	r3, #36	@ 0x24
 800346e:	4618      	mov	r0, r3
 8003470:	f000 fcfe 	bl	8003e70 <xTaskRemoveFromEventList>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800347a:	f000 fdd7 	bl	800402c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800347e:	7bfb      	ldrb	r3, [r7, #15]
 8003480:	3b01      	subs	r3, #1
 8003482:	b2db      	uxtb	r3, r3
 8003484:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800348a:	2b00      	cmp	r3, #0
 800348c:	dce9      	bgt.n	8003462 <prvUnlockQueue+0x16>
 800348e:	e000      	b.n	8003492 <prvUnlockQueue+0x46>
					break;
 8003490:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	22ff      	movs	r2, #255	@ 0xff
 8003496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800349a:	f001 fc47 	bl	8004d2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800349e:	f001 fc13 	bl	8004cc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80034a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034aa:	e011      	b.n	80034d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d012      	beq.n	80034da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3310      	adds	r3, #16
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 fcd9 	bl	8003e70 <xTaskRemoveFromEventList>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80034c4:	f000 fdb2 	bl	800402c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80034c8:	7bbb      	ldrb	r3, [r7, #14]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	dce9      	bgt.n	80034ac <prvUnlockQueue+0x60>
 80034d8:	e000      	b.n	80034dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80034da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	22ff      	movs	r2, #255	@ 0xff
 80034e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80034e4:	f001 fc22 	bl	8004d2c <vPortExitCritical>
}
 80034e8:	bf00      	nop
 80034ea:	3710      	adds	r7, #16
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80034f8:	f001 fbe6 	bl	8004cc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003500:	2b00      	cmp	r3, #0
 8003502:	d102      	bne.n	800350a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003504:	2301      	movs	r3, #1
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	e001      	b.n	800350e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800350e:	f001 fc0d 	bl	8004d2c <vPortExitCritical>

	return xReturn;
 8003512:	68fb      	ldr	r3, [r7, #12]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003524:	f001 fbd0 	bl	8004cc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003530:	429a      	cmp	r2, r3
 8003532:	d102      	bne.n	800353a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003534:	2301      	movs	r3, #1
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	e001      	b.n	800353e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800353a:	2300      	movs	r3, #0
 800353c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800353e:	f001 fbf5 	bl	8004d2c <vPortExitCritical>

	return xReturn;
 8003542:	68fb      	ldr	r3, [r7, #12]
}
 8003544:	4618      	mov	r0, r3
 8003546:	3710      	adds	r7, #16
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003556:	2300      	movs	r3, #0
 8003558:	60fb      	str	r3, [r7, #12]
 800355a:	e014      	b.n	8003586 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800355c:	4a0f      	ldr	r2, [pc, #60]	@ (800359c <vQueueAddToRegistry+0x50>)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d10b      	bne.n	8003580 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003568:	490c      	ldr	r1, [pc, #48]	@ (800359c <vQueueAddToRegistry+0x50>)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	683a      	ldr	r2, [r7, #0]
 800356e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003572:	4a0a      	ldr	r2, [pc, #40]	@ (800359c <vQueueAddToRegistry+0x50>)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	00db      	lsls	r3, r3, #3
 8003578:	4413      	add	r3, r2
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800357e:	e006      	b.n	800358e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	3301      	adds	r3, #1
 8003584:	60fb      	str	r3, [r7, #12]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2b07      	cmp	r3, #7
 800358a:	d9e7      	bls.n	800355c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800358c:	bf00      	nop
 800358e:	bf00      	nop
 8003590:	3714      	adds	r7, #20
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	200008a0 	.word	0x200008a0

080035a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80035b0:	f001 fb8a 	bl	8004cc8 <vPortEnterCritical>
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80035ba:	b25b      	sxtb	r3, r3
 80035bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c0:	d103      	bne.n	80035ca <vQueueWaitForMessageRestricted+0x2a>
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035d0:	b25b      	sxtb	r3, r3
 80035d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d6:	d103      	bne.n	80035e0 <vQueueWaitForMessageRestricted+0x40>
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035e0:	f001 fba4 	bl	8004d2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d106      	bne.n	80035fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	3324      	adds	r3, #36	@ 0x24
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	68b9      	ldr	r1, [r7, #8]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f000 fc0f 	bl	8003e18 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80035fa:	6978      	ldr	r0, [r7, #20]
 80035fc:	f7ff ff26 	bl	800344c <prvUnlockQueue>
	}
 8003600:	bf00      	nop
 8003602:	3718      	adds	r7, #24
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003608:	b580      	push	{r7, lr}
 800360a:	b08e      	sub	sp, #56	@ 0x38
 800360c:	af04      	add	r7, sp, #16
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
 8003614:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003618:	2b00      	cmp	r3, #0
 800361a:	d10b      	bne.n	8003634 <xTaskCreateStatic+0x2c>
	__asm volatile
 800361c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003620:	f383 8811 	msr	BASEPRI, r3
 8003624:	f3bf 8f6f 	isb	sy
 8003628:	f3bf 8f4f 	dsb	sy
 800362c:	623b      	str	r3, [r7, #32]
}
 800362e:	bf00      	nop
 8003630:	bf00      	nop
 8003632:	e7fd      	b.n	8003630 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10b      	bne.n	8003652 <xTaskCreateStatic+0x4a>
	__asm volatile
 800363a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800363e:	f383 8811 	msr	BASEPRI, r3
 8003642:	f3bf 8f6f 	isb	sy
 8003646:	f3bf 8f4f 	dsb	sy
 800364a:	61fb      	str	r3, [r7, #28]
}
 800364c:	bf00      	nop
 800364e:	bf00      	nop
 8003650:	e7fd      	b.n	800364e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003652:	235c      	movs	r3, #92	@ 0x5c
 8003654:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	2b5c      	cmp	r3, #92	@ 0x5c
 800365a:	d00b      	beq.n	8003674 <xTaskCreateStatic+0x6c>
	__asm volatile
 800365c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003660:	f383 8811 	msr	BASEPRI, r3
 8003664:	f3bf 8f6f 	isb	sy
 8003668:	f3bf 8f4f 	dsb	sy
 800366c:	61bb      	str	r3, [r7, #24]
}
 800366e:	bf00      	nop
 8003670:	bf00      	nop
 8003672:	e7fd      	b.n	8003670 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003674:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003678:	2b00      	cmp	r3, #0
 800367a:	d01e      	beq.n	80036ba <xTaskCreateStatic+0xb2>
 800367c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800367e:	2b00      	cmp	r3, #0
 8003680:	d01b      	beq.n	80036ba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003684:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003688:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800368a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800368c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368e:	2202      	movs	r2, #2
 8003690:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003694:	2300      	movs	r3, #0
 8003696:	9303      	str	r3, [sp, #12]
 8003698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369a:	9302      	str	r3, [sp, #8]
 800369c:	f107 0314 	add.w	r3, r7, #20
 80036a0:	9301      	str	r3, [sp, #4]
 80036a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	68b9      	ldr	r1, [r7, #8]
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 f850 	bl	8003752 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036b4:	f000 f8de 	bl	8003874 <prvAddNewTaskToReadyList>
 80036b8:	e001      	b.n	80036be <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80036ba:	2300      	movs	r3, #0
 80036bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80036be:	697b      	ldr	r3, [r7, #20]
	}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3728      	adds	r7, #40	@ 0x28
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08c      	sub	sp, #48	@ 0x30
 80036cc:	af04      	add	r7, sp, #16
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	603b      	str	r3, [r7, #0]
 80036d4:	4613      	mov	r3, r2
 80036d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80036d8:	88fb      	ldrh	r3, [r7, #6]
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4618      	mov	r0, r3
 80036de:	f001 fc15 	bl	8004f0c <pvPortMalloc>
 80036e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00e      	beq.n	8003708 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80036ea:	205c      	movs	r0, #92	@ 0x5c
 80036ec:	f001 fc0e 	bl	8004f0c <pvPortMalloc>
 80036f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80036fe:	e005      	b.n	800370c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003700:	6978      	ldr	r0, [r7, #20]
 8003702:	f001 fcd1 	bl	80050a8 <vPortFree>
 8003706:	e001      	b.n	800370c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003708:	2300      	movs	r3, #0
 800370a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d017      	beq.n	8003742 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800371a:	88fa      	ldrh	r2, [r7, #6]
 800371c:	2300      	movs	r3, #0
 800371e:	9303      	str	r3, [sp, #12]
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	9302      	str	r3, [sp, #8]
 8003724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	68b9      	ldr	r1, [r7, #8]
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 f80e 	bl	8003752 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003736:	69f8      	ldr	r0, [r7, #28]
 8003738:	f000 f89c 	bl	8003874 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800373c:	2301      	movs	r3, #1
 800373e:	61bb      	str	r3, [r7, #24]
 8003740:	e002      	b.n	8003748 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003742:	f04f 33ff 	mov.w	r3, #4294967295
 8003746:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003748:	69bb      	ldr	r3, [r7, #24]
	}
 800374a:	4618      	mov	r0, r3
 800374c:	3720      	adds	r7, #32
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b088      	sub	sp, #32
 8003756:	af00      	add	r7, sp, #0
 8003758:	60f8      	str	r0, [r7, #12]
 800375a:	60b9      	str	r1, [r7, #8]
 800375c:	607a      	str	r2, [r7, #4]
 800375e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003762:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	461a      	mov	r2, r3
 800376a:	21a5      	movs	r1, #165	@ 0xa5
 800376c:	f001 fdf2 	bl	8005354 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003772:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800377a:	3b01      	subs	r3, #1
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4413      	add	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	f023 0307 	bic.w	r3, r3, #7
 8003788:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00b      	beq.n	80037ac <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003798:	f383 8811 	msr	BASEPRI, r3
 800379c:	f3bf 8f6f 	isb	sy
 80037a0:	f3bf 8f4f 	dsb	sy
 80037a4:	617b      	str	r3, [r7, #20]
}
 80037a6:	bf00      	nop
 80037a8:	bf00      	nop
 80037aa:	e7fd      	b.n	80037a8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d01f      	beq.n	80037f2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037b2:	2300      	movs	r3, #0
 80037b4:	61fb      	str	r3, [r7, #28]
 80037b6:	e012      	b.n	80037de <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	4413      	add	r3, r2
 80037be:	7819      	ldrb	r1, [r3, #0]
 80037c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	4413      	add	r3, r2
 80037c6:	3334      	adds	r3, #52	@ 0x34
 80037c8:	460a      	mov	r2, r1
 80037ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	4413      	add	r3, r2
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d006      	beq.n	80037e6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	3301      	adds	r3, #1
 80037dc:	61fb      	str	r3, [r7, #28]
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	2b0f      	cmp	r3, #15
 80037e2:	d9e9      	bls.n	80037b8 <prvInitialiseNewTask+0x66>
 80037e4:	e000      	b.n	80037e8 <prvInitialiseNewTask+0x96>
			{
				break;
 80037e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80037e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80037f0:	e003      	b.n	80037fa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80037f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80037fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037fc:	2b37      	cmp	r3, #55	@ 0x37
 80037fe:	d901      	bls.n	8003804 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003800:	2337      	movs	r3, #55	@ 0x37
 8003802:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003806:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003808:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800380a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800380c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800380e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003812:	2200      	movs	r2, #0
 8003814:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003818:	3304      	adds	r3, #4
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff f92a 	bl	8002a74 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003822:	3318      	adds	r3, #24
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff f925 	bl	8002a74 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800382a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800382e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003832:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003838:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800383a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800383e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003842:	2200      	movs	r2, #0
 8003844:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	68f9      	ldr	r1, [r7, #12]
 8003852:	69b8      	ldr	r0, [r7, #24]
 8003854:	f001 f908 	bl	8004a68 <pxPortInitialiseStack>
 8003858:	4602      	mov	r2, r0
 800385a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800385e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003866:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003868:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800386a:	bf00      	nop
 800386c:	3720      	adds	r7, #32
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
	...

08003874 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800387c:	f001 fa24 	bl	8004cc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003880:	4b2d      	ldr	r3, [pc, #180]	@ (8003938 <prvAddNewTaskToReadyList+0xc4>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	3301      	adds	r3, #1
 8003886:	4a2c      	ldr	r2, [pc, #176]	@ (8003938 <prvAddNewTaskToReadyList+0xc4>)
 8003888:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800388a:	4b2c      	ldr	r3, [pc, #176]	@ (800393c <prvAddNewTaskToReadyList+0xc8>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d109      	bne.n	80038a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003892:	4a2a      	ldr	r2, [pc, #168]	@ (800393c <prvAddNewTaskToReadyList+0xc8>)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003898:	4b27      	ldr	r3, [pc, #156]	@ (8003938 <prvAddNewTaskToReadyList+0xc4>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d110      	bne.n	80038c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038a0:	f000 fbe8 	bl	8004074 <prvInitialiseTaskLists>
 80038a4:	e00d      	b.n	80038c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038a6:	4b26      	ldr	r3, [pc, #152]	@ (8003940 <prvAddNewTaskToReadyList+0xcc>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d109      	bne.n	80038c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038ae:	4b23      	ldr	r3, [pc, #140]	@ (800393c <prvAddNewTaskToReadyList+0xc8>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d802      	bhi.n	80038c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038bc:	4a1f      	ldr	r2, [pc, #124]	@ (800393c <prvAddNewTaskToReadyList+0xc8>)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80038c2:	4b20      	ldr	r3, [pc, #128]	@ (8003944 <prvAddNewTaskToReadyList+0xd0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	3301      	adds	r3, #1
 80038c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003944 <prvAddNewTaskToReadyList+0xd0>)
 80038ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80038cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003944 <prvAddNewTaskToReadyList+0xd0>)
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003948 <prvAddNewTaskToReadyList+0xd4>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d903      	bls.n	80038e8 <prvAddNewTaskToReadyList+0x74>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e4:	4a18      	ldr	r2, [pc, #96]	@ (8003948 <prvAddNewTaskToReadyList+0xd4>)
 80038e6:	6013      	str	r3, [r2, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4a15      	ldr	r2, [pc, #84]	@ (800394c <prvAddNewTaskToReadyList+0xd8>)
 80038f6:	441a      	add	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3304      	adds	r3, #4
 80038fc:	4619      	mov	r1, r3
 80038fe:	4610      	mov	r0, r2
 8003900:	f7ff f8c5 	bl	8002a8e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003904:	f001 fa12 	bl	8004d2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003908:	4b0d      	ldr	r3, [pc, #52]	@ (8003940 <prvAddNewTaskToReadyList+0xcc>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00e      	beq.n	800392e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003910:	4b0a      	ldr	r3, [pc, #40]	@ (800393c <prvAddNewTaskToReadyList+0xc8>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391a:	429a      	cmp	r2, r3
 800391c:	d207      	bcs.n	800392e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800391e:	4b0c      	ldr	r3, [pc, #48]	@ (8003950 <prvAddNewTaskToReadyList+0xdc>)
 8003920:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	f3bf 8f4f 	dsb	sy
 800392a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800392e:	bf00      	nop
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20000db4 	.word	0x20000db4
 800393c:	200008e0 	.word	0x200008e0
 8003940:	20000dc0 	.word	0x20000dc0
 8003944:	20000dd0 	.word	0x20000dd0
 8003948:	20000dbc 	.word	0x20000dbc
 800394c:	200008e4 	.word	0x200008e4
 8003950:	e000ed04 	.word	0xe000ed04

08003954 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08a      	sub	sp, #40	@ 0x28
 8003958:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800395a:	2300      	movs	r3, #0
 800395c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800395e:	2300      	movs	r3, #0
 8003960:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003962:	463a      	mov	r2, r7
 8003964:	1d39      	adds	r1, r7, #4
 8003966:	f107 0308 	add.w	r3, r7, #8
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff f82e 	bl	80029cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003970:	6839      	ldr	r1, [r7, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68ba      	ldr	r2, [r7, #8]
 8003976:	9202      	str	r2, [sp, #8]
 8003978:	9301      	str	r3, [sp, #4]
 800397a:	2300      	movs	r3, #0
 800397c:	9300      	str	r3, [sp, #0]
 800397e:	2300      	movs	r3, #0
 8003980:	460a      	mov	r2, r1
 8003982:	4922      	ldr	r1, [pc, #136]	@ (8003a0c <vTaskStartScheduler+0xb8>)
 8003984:	4822      	ldr	r0, [pc, #136]	@ (8003a10 <vTaskStartScheduler+0xbc>)
 8003986:	f7ff fe3f 	bl	8003608 <xTaskCreateStatic>
 800398a:	4603      	mov	r3, r0
 800398c:	4a21      	ldr	r2, [pc, #132]	@ (8003a14 <vTaskStartScheduler+0xc0>)
 800398e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003990:	4b20      	ldr	r3, [pc, #128]	@ (8003a14 <vTaskStartScheduler+0xc0>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d002      	beq.n	800399e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003998:	2301      	movs	r3, #1
 800399a:	617b      	str	r3, [r7, #20]
 800399c:	e001      	b.n	80039a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800399e:	2300      	movs	r3, #0
 80039a0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d102      	bne.n	80039ae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80039a8:	f000 fd04 	bl	80043b4 <xTimerCreateTimerTask>
 80039ac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d116      	bne.n	80039e2 <vTaskStartScheduler+0x8e>
	__asm volatile
 80039b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039b8:	f383 8811 	msr	BASEPRI, r3
 80039bc:	f3bf 8f6f 	isb	sy
 80039c0:	f3bf 8f4f 	dsb	sy
 80039c4:	613b      	str	r3, [r7, #16]
}
 80039c6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80039c8:	4b13      	ldr	r3, [pc, #76]	@ (8003a18 <vTaskStartScheduler+0xc4>)
 80039ca:	f04f 32ff 	mov.w	r2, #4294967295
 80039ce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80039d0:	4b12      	ldr	r3, [pc, #72]	@ (8003a1c <vTaskStartScheduler+0xc8>)
 80039d2:	2201      	movs	r2, #1
 80039d4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80039d6:	4b12      	ldr	r3, [pc, #72]	@ (8003a20 <vTaskStartScheduler+0xcc>)
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80039dc:	f001 f8d0 	bl	8004b80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80039e0:	e00f      	b.n	8003a02 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e8:	d10b      	bne.n	8003a02 <vTaskStartScheduler+0xae>
	__asm volatile
 80039ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ee:	f383 8811 	msr	BASEPRI, r3
 80039f2:	f3bf 8f6f 	isb	sy
 80039f6:	f3bf 8f4f 	dsb	sy
 80039fa:	60fb      	str	r3, [r7, #12]
}
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	e7fd      	b.n	80039fe <vTaskStartScheduler+0xaa>
}
 8003a02:	bf00      	nop
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	08005cf4 	.word	0x08005cf4
 8003a10:	08004045 	.word	0x08004045
 8003a14:	20000dd8 	.word	0x20000dd8
 8003a18:	20000dd4 	.word	0x20000dd4
 8003a1c:	20000dc0 	.word	0x20000dc0
 8003a20:	20000db8 	.word	0x20000db8

08003a24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003a28:	4b04      	ldr	r3, [pc, #16]	@ (8003a3c <vTaskSuspendAll+0x18>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	4a03      	ldr	r2, [pc, #12]	@ (8003a3c <vTaskSuspendAll+0x18>)
 8003a30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003a32:	bf00      	nop
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	20000ddc 	.word	0x20000ddc

08003a40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003a4e:	4b42      	ldr	r3, [pc, #264]	@ (8003b58 <xTaskResumeAll+0x118>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10b      	bne.n	8003a6e <xTaskResumeAll+0x2e>
	__asm volatile
 8003a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a5a:	f383 8811 	msr	BASEPRI, r3
 8003a5e:	f3bf 8f6f 	isb	sy
 8003a62:	f3bf 8f4f 	dsb	sy
 8003a66:	603b      	str	r3, [r7, #0]
}
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	e7fd      	b.n	8003a6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003a6e:	f001 f92b 	bl	8004cc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003a72:	4b39      	ldr	r3, [pc, #228]	@ (8003b58 <xTaskResumeAll+0x118>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	4a37      	ldr	r2, [pc, #220]	@ (8003b58 <xTaskResumeAll+0x118>)
 8003a7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a7c:	4b36      	ldr	r3, [pc, #216]	@ (8003b58 <xTaskResumeAll+0x118>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d162      	bne.n	8003b4a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a84:	4b35      	ldr	r3, [pc, #212]	@ (8003b5c <xTaskResumeAll+0x11c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d05e      	beq.n	8003b4a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a8c:	e02f      	b.n	8003aee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a8e:	4b34      	ldr	r3, [pc, #208]	@ (8003b60 <xTaskResumeAll+0x120>)
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	3318      	adds	r3, #24
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff f854 	bl	8002b48 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	3304      	adds	r3, #4
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff f84f 	bl	8002b48 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aae:	4b2d      	ldr	r3, [pc, #180]	@ (8003b64 <xTaskResumeAll+0x124>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d903      	bls.n	8003abe <xTaskResumeAll+0x7e>
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aba:	4a2a      	ldr	r2, [pc, #168]	@ (8003b64 <xTaskResumeAll+0x124>)
 8003abc:	6013      	str	r3, [r2, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	4413      	add	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4a27      	ldr	r2, [pc, #156]	@ (8003b68 <xTaskResumeAll+0x128>)
 8003acc:	441a      	add	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	f7fe ffda 	bl	8002a8e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ade:	4b23      	ldr	r3, [pc, #140]	@ (8003b6c <xTaskResumeAll+0x12c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d302      	bcc.n	8003aee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003ae8:	4b21      	ldr	r3, [pc, #132]	@ (8003b70 <xTaskResumeAll+0x130>)
 8003aea:	2201      	movs	r2, #1
 8003aec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003aee:	4b1c      	ldr	r3, [pc, #112]	@ (8003b60 <xTaskResumeAll+0x120>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1cb      	bne.n	8003a8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003afc:	f000 fb58 	bl	80041b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b00:	4b1c      	ldr	r3, [pc, #112]	@ (8003b74 <xTaskResumeAll+0x134>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d010      	beq.n	8003b2e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b0c:	f000 f846 	bl	8003b9c <xTaskIncrementTick>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003b16:	4b16      	ldr	r3, [pc, #88]	@ (8003b70 <xTaskResumeAll+0x130>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1f1      	bne.n	8003b0c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003b28:	4b12      	ldr	r3, [pc, #72]	@ (8003b74 <xTaskResumeAll+0x134>)
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003b2e:	4b10      	ldr	r3, [pc, #64]	@ (8003b70 <xTaskResumeAll+0x130>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d009      	beq.n	8003b4a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003b36:	2301      	movs	r3, #1
 8003b38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003b78 <xTaskResumeAll+0x138>)
 8003b3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b40:	601a      	str	r2, [r3, #0]
 8003b42:	f3bf 8f4f 	dsb	sy
 8003b46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b4a:	f001 f8ef 	bl	8004d2c <vPortExitCritical>

	return xAlreadyYielded;
 8003b4e:	68bb      	ldr	r3, [r7, #8]
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	20000ddc 	.word	0x20000ddc
 8003b5c:	20000db4 	.word	0x20000db4
 8003b60:	20000d74 	.word	0x20000d74
 8003b64:	20000dbc 	.word	0x20000dbc
 8003b68:	200008e4 	.word	0x200008e4
 8003b6c:	200008e0 	.word	0x200008e0
 8003b70:	20000dc8 	.word	0x20000dc8
 8003b74:	20000dc4 	.word	0x20000dc4
 8003b78:	e000ed04 	.word	0xe000ed04

08003b7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003b82:	4b05      	ldr	r3, [pc, #20]	@ (8003b98 <xTaskGetTickCount+0x1c>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003b88:	687b      	ldr	r3, [r7, #4]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	20000db8 	.word	0x20000db8

08003b9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ba6:	4b4f      	ldr	r3, [pc, #316]	@ (8003ce4 <xTaskIncrementTick+0x148>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f040 8090 	bne.w	8003cd0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003bb0:	4b4d      	ldr	r3, [pc, #308]	@ (8003ce8 <xTaskIncrementTick+0x14c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003bb8:	4a4b      	ldr	r2, [pc, #300]	@ (8003ce8 <xTaskIncrementTick+0x14c>)
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d121      	bne.n	8003c08 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003bc4:	4b49      	ldr	r3, [pc, #292]	@ (8003cec <xTaskIncrementTick+0x150>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00b      	beq.n	8003be6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd2:	f383 8811 	msr	BASEPRI, r3
 8003bd6:	f3bf 8f6f 	isb	sy
 8003bda:	f3bf 8f4f 	dsb	sy
 8003bde:	603b      	str	r3, [r7, #0]
}
 8003be0:	bf00      	nop
 8003be2:	bf00      	nop
 8003be4:	e7fd      	b.n	8003be2 <xTaskIncrementTick+0x46>
 8003be6:	4b41      	ldr	r3, [pc, #260]	@ (8003cec <xTaskIncrementTick+0x150>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	4b40      	ldr	r3, [pc, #256]	@ (8003cf0 <xTaskIncrementTick+0x154>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a3e      	ldr	r2, [pc, #248]	@ (8003cec <xTaskIncrementTick+0x150>)
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	4a3e      	ldr	r2, [pc, #248]	@ (8003cf0 <xTaskIncrementTick+0x154>)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6013      	str	r3, [r2, #0]
 8003bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8003cf4 <xTaskIncrementTick+0x158>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	4a3c      	ldr	r2, [pc, #240]	@ (8003cf4 <xTaskIncrementTick+0x158>)
 8003c02:	6013      	str	r3, [r2, #0]
 8003c04:	f000 fad4 	bl	80041b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c08:	4b3b      	ldr	r3, [pc, #236]	@ (8003cf8 <xTaskIncrementTick+0x15c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d349      	bcc.n	8003ca6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c12:	4b36      	ldr	r3, [pc, #216]	@ (8003cec <xTaskIncrementTick+0x150>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d104      	bne.n	8003c26 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c1c:	4b36      	ldr	r3, [pc, #216]	@ (8003cf8 <xTaskIncrementTick+0x15c>)
 8003c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c22:	601a      	str	r2, [r3, #0]
					break;
 8003c24:	e03f      	b.n	8003ca6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c26:	4b31      	ldr	r3, [pc, #196]	@ (8003cec <xTaskIncrementTick+0x150>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d203      	bcs.n	8003c46 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003c3e:	4a2e      	ldr	r2, [pc, #184]	@ (8003cf8 <xTaskIncrementTick+0x15c>)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003c44:	e02f      	b.n	8003ca6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	3304      	adds	r3, #4
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe ff7c 	bl	8002b48 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d004      	beq.n	8003c62 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	3318      	adds	r3, #24
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fe ff73 	bl	8002b48 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c66:	4b25      	ldr	r3, [pc, #148]	@ (8003cfc <xTaskIncrementTick+0x160>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d903      	bls.n	8003c76 <xTaskIncrementTick+0xda>
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c72:	4a22      	ldr	r2, [pc, #136]	@ (8003cfc <xTaskIncrementTick+0x160>)
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4413      	add	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4a1f      	ldr	r2, [pc, #124]	@ (8003d00 <xTaskIncrementTick+0x164>)
 8003c84:	441a      	add	r2, r3
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	3304      	adds	r3, #4
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	4610      	mov	r0, r2
 8003c8e:	f7fe fefe 	bl	8002a8e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c96:	4b1b      	ldr	r3, [pc, #108]	@ (8003d04 <xTaskIncrementTick+0x168>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d3b8      	bcc.n	8003c12 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ca4:	e7b5      	b.n	8003c12 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ca6:	4b17      	ldr	r3, [pc, #92]	@ (8003d04 <xTaskIncrementTick+0x168>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cac:	4914      	ldr	r1, [pc, #80]	@ (8003d00 <xTaskIncrementTick+0x164>)
 8003cae:	4613      	mov	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	440b      	add	r3, r1
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d901      	bls.n	8003cc2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003cc2:	4b11      	ldr	r3, [pc, #68]	@ (8003d08 <xTaskIncrementTick+0x16c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d007      	beq.n	8003cda <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	617b      	str	r3, [r7, #20]
 8003cce:	e004      	b.n	8003cda <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8003d0c <xTaskIncrementTick+0x170>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	4a0d      	ldr	r2, [pc, #52]	@ (8003d0c <xTaskIncrementTick+0x170>)
 8003cd8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003cda:	697b      	ldr	r3, [r7, #20]
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	20000ddc 	.word	0x20000ddc
 8003ce8:	20000db8 	.word	0x20000db8
 8003cec:	20000d6c 	.word	0x20000d6c
 8003cf0:	20000d70 	.word	0x20000d70
 8003cf4:	20000dcc 	.word	0x20000dcc
 8003cf8:	20000dd4 	.word	0x20000dd4
 8003cfc:	20000dbc 	.word	0x20000dbc
 8003d00:	200008e4 	.word	0x200008e4
 8003d04:	200008e0 	.word	0x200008e0
 8003d08:	20000dc8 	.word	0x20000dc8
 8003d0c:	20000dc4 	.word	0x20000dc4

08003d10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d16:	4b28      	ldr	r3, [pc, #160]	@ (8003db8 <vTaskSwitchContext+0xa8>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d1e:	4b27      	ldr	r3, [pc, #156]	@ (8003dbc <vTaskSwitchContext+0xac>)
 8003d20:	2201      	movs	r2, #1
 8003d22:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d24:	e042      	b.n	8003dac <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003d26:	4b25      	ldr	r3, [pc, #148]	@ (8003dbc <vTaskSwitchContext+0xac>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d2c:	4b24      	ldr	r3, [pc, #144]	@ (8003dc0 <vTaskSwitchContext+0xb0>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	60fb      	str	r3, [r7, #12]
 8003d32:	e011      	b.n	8003d58 <vTaskSwitchContext+0x48>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10b      	bne.n	8003d52 <vTaskSwitchContext+0x42>
	__asm volatile
 8003d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	607b      	str	r3, [r7, #4]
}
 8003d4c:	bf00      	nop
 8003d4e:	bf00      	nop
 8003d50:	e7fd      	b.n	8003d4e <vTaskSwitchContext+0x3e>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	3b01      	subs	r3, #1
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	491a      	ldr	r1, [pc, #104]	@ (8003dc4 <vTaskSwitchContext+0xb4>)
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	4413      	add	r3, r2
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	440b      	add	r3, r1
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d0e3      	beq.n	8003d34 <vTaskSwitchContext+0x24>
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	4413      	add	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	4a13      	ldr	r2, [pc, #76]	@ (8003dc4 <vTaskSwitchContext+0xb4>)
 8003d78:	4413      	add	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	605a      	str	r2, [r3, #4]
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	685a      	ldr	r2, [r3, #4]
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	3308      	adds	r3, #8
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d104      	bne.n	8003d9c <vTaskSwitchContext+0x8c>
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	605a      	str	r2, [r3, #4]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	4a09      	ldr	r2, [pc, #36]	@ (8003dc8 <vTaskSwitchContext+0xb8>)
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	4a06      	ldr	r2, [pc, #24]	@ (8003dc0 <vTaskSwitchContext+0xb0>)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6013      	str	r3, [r2, #0]
}
 8003dac:	bf00      	nop
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr
 8003db8:	20000ddc 	.word	0x20000ddc
 8003dbc:	20000dc8 	.word	0x20000dc8
 8003dc0:	20000dbc 	.word	0x20000dbc
 8003dc4:	200008e4 	.word	0x200008e4
 8003dc8:	200008e0 	.word	0x200008e0

08003dcc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d10b      	bne.n	8003df4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de0:	f383 8811 	msr	BASEPRI, r3
 8003de4:	f3bf 8f6f 	isb	sy
 8003de8:	f3bf 8f4f 	dsb	sy
 8003dec:	60fb      	str	r3, [r7, #12]
}
 8003dee:	bf00      	nop
 8003df0:	bf00      	nop
 8003df2:	e7fd      	b.n	8003df0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003df4:	4b07      	ldr	r3, [pc, #28]	@ (8003e14 <vTaskPlaceOnEventList+0x48>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	3318      	adds	r3, #24
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f7fe fe6a 	bl	8002ad6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e02:	2101      	movs	r1, #1
 8003e04:	6838      	ldr	r0, [r7, #0]
 8003e06:	f000 fa81 	bl	800430c <prvAddCurrentTaskToDelayedList>
}
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	200008e0 	.word	0x200008e0

08003e18 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10b      	bne.n	8003e42 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e2e:	f383 8811 	msr	BASEPRI, r3
 8003e32:	f3bf 8f6f 	isb	sy
 8003e36:	f3bf 8f4f 	dsb	sy
 8003e3a:	617b      	str	r3, [r7, #20]
}
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	e7fd      	b.n	8003e3e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e42:	4b0a      	ldr	r3, [pc, #40]	@ (8003e6c <vTaskPlaceOnEventListRestricted+0x54>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	3318      	adds	r3, #24
 8003e48:	4619      	mov	r1, r3
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f7fe fe1f 	bl	8002a8e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003e56:	f04f 33ff 	mov.w	r3, #4294967295
 8003e5a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	68b8      	ldr	r0, [r7, #8]
 8003e60:	f000 fa54 	bl	800430c <prvAddCurrentTaskToDelayedList>
	}
 8003e64:	bf00      	nop
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	200008e0 	.word	0x200008e0

08003e70 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10b      	bne.n	8003e9e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e8a:	f383 8811 	msr	BASEPRI, r3
 8003e8e:	f3bf 8f6f 	isb	sy
 8003e92:	f3bf 8f4f 	dsb	sy
 8003e96:	60fb      	str	r3, [r7, #12]
}
 8003e98:	bf00      	nop
 8003e9a:	bf00      	nop
 8003e9c:	e7fd      	b.n	8003e9a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	3318      	adds	r3, #24
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7fe fe50 	bl	8002b48 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f20 <xTaskRemoveFromEventList+0xb0>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d11d      	bne.n	8003eec <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7fe fe47 	bl	8002b48 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ebe:	4b19      	ldr	r3, [pc, #100]	@ (8003f24 <xTaskRemoveFromEventList+0xb4>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d903      	bls.n	8003ece <xTaskRemoveFromEventList+0x5e>
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eca:	4a16      	ldr	r2, [pc, #88]	@ (8003f24 <xTaskRemoveFromEventList+0xb4>)
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4a13      	ldr	r2, [pc, #76]	@ (8003f28 <xTaskRemoveFromEventList+0xb8>)
 8003edc:	441a      	add	r2, r3
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4610      	mov	r0, r2
 8003ee6:	f7fe fdd2 	bl	8002a8e <vListInsertEnd>
 8003eea:	e005      	b.n	8003ef8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	3318      	adds	r3, #24
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	480e      	ldr	r0, [pc, #56]	@ (8003f2c <xTaskRemoveFromEventList+0xbc>)
 8003ef4:	f7fe fdcb 	bl	8002a8e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003efc:	4b0c      	ldr	r3, [pc, #48]	@ (8003f30 <xTaskRemoveFromEventList+0xc0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d905      	bls.n	8003f12 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f06:	2301      	movs	r3, #1
 8003f08:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f34 <xTaskRemoveFromEventList+0xc4>)
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	e001      	b.n	8003f16 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003f12:	2300      	movs	r3, #0
 8003f14:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f16:	697b      	ldr	r3, [r7, #20]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	20000ddc 	.word	0x20000ddc
 8003f24:	20000dbc 	.word	0x20000dbc
 8003f28:	200008e4 	.word	0x200008e4
 8003f2c:	20000d74 	.word	0x20000d74
 8003f30:	200008e0 	.word	0x200008e0
 8003f34:	20000dc8 	.word	0x20000dc8

08003f38 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003f40:	4b06      	ldr	r3, [pc, #24]	@ (8003f5c <vTaskInternalSetTimeOutState+0x24>)
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003f48:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <vTaskInternalSetTimeOutState+0x28>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	605a      	str	r2, [r3, #4]
}
 8003f50:	bf00      	nop
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	20000dcc 	.word	0x20000dcc
 8003f60:	20000db8 	.word	0x20000db8

08003f64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d10b      	bne.n	8003f8c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f78:	f383 8811 	msr	BASEPRI, r3
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	613b      	str	r3, [r7, #16]
}
 8003f86:	bf00      	nop
 8003f88:	bf00      	nop
 8003f8a:	e7fd      	b.n	8003f88 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10b      	bne.n	8003faa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f96:	f383 8811 	msr	BASEPRI, r3
 8003f9a:	f3bf 8f6f 	isb	sy
 8003f9e:	f3bf 8f4f 	dsb	sy
 8003fa2:	60fb      	str	r3, [r7, #12]
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	e7fd      	b.n	8003fa6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003faa:	f000 fe8d 	bl	8004cc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003fae:	4b1d      	ldr	r3, [pc, #116]	@ (8004024 <xTaskCheckForTimeOut+0xc0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc6:	d102      	bne.n	8003fce <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	61fb      	str	r3, [r7, #28]
 8003fcc:	e023      	b.n	8004016 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	4b15      	ldr	r3, [pc, #84]	@ (8004028 <xTaskCheckForTimeOut+0xc4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d007      	beq.n	8003fea <xTaskCheckForTimeOut+0x86>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d302      	bcc.n	8003fea <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	61fb      	str	r3, [r7, #28]
 8003fe8:	e015      	b.n	8004016 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d20b      	bcs.n	800400c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	1ad2      	subs	r2, r2, r3
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f7ff ff99 	bl	8003f38 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004006:	2300      	movs	r3, #0
 8004008:	61fb      	str	r3, [r7, #28]
 800400a:	e004      	b.n	8004016 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004012:	2301      	movs	r3, #1
 8004014:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004016:	f000 fe89 	bl	8004d2c <vPortExitCritical>

	return xReturn;
 800401a:	69fb      	ldr	r3, [r7, #28]
}
 800401c:	4618      	mov	r0, r3
 800401e:	3720      	adds	r7, #32
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20000db8 	.word	0x20000db8
 8004028:	20000dcc 	.word	0x20000dcc

0800402c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004030:	4b03      	ldr	r3, [pc, #12]	@ (8004040 <vTaskMissedYield+0x14>)
 8004032:	2201      	movs	r2, #1
 8004034:	601a      	str	r2, [r3, #0]
}
 8004036:	bf00      	nop
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	20000dc8 	.word	0x20000dc8

08004044 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800404c:	f000 f852 	bl	80040f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004050:	4b06      	ldr	r3, [pc, #24]	@ (800406c <prvIdleTask+0x28>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d9f9      	bls.n	800404c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004058:	4b05      	ldr	r3, [pc, #20]	@ (8004070 <prvIdleTask+0x2c>)
 800405a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004068:	e7f0      	b.n	800404c <prvIdleTask+0x8>
 800406a:	bf00      	nop
 800406c:	200008e4 	.word	0x200008e4
 8004070:	e000ed04 	.word	0xe000ed04

08004074 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800407a:	2300      	movs	r3, #0
 800407c:	607b      	str	r3, [r7, #4]
 800407e:	e00c      	b.n	800409a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	4613      	mov	r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4413      	add	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4a12      	ldr	r2, [pc, #72]	@ (80040d4 <prvInitialiseTaskLists+0x60>)
 800408c:	4413      	add	r3, r2
 800408e:	4618      	mov	r0, r3
 8004090:	f7fe fcd0 	bl	8002a34 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3301      	adds	r3, #1
 8004098:	607b      	str	r3, [r7, #4]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b37      	cmp	r3, #55	@ 0x37
 800409e:	d9ef      	bls.n	8004080 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80040a0:	480d      	ldr	r0, [pc, #52]	@ (80040d8 <prvInitialiseTaskLists+0x64>)
 80040a2:	f7fe fcc7 	bl	8002a34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80040a6:	480d      	ldr	r0, [pc, #52]	@ (80040dc <prvInitialiseTaskLists+0x68>)
 80040a8:	f7fe fcc4 	bl	8002a34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80040ac:	480c      	ldr	r0, [pc, #48]	@ (80040e0 <prvInitialiseTaskLists+0x6c>)
 80040ae:	f7fe fcc1 	bl	8002a34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80040b2:	480c      	ldr	r0, [pc, #48]	@ (80040e4 <prvInitialiseTaskLists+0x70>)
 80040b4:	f7fe fcbe 	bl	8002a34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80040b8:	480b      	ldr	r0, [pc, #44]	@ (80040e8 <prvInitialiseTaskLists+0x74>)
 80040ba:	f7fe fcbb 	bl	8002a34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80040be:	4b0b      	ldr	r3, [pc, #44]	@ (80040ec <prvInitialiseTaskLists+0x78>)
 80040c0:	4a05      	ldr	r2, [pc, #20]	@ (80040d8 <prvInitialiseTaskLists+0x64>)
 80040c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80040c4:	4b0a      	ldr	r3, [pc, #40]	@ (80040f0 <prvInitialiseTaskLists+0x7c>)
 80040c6:	4a05      	ldr	r2, [pc, #20]	@ (80040dc <prvInitialiseTaskLists+0x68>)
 80040c8:	601a      	str	r2, [r3, #0]
}
 80040ca:	bf00      	nop
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	200008e4 	.word	0x200008e4
 80040d8:	20000d44 	.word	0x20000d44
 80040dc:	20000d58 	.word	0x20000d58
 80040e0:	20000d74 	.word	0x20000d74
 80040e4:	20000d88 	.word	0x20000d88
 80040e8:	20000da0 	.word	0x20000da0
 80040ec:	20000d6c 	.word	0x20000d6c
 80040f0:	20000d70 	.word	0x20000d70

080040f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040fa:	e019      	b.n	8004130 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80040fc:	f000 fde4 	bl	8004cc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004100:	4b10      	ldr	r3, [pc, #64]	@ (8004144 <prvCheckTasksWaitingTermination+0x50>)
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3304      	adds	r3, #4
 800410c:	4618      	mov	r0, r3
 800410e:	f7fe fd1b 	bl	8002b48 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004112:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <prvCheckTasksWaitingTermination+0x54>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	3b01      	subs	r3, #1
 8004118:	4a0b      	ldr	r2, [pc, #44]	@ (8004148 <prvCheckTasksWaitingTermination+0x54>)
 800411a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800411c:	4b0b      	ldr	r3, [pc, #44]	@ (800414c <prvCheckTasksWaitingTermination+0x58>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	3b01      	subs	r3, #1
 8004122:	4a0a      	ldr	r2, [pc, #40]	@ (800414c <prvCheckTasksWaitingTermination+0x58>)
 8004124:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004126:	f000 fe01 	bl	8004d2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f810 	bl	8004150 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004130:	4b06      	ldr	r3, [pc, #24]	@ (800414c <prvCheckTasksWaitingTermination+0x58>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1e1      	bne.n	80040fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004138:	bf00      	nop
 800413a:	bf00      	nop
 800413c:	3708      	adds	r7, #8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	20000d88 	.word	0x20000d88
 8004148:	20000db4 	.word	0x20000db4
 800414c:	20000d9c 	.word	0x20000d9c

08004150 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800415e:	2b00      	cmp	r3, #0
 8004160:	d108      	bne.n	8004174 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004166:	4618      	mov	r0, r3
 8004168:	f000 ff9e 	bl	80050a8 <vPortFree>
				vPortFree( pxTCB );
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 ff9b 	bl	80050a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004172:	e019      	b.n	80041a8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800417a:	2b01      	cmp	r3, #1
 800417c:	d103      	bne.n	8004186 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 ff92 	bl	80050a8 <vPortFree>
	}
 8004184:	e010      	b.n	80041a8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800418c:	2b02      	cmp	r3, #2
 800418e:	d00b      	beq.n	80041a8 <prvDeleteTCB+0x58>
	__asm volatile
 8004190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004194:	f383 8811 	msr	BASEPRI, r3
 8004198:	f3bf 8f6f 	isb	sy
 800419c:	f3bf 8f4f 	dsb	sy
 80041a0:	60fb      	str	r3, [r7, #12]
}
 80041a2:	bf00      	nop
 80041a4:	bf00      	nop
 80041a6:	e7fd      	b.n	80041a4 <prvDeleteTCB+0x54>
	}
 80041a8:	bf00      	nop
 80041aa:	3710      	adds	r7, #16
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041b6:	4b0c      	ldr	r3, [pc, #48]	@ (80041e8 <prvResetNextTaskUnblockTime+0x38>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d104      	bne.n	80041ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80041c0:	4b0a      	ldr	r3, [pc, #40]	@ (80041ec <prvResetNextTaskUnblockTime+0x3c>)
 80041c2:	f04f 32ff 	mov.w	r2, #4294967295
 80041c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80041c8:	e008      	b.n	80041dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041ca:	4b07      	ldr	r3, [pc, #28]	@ (80041e8 <prvResetNextTaskUnblockTime+0x38>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	4a04      	ldr	r2, [pc, #16]	@ (80041ec <prvResetNextTaskUnblockTime+0x3c>)
 80041da:	6013      	str	r3, [r2, #0]
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	20000d6c 	.word	0x20000d6c
 80041ec:	20000dd4 	.word	0x20000dd4

080041f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80041f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004224 <xTaskGetSchedulerState+0x34>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d102      	bne.n	8004204 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80041fe:	2301      	movs	r3, #1
 8004200:	607b      	str	r3, [r7, #4]
 8004202:	e008      	b.n	8004216 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004204:	4b08      	ldr	r3, [pc, #32]	@ (8004228 <xTaskGetSchedulerState+0x38>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d102      	bne.n	8004212 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800420c:	2302      	movs	r3, #2
 800420e:	607b      	str	r3, [r7, #4]
 8004210:	e001      	b.n	8004216 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004212:	2300      	movs	r3, #0
 8004214:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004216:	687b      	ldr	r3, [r7, #4]
	}
 8004218:	4618      	mov	r0, r3
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr
 8004224:	20000dc0 	.word	0x20000dc0
 8004228:	20000ddc 	.word	0x20000ddc

0800422c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d058      	beq.n	80042f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004242:	4b2f      	ldr	r3, [pc, #188]	@ (8004300 <xTaskPriorityDisinherit+0xd4>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	429a      	cmp	r2, r3
 800424a:	d00b      	beq.n	8004264 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	60fb      	str	r3, [r7, #12]
}
 800425e:	bf00      	nop
 8004260:	bf00      	nop
 8004262:	e7fd      	b.n	8004260 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10b      	bne.n	8004284 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800426c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004270:	f383 8811 	msr	BASEPRI, r3
 8004274:	f3bf 8f6f 	isb	sy
 8004278:	f3bf 8f4f 	dsb	sy
 800427c:	60bb      	str	r3, [r7, #8]
}
 800427e:	bf00      	nop
 8004280:	bf00      	nop
 8004282:	e7fd      	b.n	8004280 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004288:	1e5a      	subs	r2, r3, #1
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004296:	429a      	cmp	r2, r3
 8004298:	d02c      	beq.n	80042f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d128      	bne.n	80042f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	3304      	adds	r3, #4
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fe fc4e 	bl	8002b48 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004304 <xTaskPriorityDisinherit+0xd8>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d903      	bls.n	80042d4 <xTaskPriorityDisinherit+0xa8>
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d0:	4a0c      	ldr	r2, [pc, #48]	@ (8004304 <xTaskPriorityDisinherit+0xd8>)
 80042d2:	6013      	str	r3, [r2, #0]
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042d8:	4613      	mov	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4413      	add	r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	4a09      	ldr	r2, [pc, #36]	@ (8004308 <xTaskPriorityDisinherit+0xdc>)
 80042e2:	441a      	add	r2, r3
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	3304      	adds	r3, #4
 80042e8:	4619      	mov	r1, r3
 80042ea:	4610      	mov	r0, r2
 80042ec:	f7fe fbcf 	bl	8002a8e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80042f0:	2301      	movs	r3, #1
 80042f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80042f4:	697b      	ldr	r3, [r7, #20]
	}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3718      	adds	r7, #24
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	200008e0 	.word	0x200008e0
 8004304:	20000dbc 	.word	0x20000dbc
 8004308:	200008e4 	.word	0x200008e4

0800430c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004316:	4b21      	ldr	r3, [pc, #132]	@ (800439c <prvAddCurrentTaskToDelayedList+0x90>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800431c:	4b20      	ldr	r3, [pc, #128]	@ (80043a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	3304      	adds	r3, #4
 8004322:	4618      	mov	r0, r3
 8004324:	f7fe fc10 	bl	8002b48 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800432e:	d10a      	bne.n	8004346 <prvAddCurrentTaskToDelayedList+0x3a>
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d007      	beq.n	8004346 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004336:	4b1a      	ldr	r3, [pc, #104]	@ (80043a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	3304      	adds	r3, #4
 800433c:	4619      	mov	r1, r3
 800433e:	4819      	ldr	r0, [pc, #100]	@ (80043a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004340:	f7fe fba5 	bl	8002a8e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004344:	e026      	b.n	8004394 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4413      	add	r3, r2
 800434c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800434e:	4b14      	ldr	r3, [pc, #80]	@ (80043a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	429a      	cmp	r2, r3
 800435c:	d209      	bcs.n	8004372 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800435e:	4b12      	ldr	r3, [pc, #72]	@ (80043a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	4b0f      	ldr	r3, [pc, #60]	@ (80043a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	3304      	adds	r3, #4
 8004368:	4619      	mov	r1, r3
 800436a:	4610      	mov	r0, r2
 800436c:	f7fe fbb3 	bl	8002ad6 <vListInsert>
}
 8004370:	e010      	b.n	8004394 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004372:	4b0e      	ldr	r3, [pc, #56]	@ (80043ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	4b0a      	ldr	r3, [pc, #40]	@ (80043a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	3304      	adds	r3, #4
 800437c:	4619      	mov	r1, r3
 800437e:	4610      	mov	r0, r2
 8004380:	f7fe fba9 	bl	8002ad6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004384:	4b0a      	ldr	r3, [pc, #40]	@ (80043b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68ba      	ldr	r2, [r7, #8]
 800438a:	429a      	cmp	r2, r3
 800438c:	d202      	bcs.n	8004394 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800438e:	4a08      	ldr	r2, [pc, #32]	@ (80043b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	6013      	str	r3, [r2, #0]
}
 8004394:	bf00      	nop
 8004396:	3710      	adds	r7, #16
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000db8 	.word	0x20000db8
 80043a0:	200008e0 	.word	0x200008e0
 80043a4:	20000da0 	.word	0x20000da0
 80043a8:	20000d70 	.word	0x20000d70
 80043ac:	20000d6c 	.word	0x20000d6c
 80043b0:	20000dd4 	.word	0x20000dd4

080043b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b08a      	sub	sp, #40	@ 0x28
 80043b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80043ba:	2300      	movs	r3, #0
 80043bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80043be:	f000 fb13 	bl	80049e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80043c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004438 <xTimerCreateTimerTask+0x84>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d021      	beq.n	800440e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80043ca:	2300      	movs	r3, #0
 80043cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80043ce:	2300      	movs	r3, #0
 80043d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80043d2:	1d3a      	adds	r2, r7, #4
 80043d4:	f107 0108 	add.w	r1, r7, #8
 80043d8:	f107 030c 	add.w	r3, r7, #12
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fe fb0f 	bl	8002a00 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	9202      	str	r2, [sp, #8]
 80043ea:	9301      	str	r3, [sp, #4]
 80043ec:	2302      	movs	r3, #2
 80043ee:	9300      	str	r3, [sp, #0]
 80043f0:	2300      	movs	r3, #0
 80043f2:	460a      	mov	r2, r1
 80043f4:	4911      	ldr	r1, [pc, #68]	@ (800443c <xTimerCreateTimerTask+0x88>)
 80043f6:	4812      	ldr	r0, [pc, #72]	@ (8004440 <xTimerCreateTimerTask+0x8c>)
 80043f8:	f7ff f906 	bl	8003608 <xTaskCreateStatic>
 80043fc:	4603      	mov	r3, r0
 80043fe:	4a11      	ldr	r2, [pc, #68]	@ (8004444 <xTimerCreateTimerTask+0x90>)
 8004400:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004402:	4b10      	ldr	r3, [pc, #64]	@ (8004444 <xTimerCreateTimerTask+0x90>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800440a:	2301      	movs	r3, #1
 800440c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d10b      	bne.n	800442c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004418:	f383 8811 	msr	BASEPRI, r3
 800441c:	f3bf 8f6f 	isb	sy
 8004420:	f3bf 8f4f 	dsb	sy
 8004424:	613b      	str	r3, [r7, #16]
}
 8004426:	bf00      	nop
 8004428:	bf00      	nop
 800442a:	e7fd      	b.n	8004428 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800442c:	697b      	ldr	r3, [r7, #20]
}
 800442e:	4618      	mov	r0, r3
 8004430:	3718      	adds	r7, #24
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	20000e10 	.word	0x20000e10
 800443c:	08005cfc 	.word	0x08005cfc
 8004440:	08004581 	.word	0x08004581
 8004444:	20000e14 	.word	0x20000e14

08004448 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b08a      	sub	sp, #40	@ 0x28
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
 8004454:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004456:	2300      	movs	r3, #0
 8004458:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10b      	bne.n	8004478 <xTimerGenericCommand+0x30>
	__asm volatile
 8004460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004464:	f383 8811 	msr	BASEPRI, r3
 8004468:	f3bf 8f6f 	isb	sy
 800446c:	f3bf 8f4f 	dsb	sy
 8004470:	623b      	str	r3, [r7, #32]
}
 8004472:	bf00      	nop
 8004474:	bf00      	nop
 8004476:	e7fd      	b.n	8004474 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004478:	4b19      	ldr	r3, [pc, #100]	@ (80044e0 <xTimerGenericCommand+0x98>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d02a      	beq.n	80044d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	2b05      	cmp	r3, #5
 8004490:	dc18      	bgt.n	80044c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004492:	f7ff fead 	bl	80041f0 <xTaskGetSchedulerState>
 8004496:	4603      	mov	r3, r0
 8004498:	2b02      	cmp	r3, #2
 800449a:	d109      	bne.n	80044b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800449c:	4b10      	ldr	r3, [pc, #64]	@ (80044e0 <xTimerGenericCommand+0x98>)
 800449e:	6818      	ldr	r0, [r3, #0]
 80044a0:	f107 0110 	add.w	r1, r7, #16
 80044a4:	2300      	movs	r3, #0
 80044a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044a8:	f7fe fcbe 	bl	8002e28 <xQueueGenericSend>
 80044ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80044ae:	e012      	b.n	80044d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80044b0:	4b0b      	ldr	r3, [pc, #44]	@ (80044e0 <xTimerGenericCommand+0x98>)
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	f107 0110 	add.w	r1, r7, #16
 80044b8:	2300      	movs	r3, #0
 80044ba:	2200      	movs	r2, #0
 80044bc:	f7fe fcb4 	bl	8002e28 <xQueueGenericSend>
 80044c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80044c2:	e008      	b.n	80044d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80044c4:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <xTimerGenericCommand+0x98>)
 80044c6:	6818      	ldr	r0, [r3, #0]
 80044c8:	f107 0110 	add.w	r1, r7, #16
 80044cc:	2300      	movs	r3, #0
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	f7fe fdac 	bl	800302c <xQueueGenericSendFromISR>
 80044d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3728      	adds	r7, #40	@ 0x28
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	20000e10 	.word	0x20000e10

080044e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b088      	sub	sp, #32
 80044e8:	af02      	add	r7, sp, #8
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044ee:	4b23      	ldr	r3, [pc, #140]	@ (800457c <prvProcessExpiredTimer+0x98>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7fe fb23 	bl	8002b48 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	d023      	beq.n	8004558 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	699a      	ldr	r2, [r3, #24]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	18d1      	adds	r1, r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	6978      	ldr	r0, [r7, #20]
 800451e:	f000 f8d5 	bl	80046cc <prvInsertTimerInActiveList>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d020      	beq.n	800456a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004528:	2300      	movs	r3, #0
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	2300      	movs	r3, #0
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	2100      	movs	r1, #0
 8004532:	6978      	ldr	r0, [r7, #20]
 8004534:	f7ff ff88 	bl	8004448 <xTimerGenericCommand>
 8004538:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d114      	bne.n	800456a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004544:	f383 8811 	msr	BASEPRI, r3
 8004548:	f3bf 8f6f 	isb	sy
 800454c:	f3bf 8f4f 	dsb	sy
 8004550:	60fb      	str	r3, [r7, #12]
}
 8004552:	bf00      	nop
 8004554:	bf00      	nop
 8004556:	e7fd      	b.n	8004554 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800455e:	f023 0301 	bic.w	r3, r3, #1
 8004562:	b2da      	uxtb	r2, r3
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	6978      	ldr	r0, [r7, #20]
 8004570:	4798      	blx	r3
}
 8004572:	bf00      	nop
 8004574:	3718      	adds	r7, #24
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	20000e08 	.word	0x20000e08

08004580 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004588:	f107 0308 	add.w	r3, r7, #8
 800458c:	4618      	mov	r0, r3
 800458e:	f000 f859 	bl	8004644 <prvGetNextExpireTime>
 8004592:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4619      	mov	r1, r3
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 f805 	bl	80045a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800459e:	f000 f8d7 	bl	8004750 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80045a2:	bf00      	nop
 80045a4:	e7f0      	b.n	8004588 <prvTimerTask+0x8>
	...

080045a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80045b2:	f7ff fa37 	bl	8003a24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045b6:	f107 0308 	add.w	r3, r7, #8
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 f866 	bl	800468c <prvSampleTimeNow>
 80045c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d130      	bne.n	800462a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <prvProcessTimerOrBlockTask+0x3c>
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d806      	bhi.n	80045e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80045d6:	f7ff fa33 	bl	8003a40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80045da:	68f9      	ldr	r1, [r7, #12]
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7ff ff81 	bl	80044e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80045e2:	e024      	b.n	800462e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d008      	beq.n	80045fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80045ea:	4b13      	ldr	r3, [pc, #76]	@ (8004638 <prvProcessTimerOrBlockTask+0x90>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <prvProcessTimerOrBlockTask+0x50>
 80045f4:	2301      	movs	r3, #1
 80045f6:	e000      	b.n	80045fa <prvProcessTimerOrBlockTask+0x52>
 80045f8:	2300      	movs	r3, #0
 80045fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80045fc:	4b0f      	ldr	r3, [pc, #60]	@ (800463c <prvProcessTimerOrBlockTask+0x94>)
 80045fe:	6818      	ldr	r0, [r3, #0]
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	4619      	mov	r1, r3
 800460a:	f7fe ffc9 	bl	80035a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800460e:	f7ff fa17 	bl	8003a40 <xTaskResumeAll>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10a      	bne.n	800462e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004618:	4b09      	ldr	r3, [pc, #36]	@ (8004640 <prvProcessTimerOrBlockTask+0x98>)
 800461a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800461e:	601a      	str	r2, [r3, #0]
 8004620:	f3bf 8f4f 	dsb	sy
 8004624:	f3bf 8f6f 	isb	sy
}
 8004628:	e001      	b.n	800462e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800462a:	f7ff fa09 	bl	8003a40 <xTaskResumeAll>
}
 800462e:	bf00      	nop
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	20000e0c 	.word	0x20000e0c
 800463c:	20000e10 	.word	0x20000e10
 8004640:	e000ed04 	.word	0xe000ed04

08004644 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800464c:	4b0e      	ldr	r3, [pc, #56]	@ (8004688 <prvGetNextExpireTime+0x44>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <prvGetNextExpireTime+0x16>
 8004656:	2201      	movs	r2, #1
 8004658:	e000      	b.n	800465c <prvGetNextExpireTime+0x18>
 800465a:	2200      	movs	r2, #0
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d105      	bne.n	8004674 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004668:	4b07      	ldr	r3, [pc, #28]	@ (8004688 <prvGetNextExpireTime+0x44>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	60fb      	str	r3, [r7, #12]
 8004672:	e001      	b.n	8004678 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004674:	2300      	movs	r3, #0
 8004676:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004678:	68fb      	ldr	r3, [r7, #12]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3714      	adds	r7, #20
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	20000e08 	.word	0x20000e08

0800468c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004694:	f7ff fa72 	bl	8003b7c <xTaskGetTickCount>
 8004698:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800469a:	4b0b      	ldr	r3, [pc, #44]	@ (80046c8 <prvSampleTimeNow+0x3c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d205      	bcs.n	80046b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80046a4:	f000 f93a 	bl	800491c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	e002      	b.n	80046b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80046b6:	4a04      	ldr	r2, [pc, #16]	@ (80046c8 <prvSampleTimeNow+0x3c>)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80046bc:	68fb      	ldr	r3, [r7, #12]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	20000e18 	.word	0x20000e18

080046cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80046da:	2300      	movs	r3, #0
 80046dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	68ba      	ldr	r2, [r7, #8]
 80046e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d812      	bhi.n	8004718 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	1ad2      	subs	r2, r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d302      	bcc.n	8004706 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004700:	2301      	movs	r3, #1
 8004702:	617b      	str	r3, [r7, #20]
 8004704:	e01b      	b.n	800473e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004706:	4b10      	ldr	r3, [pc, #64]	@ (8004748 <prvInsertTimerInActiveList+0x7c>)
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	3304      	adds	r3, #4
 800470e:	4619      	mov	r1, r3
 8004710:	4610      	mov	r0, r2
 8004712:	f7fe f9e0 	bl	8002ad6 <vListInsert>
 8004716:	e012      	b.n	800473e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	429a      	cmp	r2, r3
 800471e:	d206      	bcs.n	800472e <prvInsertTimerInActiveList+0x62>
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	429a      	cmp	r2, r3
 8004726:	d302      	bcc.n	800472e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004728:	2301      	movs	r3, #1
 800472a:	617b      	str	r3, [r7, #20]
 800472c:	e007      	b.n	800473e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800472e:	4b07      	ldr	r3, [pc, #28]	@ (800474c <prvInsertTimerInActiveList+0x80>)
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	3304      	adds	r3, #4
 8004736:	4619      	mov	r1, r3
 8004738:	4610      	mov	r0, r2
 800473a:	f7fe f9cc 	bl	8002ad6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800473e:	697b      	ldr	r3, [r7, #20]
}
 8004740:	4618      	mov	r0, r3
 8004742:	3718      	adds	r7, #24
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	20000e0c 	.word	0x20000e0c
 800474c:	20000e08 	.word	0x20000e08

08004750 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08e      	sub	sp, #56	@ 0x38
 8004754:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004756:	e0ce      	b.n	80048f6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	da19      	bge.n	8004792 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800475e:	1d3b      	adds	r3, r7, #4
 8004760:	3304      	adds	r3, #4
 8004762:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10b      	bne.n	8004782 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800476a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800476e:	f383 8811 	msr	BASEPRI, r3
 8004772:	f3bf 8f6f 	isb	sy
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	61fb      	str	r3, [r7, #28]
}
 800477c:	bf00      	nop
 800477e:	bf00      	nop
 8004780:	e7fd      	b.n	800477e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004788:	6850      	ldr	r0, [r2, #4]
 800478a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800478c:	6892      	ldr	r2, [r2, #8]
 800478e:	4611      	mov	r1, r2
 8004790:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	f2c0 80ae 	blt.w	80048f6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800479e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d004      	beq.n	80047b0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a8:	3304      	adds	r3, #4
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fe f9cc 	bl	8002b48 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047b0:	463b      	mov	r3, r7
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7ff ff6a 	bl	800468c <prvSampleTimeNow>
 80047b8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b09      	cmp	r3, #9
 80047be:	f200 8097 	bhi.w	80048f0 <prvProcessReceivedCommands+0x1a0>
 80047c2:	a201      	add	r2, pc, #4	@ (adr r2, 80047c8 <prvProcessReceivedCommands+0x78>)
 80047c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c8:	080047f1 	.word	0x080047f1
 80047cc:	080047f1 	.word	0x080047f1
 80047d0:	080047f1 	.word	0x080047f1
 80047d4:	08004867 	.word	0x08004867
 80047d8:	0800487b 	.word	0x0800487b
 80047dc:	080048c7 	.word	0x080048c7
 80047e0:	080047f1 	.word	0x080047f1
 80047e4:	080047f1 	.word	0x080047f1
 80047e8:	08004867 	.word	0x08004867
 80047ec:	0800487b 	.word	0x0800487b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80047f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047f6:	f043 0301 	orr.w	r3, r3, #1
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	18d1      	adds	r1, r2, r3
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800480e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004810:	f7ff ff5c 	bl	80046cc <prvInsertTimerInActiveList>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d06c      	beq.n	80048f4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800481a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004820:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004824:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b00      	cmp	r3, #0
 800482e:	d061      	beq.n	80048f4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	441a      	add	r2, r3
 8004838:	2300      	movs	r3, #0
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	2300      	movs	r3, #0
 800483e:	2100      	movs	r1, #0
 8004840:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004842:	f7ff fe01 	bl	8004448 <xTimerGenericCommand>
 8004846:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004848:	6a3b      	ldr	r3, [r7, #32]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d152      	bne.n	80048f4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800484e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	61bb      	str	r3, [r7, #24]
}
 8004860:	bf00      	nop
 8004862:	bf00      	nop
 8004864:	e7fd      	b.n	8004862 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004868:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800486c:	f023 0301 	bic.w	r3, r3, #1
 8004870:	b2da      	uxtb	r2, r3
 8004872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004874:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004878:	e03d      	b.n	80048f6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800487a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004880:	f043 0301 	orr.w	r3, r3, #1
 8004884:	b2da      	uxtb	r2, r3
 8004886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004888:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004890:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10b      	bne.n	80048b2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800489a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800489e:	f383 8811 	msr	BASEPRI, r3
 80048a2:	f3bf 8f6f 	isb	sy
 80048a6:	f3bf 8f4f 	dsb	sy
 80048aa:	617b      	str	r3, [r7, #20]
}
 80048ac:	bf00      	nop
 80048ae:	bf00      	nop
 80048b0:	e7fd      	b.n	80048ae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80048b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b4:	699a      	ldr	r2, [r3, #24]
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	18d1      	adds	r1, r2, r3
 80048ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048c0:	f7ff ff04 	bl	80046cc <prvInsertTimerInActiveList>
					break;
 80048c4:	e017      	b.n	80048f6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80048c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d103      	bne.n	80048dc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80048d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048d6:	f000 fbe7 	bl	80050a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80048da:	e00c      	b.n	80048f6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048e2:	f023 0301 	bic.w	r3, r3, #1
 80048e6:	b2da      	uxtb	r2, r3
 80048e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80048ee:	e002      	b.n	80048f6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80048f0:	bf00      	nop
 80048f2:	e000      	b.n	80048f6 <prvProcessReceivedCommands+0x1a6>
					break;
 80048f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80048f6:	4b08      	ldr	r3, [pc, #32]	@ (8004918 <prvProcessReceivedCommands+0x1c8>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	1d39      	adds	r1, r7, #4
 80048fc:	2200      	movs	r2, #0
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fe fc32 	bl	8003168 <xQueueReceive>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	f47f af26 	bne.w	8004758 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800490c:	bf00      	nop
 800490e:	bf00      	nop
 8004910:	3730      	adds	r7, #48	@ 0x30
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	20000e10 	.word	0x20000e10

0800491c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b088      	sub	sp, #32
 8004920:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004922:	e049      	b.n	80049b8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004924:	4b2e      	ldr	r3, [pc, #184]	@ (80049e0 <prvSwitchTimerLists+0xc4>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800492e:	4b2c      	ldr	r3, [pc, #176]	@ (80049e0 <prvSwitchTimerLists+0xc4>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	3304      	adds	r3, #4
 800493c:	4618      	mov	r0, r3
 800493e:	f7fe f903 	bl	8002b48 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004950:	f003 0304 	and.w	r3, r3, #4
 8004954:	2b00      	cmp	r3, #0
 8004956:	d02f      	beq.n	80049b8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4413      	add	r3, r2
 8004960:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	429a      	cmp	r2, r3
 8004968:	d90e      	bls.n	8004988 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004976:	4b1a      	ldr	r3, [pc, #104]	@ (80049e0 <prvSwitchTimerLists+0xc4>)
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	3304      	adds	r3, #4
 800497e:	4619      	mov	r1, r3
 8004980:	4610      	mov	r0, r2
 8004982:	f7fe f8a8 	bl	8002ad6 <vListInsert>
 8004986:	e017      	b.n	80049b8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004988:	2300      	movs	r3, #0
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	2300      	movs	r3, #0
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	2100      	movs	r1, #0
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f7ff fd58 	bl	8004448 <xTimerGenericCommand>
 8004998:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10b      	bne.n	80049b8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80049a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a4:	f383 8811 	msr	BASEPRI, r3
 80049a8:	f3bf 8f6f 	isb	sy
 80049ac:	f3bf 8f4f 	dsb	sy
 80049b0:	603b      	str	r3, [r7, #0]
}
 80049b2:	bf00      	nop
 80049b4:	bf00      	nop
 80049b6:	e7fd      	b.n	80049b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049b8:	4b09      	ldr	r3, [pc, #36]	@ (80049e0 <prvSwitchTimerLists+0xc4>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1b0      	bne.n	8004924 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80049c2:	4b07      	ldr	r3, [pc, #28]	@ (80049e0 <prvSwitchTimerLists+0xc4>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80049c8:	4b06      	ldr	r3, [pc, #24]	@ (80049e4 <prvSwitchTimerLists+0xc8>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a04      	ldr	r2, [pc, #16]	@ (80049e0 <prvSwitchTimerLists+0xc4>)
 80049ce:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80049d0:	4a04      	ldr	r2, [pc, #16]	@ (80049e4 <prvSwitchTimerLists+0xc8>)
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	6013      	str	r3, [r2, #0]
}
 80049d6:	bf00      	nop
 80049d8:	3718      	adds	r7, #24
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	20000e08 	.word	0x20000e08
 80049e4:	20000e0c 	.word	0x20000e0c

080049e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80049ee:	f000 f96b 	bl	8004cc8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80049f2:	4b15      	ldr	r3, [pc, #84]	@ (8004a48 <prvCheckForValidListAndQueue+0x60>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d120      	bne.n	8004a3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80049fa:	4814      	ldr	r0, [pc, #80]	@ (8004a4c <prvCheckForValidListAndQueue+0x64>)
 80049fc:	f7fe f81a 	bl	8002a34 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a00:	4813      	ldr	r0, [pc, #76]	@ (8004a50 <prvCheckForValidListAndQueue+0x68>)
 8004a02:	f7fe f817 	bl	8002a34 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a06:	4b13      	ldr	r3, [pc, #76]	@ (8004a54 <prvCheckForValidListAndQueue+0x6c>)
 8004a08:	4a10      	ldr	r2, [pc, #64]	@ (8004a4c <prvCheckForValidListAndQueue+0x64>)
 8004a0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a0c:	4b12      	ldr	r3, [pc, #72]	@ (8004a58 <prvCheckForValidListAndQueue+0x70>)
 8004a0e:	4a10      	ldr	r2, [pc, #64]	@ (8004a50 <prvCheckForValidListAndQueue+0x68>)
 8004a10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a12:	2300      	movs	r3, #0
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	4b11      	ldr	r3, [pc, #68]	@ (8004a5c <prvCheckForValidListAndQueue+0x74>)
 8004a18:	4a11      	ldr	r2, [pc, #68]	@ (8004a60 <prvCheckForValidListAndQueue+0x78>)
 8004a1a:	2110      	movs	r1, #16
 8004a1c:	200a      	movs	r0, #10
 8004a1e:	f7fe f927 	bl	8002c70 <xQueueGenericCreateStatic>
 8004a22:	4603      	mov	r3, r0
 8004a24:	4a08      	ldr	r2, [pc, #32]	@ (8004a48 <prvCheckForValidListAndQueue+0x60>)
 8004a26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a28:	4b07      	ldr	r3, [pc, #28]	@ (8004a48 <prvCheckForValidListAndQueue+0x60>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d005      	beq.n	8004a3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a30:	4b05      	ldr	r3, [pc, #20]	@ (8004a48 <prvCheckForValidListAndQueue+0x60>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	490b      	ldr	r1, [pc, #44]	@ (8004a64 <prvCheckForValidListAndQueue+0x7c>)
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7fe fd88 	bl	800354c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a3c:	f000 f976 	bl	8004d2c <vPortExitCritical>
}
 8004a40:	bf00      	nop
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	20000e10 	.word	0x20000e10
 8004a4c:	20000de0 	.word	0x20000de0
 8004a50:	20000df4 	.word	0x20000df4
 8004a54:	20000e08 	.word	0x20000e08
 8004a58:	20000e0c 	.word	0x20000e0c
 8004a5c:	20000ebc 	.word	0x20000ebc
 8004a60:	20000e1c 	.word	0x20000e1c
 8004a64:	08005d04 	.word	0x08005d04

08004a68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	3b04      	subs	r3, #4
 8004a78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	3b04      	subs	r3, #4
 8004a86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f023 0201 	bic.w	r2, r3, #1
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	3b04      	subs	r3, #4
 8004a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a98:	4a0c      	ldr	r2, [pc, #48]	@ (8004acc <pxPortInitialiseStack+0x64>)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	3b14      	subs	r3, #20
 8004aa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	3b04      	subs	r3, #4
 8004aae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f06f 0202 	mvn.w	r2, #2
 8004ab6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	3b20      	subs	r3, #32
 8004abc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004abe:	68fb      	ldr	r3, [r7, #12]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3714      	adds	r7, #20
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	08004ad1 	.word	0x08004ad1

08004ad0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ada:	4b13      	ldr	r3, [pc, #76]	@ (8004b28 <prvTaskExitError+0x58>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae2:	d00b      	beq.n	8004afc <prvTaskExitError+0x2c>
	__asm volatile
 8004ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae8:	f383 8811 	msr	BASEPRI, r3
 8004aec:	f3bf 8f6f 	isb	sy
 8004af0:	f3bf 8f4f 	dsb	sy
 8004af4:	60fb      	str	r3, [r7, #12]
}
 8004af6:	bf00      	nop
 8004af8:	bf00      	nop
 8004afa:	e7fd      	b.n	8004af8 <prvTaskExitError+0x28>
	__asm volatile
 8004afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b00:	f383 8811 	msr	BASEPRI, r3
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	60bb      	str	r3, [r7, #8]
}
 8004b0e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b10:	bf00      	nop
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d0fc      	beq.n	8004b12 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b18:	bf00      	nop
 8004b1a:	bf00      	nop
 8004b1c:	3714      	adds	r7, #20
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	2000000c 	.word	0x2000000c
 8004b2c:	00000000 	.word	0x00000000

08004b30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b30:	4b07      	ldr	r3, [pc, #28]	@ (8004b50 <pxCurrentTCBConst2>)
 8004b32:	6819      	ldr	r1, [r3, #0]
 8004b34:	6808      	ldr	r0, [r1, #0]
 8004b36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b3a:	f380 8809 	msr	PSP, r0
 8004b3e:	f3bf 8f6f 	isb	sy
 8004b42:	f04f 0000 	mov.w	r0, #0
 8004b46:	f380 8811 	msr	BASEPRI, r0
 8004b4a:	4770      	bx	lr
 8004b4c:	f3af 8000 	nop.w

08004b50 <pxCurrentTCBConst2>:
 8004b50:	200008e0 	.word	0x200008e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004b54:	bf00      	nop
 8004b56:	bf00      	nop

08004b58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004b58:	4808      	ldr	r0, [pc, #32]	@ (8004b7c <prvPortStartFirstTask+0x24>)
 8004b5a:	6800      	ldr	r0, [r0, #0]
 8004b5c:	6800      	ldr	r0, [r0, #0]
 8004b5e:	f380 8808 	msr	MSP, r0
 8004b62:	f04f 0000 	mov.w	r0, #0
 8004b66:	f380 8814 	msr	CONTROL, r0
 8004b6a:	b662      	cpsie	i
 8004b6c:	b661      	cpsie	f
 8004b6e:	f3bf 8f4f 	dsb	sy
 8004b72:	f3bf 8f6f 	isb	sy
 8004b76:	df00      	svc	0
 8004b78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b7a:	bf00      	nop
 8004b7c:	e000ed08 	.word	0xe000ed08

08004b80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b086      	sub	sp, #24
 8004b84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b86:	4b47      	ldr	r3, [pc, #284]	@ (8004ca4 <xPortStartScheduler+0x124>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a47      	ldr	r2, [pc, #284]	@ (8004ca8 <xPortStartScheduler+0x128>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d10b      	bne.n	8004ba8 <xPortStartScheduler+0x28>
	__asm volatile
 8004b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	60fb      	str	r3, [r7, #12]
}
 8004ba2:	bf00      	nop
 8004ba4:	bf00      	nop
 8004ba6:	e7fd      	b.n	8004ba4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ca4 <xPortStartScheduler+0x124>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a3f      	ldr	r2, [pc, #252]	@ (8004cac <xPortStartScheduler+0x12c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d10b      	bne.n	8004bca <xPortStartScheduler+0x4a>
	__asm volatile
 8004bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bb6:	f383 8811 	msr	BASEPRI, r3
 8004bba:	f3bf 8f6f 	isb	sy
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	613b      	str	r3, [r7, #16]
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop
 8004bc8:	e7fd      	b.n	8004bc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004bca:	4b39      	ldr	r3, [pc, #228]	@ (8004cb0 <xPortStartScheduler+0x130>)
 8004bcc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	22ff      	movs	r2, #255	@ 0xff
 8004bda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004be4:	78fb      	ldrb	r3, [r7, #3]
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004bec:	b2da      	uxtb	r2, r3
 8004bee:	4b31      	ldr	r3, [pc, #196]	@ (8004cb4 <xPortStartScheduler+0x134>)
 8004bf0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004bf2:	4b31      	ldr	r3, [pc, #196]	@ (8004cb8 <xPortStartScheduler+0x138>)
 8004bf4:	2207      	movs	r2, #7
 8004bf6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004bf8:	e009      	b.n	8004c0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004bfa:	4b2f      	ldr	r3, [pc, #188]	@ (8004cb8 <xPortStartScheduler+0x138>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	4a2d      	ldr	r2, [pc, #180]	@ (8004cb8 <xPortStartScheduler+0x138>)
 8004c02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c04:	78fb      	ldrb	r3, [r7, #3]
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	005b      	lsls	r3, r3, #1
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c0e:	78fb      	ldrb	r3, [r7, #3]
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c16:	2b80      	cmp	r3, #128	@ 0x80
 8004c18:	d0ef      	beq.n	8004bfa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c1a:	4b27      	ldr	r3, [pc, #156]	@ (8004cb8 <xPortStartScheduler+0x138>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1c3 0307 	rsb	r3, r3, #7
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d00b      	beq.n	8004c3e <xPortStartScheduler+0xbe>
	__asm volatile
 8004c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c2a:	f383 8811 	msr	BASEPRI, r3
 8004c2e:	f3bf 8f6f 	isb	sy
 8004c32:	f3bf 8f4f 	dsb	sy
 8004c36:	60bb      	str	r3, [r7, #8]
}
 8004c38:	bf00      	nop
 8004c3a:	bf00      	nop
 8004c3c:	e7fd      	b.n	8004c3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cb8 <xPortStartScheduler+0x138>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	021b      	lsls	r3, r3, #8
 8004c44:	4a1c      	ldr	r2, [pc, #112]	@ (8004cb8 <xPortStartScheduler+0x138>)
 8004c46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c48:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb8 <xPortStartScheduler+0x138>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c50:	4a19      	ldr	r2, [pc, #100]	@ (8004cb8 <xPortStartScheduler+0x138>)
 8004c52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	b2da      	uxtb	r2, r3
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c5c:	4b17      	ldr	r3, [pc, #92]	@ (8004cbc <xPortStartScheduler+0x13c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a16      	ldr	r2, [pc, #88]	@ (8004cbc <xPortStartScheduler+0x13c>)
 8004c62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c68:	4b14      	ldr	r3, [pc, #80]	@ (8004cbc <xPortStartScheduler+0x13c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a13      	ldr	r2, [pc, #76]	@ (8004cbc <xPortStartScheduler+0x13c>)
 8004c6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004c72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c74:	f000 f8da 	bl	8004e2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c78:	4b11      	ldr	r3, [pc, #68]	@ (8004cc0 <xPortStartScheduler+0x140>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c7e:	f000 f8f9 	bl	8004e74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c82:	4b10      	ldr	r3, [pc, #64]	@ (8004cc4 <xPortStartScheduler+0x144>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a0f      	ldr	r2, [pc, #60]	@ (8004cc4 <xPortStartScheduler+0x144>)
 8004c88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004c8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c8e:	f7ff ff63 	bl	8004b58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c92:	f7ff f83d 	bl	8003d10 <vTaskSwitchContext>
	prvTaskExitError();
 8004c96:	f7ff ff1b 	bl	8004ad0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	e000ed00 	.word	0xe000ed00
 8004ca8:	410fc271 	.word	0x410fc271
 8004cac:	410fc270 	.word	0x410fc270
 8004cb0:	e000e400 	.word	0xe000e400
 8004cb4:	20000f0c 	.word	0x20000f0c
 8004cb8:	20000f10 	.word	0x20000f10
 8004cbc:	e000ed20 	.word	0xe000ed20
 8004cc0:	2000000c 	.word	0x2000000c
 8004cc4:	e000ef34 	.word	0xe000ef34

08004cc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
	__asm volatile
 8004cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd2:	f383 8811 	msr	BASEPRI, r3
 8004cd6:	f3bf 8f6f 	isb	sy
 8004cda:	f3bf 8f4f 	dsb	sy
 8004cde:	607b      	str	r3, [r7, #4]
}
 8004ce0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004ce2:	4b10      	ldr	r3, [pc, #64]	@ (8004d24 <vPortEnterCritical+0x5c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	4a0e      	ldr	r2, [pc, #56]	@ (8004d24 <vPortEnterCritical+0x5c>)
 8004cea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cec:	4b0d      	ldr	r3, [pc, #52]	@ (8004d24 <vPortEnterCritical+0x5c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d110      	bne.n	8004d16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8004d28 <vPortEnterCritical+0x60>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00b      	beq.n	8004d16 <vPortEnterCritical+0x4e>
	__asm volatile
 8004cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d02:	f383 8811 	msr	BASEPRI, r3
 8004d06:	f3bf 8f6f 	isb	sy
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	603b      	str	r3, [r7, #0]
}
 8004d10:	bf00      	nop
 8004d12:	bf00      	nop
 8004d14:	e7fd      	b.n	8004d12 <vPortEnterCritical+0x4a>
	}
}
 8004d16:	bf00      	nop
 8004d18:	370c      	adds	r7, #12
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	2000000c 	.word	0x2000000c
 8004d28:	e000ed04 	.word	0xe000ed04

08004d2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d32:	4b12      	ldr	r3, [pc, #72]	@ (8004d7c <vPortExitCritical+0x50>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10b      	bne.n	8004d52 <vPortExitCritical+0x26>
	__asm volatile
 8004d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d3e:	f383 8811 	msr	BASEPRI, r3
 8004d42:	f3bf 8f6f 	isb	sy
 8004d46:	f3bf 8f4f 	dsb	sy
 8004d4a:	607b      	str	r3, [r7, #4]
}
 8004d4c:	bf00      	nop
 8004d4e:	bf00      	nop
 8004d50:	e7fd      	b.n	8004d4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004d52:	4b0a      	ldr	r3, [pc, #40]	@ (8004d7c <vPortExitCritical+0x50>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	4a08      	ldr	r2, [pc, #32]	@ (8004d7c <vPortExitCritical+0x50>)
 8004d5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d5c:	4b07      	ldr	r3, [pc, #28]	@ (8004d7c <vPortExitCritical+0x50>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d105      	bne.n	8004d70 <vPortExitCritical+0x44>
 8004d64:	2300      	movs	r3, #0
 8004d66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	f383 8811 	msr	BASEPRI, r3
}
 8004d6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d70:	bf00      	nop
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr
 8004d7c:	2000000c 	.word	0x2000000c

08004d80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d80:	f3ef 8009 	mrs	r0, PSP
 8004d84:	f3bf 8f6f 	isb	sy
 8004d88:	4b15      	ldr	r3, [pc, #84]	@ (8004de0 <pxCurrentTCBConst>)
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	f01e 0f10 	tst.w	lr, #16
 8004d90:	bf08      	it	eq
 8004d92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d9a:	6010      	str	r0, [r2, #0]
 8004d9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004da0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004da4:	f380 8811 	msr	BASEPRI, r0
 8004da8:	f3bf 8f4f 	dsb	sy
 8004dac:	f3bf 8f6f 	isb	sy
 8004db0:	f7fe ffae 	bl	8003d10 <vTaskSwitchContext>
 8004db4:	f04f 0000 	mov.w	r0, #0
 8004db8:	f380 8811 	msr	BASEPRI, r0
 8004dbc:	bc09      	pop	{r0, r3}
 8004dbe:	6819      	ldr	r1, [r3, #0]
 8004dc0:	6808      	ldr	r0, [r1, #0]
 8004dc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dc6:	f01e 0f10 	tst.w	lr, #16
 8004dca:	bf08      	it	eq
 8004dcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004dd0:	f380 8809 	msr	PSP, r0
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	f3af 8000 	nop.w

08004de0 <pxCurrentTCBConst>:
 8004de0:	200008e0 	.word	0x200008e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004de4:	bf00      	nop
 8004de6:	bf00      	nop

08004de8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
	__asm volatile
 8004dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df2:	f383 8811 	msr	BASEPRI, r3
 8004df6:	f3bf 8f6f 	isb	sy
 8004dfa:	f3bf 8f4f 	dsb	sy
 8004dfe:	607b      	str	r3, [r7, #4]
}
 8004e00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e02:	f7fe fecb 	bl	8003b9c <xTaskIncrementTick>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e0c:	4b06      	ldr	r3, [pc, #24]	@ (8004e28 <xPortSysTickHandler+0x40>)
 8004e0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e12:	601a      	str	r2, [r3, #0]
 8004e14:	2300      	movs	r3, #0
 8004e16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	f383 8811 	msr	BASEPRI, r3
}
 8004e1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e20:	bf00      	nop
 8004e22:	3708      	adds	r7, #8
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	e000ed04 	.word	0xe000ed04

08004e2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e30:	4b0b      	ldr	r3, [pc, #44]	@ (8004e60 <vPortSetupTimerInterrupt+0x34>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e36:	4b0b      	ldr	r3, [pc, #44]	@ (8004e64 <vPortSetupTimerInterrupt+0x38>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e68 <vPortSetupTimerInterrupt+0x3c>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a0a      	ldr	r2, [pc, #40]	@ (8004e6c <vPortSetupTimerInterrupt+0x40>)
 8004e42:	fba2 2303 	umull	r2, r3, r2, r3
 8004e46:	099b      	lsrs	r3, r3, #6
 8004e48:	4a09      	ldr	r2, [pc, #36]	@ (8004e70 <vPortSetupTimerInterrupt+0x44>)
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e4e:	4b04      	ldr	r3, [pc, #16]	@ (8004e60 <vPortSetupTimerInterrupt+0x34>)
 8004e50:	2207      	movs	r2, #7
 8004e52:	601a      	str	r2, [r3, #0]
}
 8004e54:	bf00      	nop
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	e000e010 	.word	0xe000e010
 8004e64:	e000e018 	.word	0xe000e018
 8004e68:	20000000 	.word	0x20000000
 8004e6c:	10624dd3 	.word	0x10624dd3
 8004e70:	e000e014 	.word	0xe000e014

08004e74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004e84 <vPortEnableVFP+0x10>
 8004e78:	6801      	ldr	r1, [r0, #0]
 8004e7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004e7e:	6001      	str	r1, [r0, #0]
 8004e80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e82:	bf00      	nop
 8004e84:	e000ed88 	.word	0xe000ed88

08004e88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e8e:	f3ef 8305 	mrs	r3, IPSR
 8004e92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2b0f      	cmp	r3, #15
 8004e98:	d915      	bls.n	8004ec6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004e9a:	4a18      	ldr	r2, [pc, #96]	@ (8004efc <vPortValidateInterruptPriority+0x74>)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ea4:	4b16      	ldr	r3, [pc, #88]	@ (8004f00 <vPortValidateInterruptPriority+0x78>)
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	7afa      	ldrb	r2, [r7, #11]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d20b      	bcs.n	8004ec6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb2:	f383 8811 	msr	BASEPRI, r3
 8004eb6:	f3bf 8f6f 	isb	sy
 8004eba:	f3bf 8f4f 	dsb	sy
 8004ebe:	607b      	str	r3, [r7, #4]
}
 8004ec0:	bf00      	nop
 8004ec2:	bf00      	nop
 8004ec4:	e7fd      	b.n	8004ec2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8004f04 <vPortValidateInterruptPriority+0x7c>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ece:	4b0e      	ldr	r3, [pc, #56]	@ (8004f08 <vPortValidateInterruptPriority+0x80>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d90b      	bls.n	8004eee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eda:	f383 8811 	msr	BASEPRI, r3
 8004ede:	f3bf 8f6f 	isb	sy
 8004ee2:	f3bf 8f4f 	dsb	sy
 8004ee6:	603b      	str	r3, [r7, #0]
}
 8004ee8:	bf00      	nop
 8004eea:	bf00      	nop
 8004eec:	e7fd      	b.n	8004eea <vPortValidateInterruptPriority+0x62>
	}
 8004eee:	bf00      	nop
 8004ef0:	3714      	adds	r7, #20
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	e000e3f0 	.word	0xe000e3f0
 8004f00:	20000f0c 	.word	0x20000f0c
 8004f04:	e000ed0c 	.word	0xe000ed0c
 8004f08:	20000f10 	.word	0x20000f10

08004f0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b08a      	sub	sp, #40	@ 0x28
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f14:	2300      	movs	r3, #0
 8004f16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f18:	f7fe fd84 	bl	8003a24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f1c:	4b5c      	ldr	r3, [pc, #368]	@ (8005090 <pvPortMalloc+0x184>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f24:	f000 f924 	bl	8005170 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f28:	4b5a      	ldr	r3, [pc, #360]	@ (8005094 <pvPortMalloc+0x188>)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f040 8095 	bne.w	8005060 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d01e      	beq.n	8004f7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004f3c:	2208      	movs	r2, #8
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4413      	add	r3, r2
 8004f42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d015      	beq.n	8004f7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f023 0307 	bic.w	r3, r3, #7
 8004f54:	3308      	adds	r3, #8
 8004f56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f003 0307 	and.w	r3, r3, #7
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00b      	beq.n	8004f7a <pvPortMalloc+0x6e>
	__asm volatile
 8004f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f66:	f383 8811 	msr	BASEPRI, r3
 8004f6a:	f3bf 8f6f 	isb	sy
 8004f6e:	f3bf 8f4f 	dsb	sy
 8004f72:	617b      	str	r3, [r7, #20]
}
 8004f74:	bf00      	nop
 8004f76:	bf00      	nop
 8004f78:	e7fd      	b.n	8004f76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d06f      	beq.n	8005060 <pvPortMalloc+0x154>
 8004f80:	4b45      	ldr	r3, [pc, #276]	@ (8005098 <pvPortMalloc+0x18c>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d86a      	bhi.n	8005060 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f8a:	4b44      	ldr	r3, [pc, #272]	@ (800509c <pvPortMalloc+0x190>)
 8004f8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f8e:	4b43      	ldr	r3, [pc, #268]	@ (800509c <pvPortMalloc+0x190>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f94:	e004      	b.n	8004fa0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d903      	bls.n	8004fb2 <pvPortMalloc+0xa6>
 8004faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1f1      	bne.n	8004f96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004fb2:	4b37      	ldr	r3, [pc, #220]	@ (8005090 <pvPortMalloc+0x184>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d051      	beq.n	8005060 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2208      	movs	r2, #8
 8004fc2:	4413      	add	r3, r2
 8004fc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	6a3b      	ldr	r3, [r7, #32]
 8004fcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	685a      	ldr	r2, [r3, #4]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	1ad2      	subs	r2, r2, r3
 8004fd6:	2308      	movs	r3, #8
 8004fd8:	005b      	lsls	r3, r3, #1
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d920      	bls.n	8005020 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004fde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	f003 0307 	and.w	r3, r3, #7
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00b      	beq.n	8005008 <pvPortMalloc+0xfc>
	__asm volatile
 8004ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff4:	f383 8811 	msr	BASEPRI, r3
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	f3bf 8f4f 	dsb	sy
 8005000:	613b      	str	r3, [r7, #16]
}
 8005002:	bf00      	nop
 8005004:	bf00      	nop
 8005006:	e7fd      	b.n	8005004 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500a:	685a      	ldr	r2, [r3, #4]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	1ad2      	subs	r2, r2, r3
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800501a:	69b8      	ldr	r0, [r7, #24]
 800501c:	f000 f90a 	bl	8005234 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005020:	4b1d      	ldr	r3, [pc, #116]	@ (8005098 <pvPortMalloc+0x18c>)
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	4a1b      	ldr	r2, [pc, #108]	@ (8005098 <pvPortMalloc+0x18c>)
 800502c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800502e:	4b1a      	ldr	r3, [pc, #104]	@ (8005098 <pvPortMalloc+0x18c>)
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	4b1b      	ldr	r3, [pc, #108]	@ (80050a0 <pvPortMalloc+0x194>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	429a      	cmp	r2, r3
 8005038:	d203      	bcs.n	8005042 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800503a:	4b17      	ldr	r3, [pc, #92]	@ (8005098 <pvPortMalloc+0x18c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a18      	ldr	r2, [pc, #96]	@ (80050a0 <pvPortMalloc+0x194>)
 8005040:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	4b13      	ldr	r3, [pc, #76]	@ (8005094 <pvPortMalloc+0x188>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	431a      	orrs	r2, r3
 800504c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800504e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005052:	2200      	movs	r2, #0
 8005054:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005056:	4b13      	ldr	r3, [pc, #76]	@ (80050a4 <pvPortMalloc+0x198>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3301      	adds	r3, #1
 800505c:	4a11      	ldr	r2, [pc, #68]	@ (80050a4 <pvPortMalloc+0x198>)
 800505e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005060:	f7fe fcee 	bl	8003a40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	f003 0307 	and.w	r3, r3, #7
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00b      	beq.n	8005086 <pvPortMalloc+0x17a>
	__asm volatile
 800506e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005072:	f383 8811 	msr	BASEPRI, r3
 8005076:	f3bf 8f6f 	isb	sy
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	60fb      	str	r3, [r7, #12]
}
 8005080:	bf00      	nop
 8005082:	bf00      	nop
 8005084:	e7fd      	b.n	8005082 <pvPortMalloc+0x176>
	return pvReturn;
 8005086:	69fb      	ldr	r3, [r7, #28]
}
 8005088:	4618      	mov	r0, r3
 800508a:	3728      	adds	r7, #40	@ 0x28
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	20004b1c 	.word	0x20004b1c
 8005094:	20004b30 	.word	0x20004b30
 8005098:	20004b20 	.word	0x20004b20
 800509c:	20004b14 	.word	0x20004b14
 80050a0:	20004b24 	.word	0x20004b24
 80050a4:	20004b28 	.word	0x20004b28

080050a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d04f      	beq.n	800515a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80050ba:	2308      	movs	r3, #8
 80050bc:	425b      	negs	r3, r3
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	4413      	add	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	4b25      	ldr	r3, [pc, #148]	@ (8005164 <vPortFree+0xbc>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4013      	ands	r3, r2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10b      	bne.n	80050ee <vPortFree+0x46>
	__asm volatile
 80050d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050da:	f383 8811 	msr	BASEPRI, r3
 80050de:	f3bf 8f6f 	isb	sy
 80050e2:	f3bf 8f4f 	dsb	sy
 80050e6:	60fb      	str	r3, [r7, #12]
}
 80050e8:	bf00      	nop
 80050ea:	bf00      	nop
 80050ec:	e7fd      	b.n	80050ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00b      	beq.n	800510e <vPortFree+0x66>
	__asm volatile
 80050f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050fa:	f383 8811 	msr	BASEPRI, r3
 80050fe:	f3bf 8f6f 	isb	sy
 8005102:	f3bf 8f4f 	dsb	sy
 8005106:	60bb      	str	r3, [r7, #8]
}
 8005108:	bf00      	nop
 800510a:	bf00      	nop
 800510c:	e7fd      	b.n	800510a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	685a      	ldr	r2, [r3, #4]
 8005112:	4b14      	ldr	r3, [pc, #80]	@ (8005164 <vPortFree+0xbc>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4013      	ands	r3, r2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d01e      	beq.n	800515a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d11a      	bne.n	800515a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	4b0e      	ldr	r3, [pc, #56]	@ (8005164 <vPortFree+0xbc>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	43db      	mvns	r3, r3
 800512e:	401a      	ands	r2, r3
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005134:	f7fe fc76 	bl	8003a24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	4b0a      	ldr	r3, [pc, #40]	@ (8005168 <vPortFree+0xc0>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4413      	add	r3, r2
 8005142:	4a09      	ldr	r2, [pc, #36]	@ (8005168 <vPortFree+0xc0>)
 8005144:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005146:	6938      	ldr	r0, [r7, #16]
 8005148:	f000 f874 	bl	8005234 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800514c:	4b07      	ldr	r3, [pc, #28]	@ (800516c <vPortFree+0xc4>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	3301      	adds	r3, #1
 8005152:	4a06      	ldr	r2, [pc, #24]	@ (800516c <vPortFree+0xc4>)
 8005154:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005156:	f7fe fc73 	bl	8003a40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800515a:	bf00      	nop
 800515c:	3718      	adds	r7, #24
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	20004b30 	.word	0x20004b30
 8005168:	20004b20 	.word	0x20004b20
 800516c:	20004b2c 	.word	0x20004b2c

08005170 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005176:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800517a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800517c:	4b27      	ldr	r3, [pc, #156]	@ (800521c <prvHeapInit+0xac>)
 800517e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f003 0307 	and.w	r3, r3, #7
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00c      	beq.n	80051a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	3307      	adds	r3, #7
 800518e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0307 	bic.w	r3, r3, #7
 8005196:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	4a1f      	ldr	r2, [pc, #124]	@ (800521c <prvHeapInit+0xac>)
 80051a0:	4413      	add	r3, r2
 80051a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005220 <prvHeapInit+0xb0>)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051ae:	4b1c      	ldr	r3, [pc, #112]	@ (8005220 <prvHeapInit+0xb0>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	4413      	add	r3, r2
 80051ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051bc:	2208      	movs	r2, #8
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f023 0307 	bic.w	r3, r3, #7
 80051ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	4a15      	ldr	r2, [pc, #84]	@ (8005224 <prvHeapInit+0xb4>)
 80051d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051d2:	4b14      	ldr	r3, [pc, #80]	@ (8005224 <prvHeapInit+0xb4>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2200      	movs	r2, #0
 80051d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051da:	4b12      	ldr	r3, [pc, #72]	@ (8005224 <prvHeapInit+0xb4>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2200      	movs	r2, #0
 80051e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	1ad2      	subs	r2, r2, r3
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005224 <prvHeapInit+0xb4>)
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005228 <prvHeapInit+0xb8>)
 80051fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	4a09      	ldr	r2, [pc, #36]	@ (800522c <prvHeapInit+0xbc>)
 8005206:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005208:	4b09      	ldr	r3, [pc, #36]	@ (8005230 <prvHeapInit+0xc0>)
 800520a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800520e:	601a      	str	r2, [r3, #0]
}
 8005210:	bf00      	nop
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	20000f14 	.word	0x20000f14
 8005220:	20004b14 	.word	0x20004b14
 8005224:	20004b1c 	.word	0x20004b1c
 8005228:	20004b24 	.word	0x20004b24
 800522c:	20004b20 	.word	0x20004b20
 8005230:	20004b30 	.word	0x20004b30

08005234 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800523c:	4b28      	ldr	r3, [pc, #160]	@ (80052e0 <prvInsertBlockIntoFreeList+0xac>)
 800523e:	60fb      	str	r3, [r7, #12]
 8005240:	e002      	b.n	8005248 <prvInsertBlockIntoFreeList+0x14>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	429a      	cmp	r2, r3
 8005250:	d8f7      	bhi.n	8005242 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	4413      	add	r3, r2
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	429a      	cmp	r2, r3
 8005262:	d108      	bne.n	8005276 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	441a      	add	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	441a      	add	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	429a      	cmp	r2, r3
 8005288:	d118      	bne.n	80052bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	4b15      	ldr	r3, [pc, #84]	@ (80052e4 <prvInsertBlockIntoFreeList+0xb0>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	429a      	cmp	r2, r3
 8005294:	d00d      	beq.n	80052b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685a      	ldr	r2, [r3, #4]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	441a      	add	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	e008      	b.n	80052c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052b2:	4b0c      	ldr	r3, [pc, #48]	@ (80052e4 <prvInsertBlockIntoFreeList+0xb0>)
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	e003      	b.n	80052c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d002      	beq.n	80052d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052d2:	bf00      	nop
 80052d4:	3714      	adds	r7, #20
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	20004b14 	.word	0x20004b14
 80052e4:	20004b1c 	.word	0x20004b1c

080052e8 <sniprintf>:
 80052e8:	b40c      	push	{r2, r3}
 80052ea:	b530      	push	{r4, r5, lr}
 80052ec:	4b18      	ldr	r3, [pc, #96]	@ (8005350 <sniprintf+0x68>)
 80052ee:	1e0c      	subs	r4, r1, #0
 80052f0:	681d      	ldr	r5, [r3, #0]
 80052f2:	b09d      	sub	sp, #116	@ 0x74
 80052f4:	da08      	bge.n	8005308 <sniprintf+0x20>
 80052f6:	238b      	movs	r3, #139	@ 0x8b
 80052f8:	602b      	str	r3, [r5, #0]
 80052fa:	f04f 30ff 	mov.w	r0, #4294967295
 80052fe:	b01d      	add	sp, #116	@ 0x74
 8005300:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005304:	b002      	add	sp, #8
 8005306:	4770      	bx	lr
 8005308:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800530c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005310:	f04f 0300 	mov.w	r3, #0
 8005314:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005316:	bf14      	ite	ne
 8005318:	f104 33ff 	addne.w	r3, r4, #4294967295
 800531c:	4623      	moveq	r3, r4
 800531e:	9304      	str	r3, [sp, #16]
 8005320:	9307      	str	r3, [sp, #28]
 8005322:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005326:	9002      	str	r0, [sp, #8]
 8005328:	9006      	str	r0, [sp, #24]
 800532a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800532e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005330:	ab21      	add	r3, sp, #132	@ 0x84
 8005332:	a902      	add	r1, sp, #8
 8005334:	4628      	mov	r0, r5
 8005336:	9301      	str	r3, [sp, #4]
 8005338:	f000 f9a2 	bl	8005680 <_svfiprintf_r>
 800533c:	1c43      	adds	r3, r0, #1
 800533e:	bfbc      	itt	lt
 8005340:	238b      	movlt	r3, #139	@ 0x8b
 8005342:	602b      	strlt	r3, [r5, #0]
 8005344:	2c00      	cmp	r4, #0
 8005346:	d0da      	beq.n	80052fe <sniprintf+0x16>
 8005348:	9b02      	ldr	r3, [sp, #8]
 800534a:	2200      	movs	r2, #0
 800534c:	701a      	strb	r2, [r3, #0]
 800534e:	e7d6      	b.n	80052fe <sniprintf+0x16>
 8005350:	20000010 	.word	0x20000010

08005354 <memset>:
 8005354:	4402      	add	r2, r0
 8005356:	4603      	mov	r3, r0
 8005358:	4293      	cmp	r3, r2
 800535a:	d100      	bne.n	800535e <memset+0xa>
 800535c:	4770      	bx	lr
 800535e:	f803 1b01 	strb.w	r1, [r3], #1
 8005362:	e7f9      	b.n	8005358 <memset+0x4>

08005364 <__errno>:
 8005364:	4b01      	ldr	r3, [pc, #4]	@ (800536c <__errno+0x8>)
 8005366:	6818      	ldr	r0, [r3, #0]
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	20000010 	.word	0x20000010

08005370 <__libc_init_array>:
 8005370:	b570      	push	{r4, r5, r6, lr}
 8005372:	4d0d      	ldr	r5, [pc, #52]	@ (80053a8 <__libc_init_array+0x38>)
 8005374:	4c0d      	ldr	r4, [pc, #52]	@ (80053ac <__libc_init_array+0x3c>)
 8005376:	1b64      	subs	r4, r4, r5
 8005378:	10a4      	asrs	r4, r4, #2
 800537a:	2600      	movs	r6, #0
 800537c:	42a6      	cmp	r6, r4
 800537e:	d109      	bne.n	8005394 <__libc_init_array+0x24>
 8005380:	4d0b      	ldr	r5, [pc, #44]	@ (80053b0 <__libc_init_array+0x40>)
 8005382:	4c0c      	ldr	r4, [pc, #48]	@ (80053b4 <__libc_init_array+0x44>)
 8005384:	f000 fc64 	bl	8005c50 <_init>
 8005388:	1b64      	subs	r4, r4, r5
 800538a:	10a4      	asrs	r4, r4, #2
 800538c:	2600      	movs	r6, #0
 800538e:	42a6      	cmp	r6, r4
 8005390:	d105      	bne.n	800539e <__libc_init_array+0x2e>
 8005392:	bd70      	pop	{r4, r5, r6, pc}
 8005394:	f855 3b04 	ldr.w	r3, [r5], #4
 8005398:	4798      	blx	r3
 800539a:	3601      	adds	r6, #1
 800539c:	e7ee      	b.n	800537c <__libc_init_array+0xc>
 800539e:	f855 3b04 	ldr.w	r3, [r5], #4
 80053a2:	4798      	blx	r3
 80053a4:	3601      	adds	r6, #1
 80053a6:	e7f2      	b.n	800538e <__libc_init_array+0x1e>
 80053a8:	08005d60 	.word	0x08005d60
 80053ac:	08005d60 	.word	0x08005d60
 80053b0:	08005d60 	.word	0x08005d60
 80053b4:	08005d64 	.word	0x08005d64

080053b8 <__retarget_lock_acquire_recursive>:
 80053b8:	4770      	bx	lr

080053ba <__retarget_lock_release_recursive>:
 80053ba:	4770      	bx	lr

080053bc <memcpy>:
 80053bc:	440a      	add	r2, r1
 80053be:	4291      	cmp	r1, r2
 80053c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80053c4:	d100      	bne.n	80053c8 <memcpy+0xc>
 80053c6:	4770      	bx	lr
 80053c8:	b510      	push	{r4, lr}
 80053ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053d2:	4291      	cmp	r1, r2
 80053d4:	d1f9      	bne.n	80053ca <memcpy+0xe>
 80053d6:	bd10      	pop	{r4, pc}

080053d8 <_free_r>:
 80053d8:	b538      	push	{r3, r4, r5, lr}
 80053da:	4605      	mov	r5, r0
 80053dc:	2900      	cmp	r1, #0
 80053de:	d041      	beq.n	8005464 <_free_r+0x8c>
 80053e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053e4:	1f0c      	subs	r4, r1, #4
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	bfb8      	it	lt
 80053ea:	18e4      	addlt	r4, r4, r3
 80053ec:	f000 f8e0 	bl	80055b0 <__malloc_lock>
 80053f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005468 <_free_r+0x90>)
 80053f2:	6813      	ldr	r3, [r2, #0]
 80053f4:	b933      	cbnz	r3, 8005404 <_free_r+0x2c>
 80053f6:	6063      	str	r3, [r4, #4]
 80053f8:	6014      	str	r4, [r2, #0]
 80053fa:	4628      	mov	r0, r5
 80053fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005400:	f000 b8dc 	b.w	80055bc <__malloc_unlock>
 8005404:	42a3      	cmp	r3, r4
 8005406:	d908      	bls.n	800541a <_free_r+0x42>
 8005408:	6820      	ldr	r0, [r4, #0]
 800540a:	1821      	adds	r1, r4, r0
 800540c:	428b      	cmp	r3, r1
 800540e:	bf01      	itttt	eq
 8005410:	6819      	ldreq	r1, [r3, #0]
 8005412:	685b      	ldreq	r3, [r3, #4]
 8005414:	1809      	addeq	r1, r1, r0
 8005416:	6021      	streq	r1, [r4, #0]
 8005418:	e7ed      	b.n	80053f6 <_free_r+0x1e>
 800541a:	461a      	mov	r2, r3
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	b10b      	cbz	r3, 8005424 <_free_r+0x4c>
 8005420:	42a3      	cmp	r3, r4
 8005422:	d9fa      	bls.n	800541a <_free_r+0x42>
 8005424:	6811      	ldr	r1, [r2, #0]
 8005426:	1850      	adds	r0, r2, r1
 8005428:	42a0      	cmp	r0, r4
 800542a:	d10b      	bne.n	8005444 <_free_r+0x6c>
 800542c:	6820      	ldr	r0, [r4, #0]
 800542e:	4401      	add	r1, r0
 8005430:	1850      	adds	r0, r2, r1
 8005432:	4283      	cmp	r3, r0
 8005434:	6011      	str	r1, [r2, #0]
 8005436:	d1e0      	bne.n	80053fa <_free_r+0x22>
 8005438:	6818      	ldr	r0, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	6053      	str	r3, [r2, #4]
 800543e:	4408      	add	r0, r1
 8005440:	6010      	str	r0, [r2, #0]
 8005442:	e7da      	b.n	80053fa <_free_r+0x22>
 8005444:	d902      	bls.n	800544c <_free_r+0x74>
 8005446:	230c      	movs	r3, #12
 8005448:	602b      	str	r3, [r5, #0]
 800544a:	e7d6      	b.n	80053fa <_free_r+0x22>
 800544c:	6820      	ldr	r0, [r4, #0]
 800544e:	1821      	adds	r1, r4, r0
 8005450:	428b      	cmp	r3, r1
 8005452:	bf04      	itt	eq
 8005454:	6819      	ldreq	r1, [r3, #0]
 8005456:	685b      	ldreq	r3, [r3, #4]
 8005458:	6063      	str	r3, [r4, #4]
 800545a:	bf04      	itt	eq
 800545c:	1809      	addeq	r1, r1, r0
 800545e:	6021      	streq	r1, [r4, #0]
 8005460:	6054      	str	r4, [r2, #4]
 8005462:	e7ca      	b.n	80053fa <_free_r+0x22>
 8005464:	bd38      	pop	{r3, r4, r5, pc}
 8005466:	bf00      	nop
 8005468:	20004c78 	.word	0x20004c78

0800546c <sbrk_aligned>:
 800546c:	b570      	push	{r4, r5, r6, lr}
 800546e:	4e0f      	ldr	r6, [pc, #60]	@ (80054ac <sbrk_aligned+0x40>)
 8005470:	460c      	mov	r4, r1
 8005472:	6831      	ldr	r1, [r6, #0]
 8005474:	4605      	mov	r5, r0
 8005476:	b911      	cbnz	r1, 800547e <sbrk_aligned+0x12>
 8005478:	f000 fba4 	bl	8005bc4 <_sbrk_r>
 800547c:	6030      	str	r0, [r6, #0]
 800547e:	4621      	mov	r1, r4
 8005480:	4628      	mov	r0, r5
 8005482:	f000 fb9f 	bl	8005bc4 <_sbrk_r>
 8005486:	1c43      	adds	r3, r0, #1
 8005488:	d103      	bne.n	8005492 <sbrk_aligned+0x26>
 800548a:	f04f 34ff 	mov.w	r4, #4294967295
 800548e:	4620      	mov	r0, r4
 8005490:	bd70      	pop	{r4, r5, r6, pc}
 8005492:	1cc4      	adds	r4, r0, #3
 8005494:	f024 0403 	bic.w	r4, r4, #3
 8005498:	42a0      	cmp	r0, r4
 800549a:	d0f8      	beq.n	800548e <sbrk_aligned+0x22>
 800549c:	1a21      	subs	r1, r4, r0
 800549e:	4628      	mov	r0, r5
 80054a0:	f000 fb90 	bl	8005bc4 <_sbrk_r>
 80054a4:	3001      	adds	r0, #1
 80054a6:	d1f2      	bne.n	800548e <sbrk_aligned+0x22>
 80054a8:	e7ef      	b.n	800548a <sbrk_aligned+0x1e>
 80054aa:	bf00      	nop
 80054ac:	20004c74 	.word	0x20004c74

080054b0 <_malloc_r>:
 80054b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b4:	1ccd      	adds	r5, r1, #3
 80054b6:	f025 0503 	bic.w	r5, r5, #3
 80054ba:	3508      	adds	r5, #8
 80054bc:	2d0c      	cmp	r5, #12
 80054be:	bf38      	it	cc
 80054c0:	250c      	movcc	r5, #12
 80054c2:	2d00      	cmp	r5, #0
 80054c4:	4606      	mov	r6, r0
 80054c6:	db01      	blt.n	80054cc <_malloc_r+0x1c>
 80054c8:	42a9      	cmp	r1, r5
 80054ca:	d904      	bls.n	80054d6 <_malloc_r+0x26>
 80054cc:	230c      	movs	r3, #12
 80054ce:	6033      	str	r3, [r6, #0]
 80054d0:	2000      	movs	r0, #0
 80054d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055ac <_malloc_r+0xfc>
 80054da:	f000 f869 	bl	80055b0 <__malloc_lock>
 80054de:	f8d8 3000 	ldr.w	r3, [r8]
 80054e2:	461c      	mov	r4, r3
 80054e4:	bb44      	cbnz	r4, 8005538 <_malloc_r+0x88>
 80054e6:	4629      	mov	r1, r5
 80054e8:	4630      	mov	r0, r6
 80054ea:	f7ff ffbf 	bl	800546c <sbrk_aligned>
 80054ee:	1c43      	adds	r3, r0, #1
 80054f0:	4604      	mov	r4, r0
 80054f2:	d158      	bne.n	80055a6 <_malloc_r+0xf6>
 80054f4:	f8d8 4000 	ldr.w	r4, [r8]
 80054f8:	4627      	mov	r7, r4
 80054fa:	2f00      	cmp	r7, #0
 80054fc:	d143      	bne.n	8005586 <_malloc_r+0xd6>
 80054fe:	2c00      	cmp	r4, #0
 8005500:	d04b      	beq.n	800559a <_malloc_r+0xea>
 8005502:	6823      	ldr	r3, [r4, #0]
 8005504:	4639      	mov	r1, r7
 8005506:	4630      	mov	r0, r6
 8005508:	eb04 0903 	add.w	r9, r4, r3
 800550c:	f000 fb5a 	bl	8005bc4 <_sbrk_r>
 8005510:	4581      	cmp	r9, r0
 8005512:	d142      	bne.n	800559a <_malloc_r+0xea>
 8005514:	6821      	ldr	r1, [r4, #0]
 8005516:	1a6d      	subs	r5, r5, r1
 8005518:	4629      	mov	r1, r5
 800551a:	4630      	mov	r0, r6
 800551c:	f7ff ffa6 	bl	800546c <sbrk_aligned>
 8005520:	3001      	adds	r0, #1
 8005522:	d03a      	beq.n	800559a <_malloc_r+0xea>
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	442b      	add	r3, r5
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	f8d8 3000 	ldr.w	r3, [r8]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	bb62      	cbnz	r2, 800558c <_malloc_r+0xdc>
 8005532:	f8c8 7000 	str.w	r7, [r8]
 8005536:	e00f      	b.n	8005558 <_malloc_r+0xa8>
 8005538:	6822      	ldr	r2, [r4, #0]
 800553a:	1b52      	subs	r2, r2, r5
 800553c:	d420      	bmi.n	8005580 <_malloc_r+0xd0>
 800553e:	2a0b      	cmp	r2, #11
 8005540:	d917      	bls.n	8005572 <_malloc_r+0xc2>
 8005542:	1961      	adds	r1, r4, r5
 8005544:	42a3      	cmp	r3, r4
 8005546:	6025      	str	r5, [r4, #0]
 8005548:	bf18      	it	ne
 800554a:	6059      	strne	r1, [r3, #4]
 800554c:	6863      	ldr	r3, [r4, #4]
 800554e:	bf08      	it	eq
 8005550:	f8c8 1000 	streq.w	r1, [r8]
 8005554:	5162      	str	r2, [r4, r5]
 8005556:	604b      	str	r3, [r1, #4]
 8005558:	4630      	mov	r0, r6
 800555a:	f000 f82f 	bl	80055bc <__malloc_unlock>
 800555e:	f104 000b 	add.w	r0, r4, #11
 8005562:	1d23      	adds	r3, r4, #4
 8005564:	f020 0007 	bic.w	r0, r0, #7
 8005568:	1ac2      	subs	r2, r0, r3
 800556a:	bf1c      	itt	ne
 800556c:	1a1b      	subne	r3, r3, r0
 800556e:	50a3      	strne	r3, [r4, r2]
 8005570:	e7af      	b.n	80054d2 <_malloc_r+0x22>
 8005572:	6862      	ldr	r2, [r4, #4]
 8005574:	42a3      	cmp	r3, r4
 8005576:	bf0c      	ite	eq
 8005578:	f8c8 2000 	streq.w	r2, [r8]
 800557c:	605a      	strne	r2, [r3, #4]
 800557e:	e7eb      	b.n	8005558 <_malloc_r+0xa8>
 8005580:	4623      	mov	r3, r4
 8005582:	6864      	ldr	r4, [r4, #4]
 8005584:	e7ae      	b.n	80054e4 <_malloc_r+0x34>
 8005586:	463c      	mov	r4, r7
 8005588:	687f      	ldr	r7, [r7, #4]
 800558a:	e7b6      	b.n	80054fa <_malloc_r+0x4a>
 800558c:	461a      	mov	r2, r3
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	42a3      	cmp	r3, r4
 8005592:	d1fb      	bne.n	800558c <_malloc_r+0xdc>
 8005594:	2300      	movs	r3, #0
 8005596:	6053      	str	r3, [r2, #4]
 8005598:	e7de      	b.n	8005558 <_malloc_r+0xa8>
 800559a:	230c      	movs	r3, #12
 800559c:	6033      	str	r3, [r6, #0]
 800559e:	4630      	mov	r0, r6
 80055a0:	f000 f80c 	bl	80055bc <__malloc_unlock>
 80055a4:	e794      	b.n	80054d0 <_malloc_r+0x20>
 80055a6:	6005      	str	r5, [r0, #0]
 80055a8:	e7d6      	b.n	8005558 <_malloc_r+0xa8>
 80055aa:	bf00      	nop
 80055ac:	20004c78 	.word	0x20004c78

080055b0 <__malloc_lock>:
 80055b0:	4801      	ldr	r0, [pc, #4]	@ (80055b8 <__malloc_lock+0x8>)
 80055b2:	f7ff bf01 	b.w	80053b8 <__retarget_lock_acquire_recursive>
 80055b6:	bf00      	nop
 80055b8:	20004c70 	.word	0x20004c70

080055bc <__malloc_unlock>:
 80055bc:	4801      	ldr	r0, [pc, #4]	@ (80055c4 <__malloc_unlock+0x8>)
 80055be:	f7ff befc 	b.w	80053ba <__retarget_lock_release_recursive>
 80055c2:	bf00      	nop
 80055c4:	20004c70 	.word	0x20004c70

080055c8 <__ssputs_r>:
 80055c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055cc:	688e      	ldr	r6, [r1, #8]
 80055ce:	461f      	mov	r7, r3
 80055d0:	42be      	cmp	r6, r7
 80055d2:	680b      	ldr	r3, [r1, #0]
 80055d4:	4682      	mov	sl, r0
 80055d6:	460c      	mov	r4, r1
 80055d8:	4690      	mov	r8, r2
 80055da:	d82d      	bhi.n	8005638 <__ssputs_r+0x70>
 80055dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055e4:	d026      	beq.n	8005634 <__ssputs_r+0x6c>
 80055e6:	6965      	ldr	r5, [r4, #20]
 80055e8:	6909      	ldr	r1, [r1, #16]
 80055ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055ee:	eba3 0901 	sub.w	r9, r3, r1
 80055f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055f6:	1c7b      	adds	r3, r7, #1
 80055f8:	444b      	add	r3, r9
 80055fa:	106d      	asrs	r5, r5, #1
 80055fc:	429d      	cmp	r5, r3
 80055fe:	bf38      	it	cc
 8005600:	461d      	movcc	r5, r3
 8005602:	0553      	lsls	r3, r2, #21
 8005604:	d527      	bpl.n	8005656 <__ssputs_r+0x8e>
 8005606:	4629      	mov	r1, r5
 8005608:	f7ff ff52 	bl	80054b0 <_malloc_r>
 800560c:	4606      	mov	r6, r0
 800560e:	b360      	cbz	r0, 800566a <__ssputs_r+0xa2>
 8005610:	6921      	ldr	r1, [r4, #16]
 8005612:	464a      	mov	r2, r9
 8005614:	f7ff fed2 	bl	80053bc <memcpy>
 8005618:	89a3      	ldrh	r3, [r4, #12]
 800561a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800561e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005622:	81a3      	strh	r3, [r4, #12]
 8005624:	6126      	str	r6, [r4, #16]
 8005626:	6165      	str	r5, [r4, #20]
 8005628:	444e      	add	r6, r9
 800562a:	eba5 0509 	sub.w	r5, r5, r9
 800562e:	6026      	str	r6, [r4, #0]
 8005630:	60a5      	str	r5, [r4, #8]
 8005632:	463e      	mov	r6, r7
 8005634:	42be      	cmp	r6, r7
 8005636:	d900      	bls.n	800563a <__ssputs_r+0x72>
 8005638:	463e      	mov	r6, r7
 800563a:	6820      	ldr	r0, [r4, #0]
 800563c:	4632      	mov	r2, r6
 800563e:	4641      	mov	r1, r8
 8005640:	f000 faa6 	bl	8005b90 <memmove>
 8005644:	68a3      	ldr	r3, [r4, #8]
 8005646:	1b9b      	subs	r3, r3, r6
 8005648:	60a3      	str	r3, [r4, #8]
 800564a:	6823      	ldr	r3, [r4, #0]
 800564c:	4433      	add	r3, r6
 800564e:	6023      	str	r3, [r4, #0]
 8005650:	2000      	movs	r0, #0
 8005652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005656:	462a      	mov	r2, r5
 8005658:	f000 fac4 	bl	8005be4 <_realloc_r>
 800565c:	4606      	mov	r6, r0
 800565e:	2800      	cmp	r0, #0
 8005660:	d1e0      	bne.n	8005624 <__ssputs_r+0x5c>
 8005662:	6921      	ldr	r1, [r4, #16]
 8005664:	4650      	mov	r0, sl
 8005666:	f7ff feb7 	bl	80053d8 <_free_r>
 800566a:	230c      	movs	r3, #12
 800566c:	f8ca 3000 	str.w	r3, [sl]
 8005670:	89a3      	ldrh	r3, [r4, #12]
 8005672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005676:	81a3      	strh	r3, [r4, #12]
 8005678:	f04f 30ff 	mov.w	r0, #4294967295
 800567c:	e7e9      	b.n	8005652 <__ssputs_r+0x8a>
	...

08005680 <_svfiprintf_r>:
 8005680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	4698      	mov	r8, r3
 8005686:	898b      	ldrh	r3, [r1, #12]
 8005688:	061b      	lsls	r3, r3, #24
 800568a:	b09d      	sub	sp, #116	@ 0x74
 800568c:	4607      	mov	r7, r0
 800568e:	460d      	mov	r5, r1
 8005690:	4614      	mov	r4, r2
 8005692:	d510      	bpl.n	80056b6 <_svfiprintf_r+0x36>
 8005694:	690b      	ldr	r3, [r1, #16]
 8005696:	b973      	cbnz	r3, 80056b6 <_svfiprintf_r+0x36>
 8005698:	2140      	movs	r1, #64	@ 0x40
 800569a:	f7ff ff09 	bl	80054b0 <_malloc_r>
 800569e:	6028      	str	r0, [r5, #0]
 80056a0:	6128      	str	r0, [r5, #16]
 80056a2:	b930      	cbnz	r0, 80056b2 <_svfiprintf_r+0x32>
 80056a4:	230c      	movs	r3, #12
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	f04f 30ff 	mov.w	r0, #4294967295
 80056ac:	b01d      	add	sp, #116	@ 0x74
 80056ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056b2:	2340      	movs	r3, #64	@ 0x40
 80056b4:	616b      	str	r3, [r5, #20]
 80056b6:	2300      	movs	r3, #0
 80056b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80056ba:	2320      	movs	r3, #32
 80056bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80056c4:	2330      	movs	r3, #48	@ 0x30
 80056c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005864 <_svfiprintf_r+0x1e4>
 80056ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056ce:	f04f 0901 	mov.w	r9, #1
 80056d2:	4623      	mov	r3, r4
 80056d4:	469a      	mov	sl, r3
 80056d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056da:	b10a      	cbz	r2, 80056e0 <_svfiprintf_r+0x60>
 80056dc:	2a25      	cmp	r2, #37	@ 0x25
 80056de:	d1f9      	bne.n	80056d4 <_svfiprintf_r+0x54>
 80056e0:	ebba 0b04 	subs.w	fp, sl, r4
 80056e4:	d00b      	beq.n	80056fe <_svfiprintf_r+0x7e>
 80056e6:	465b      	mov	r3, fp
 80056e8:	4622      	mov	r2, r4
 80056ea:	4629      	mov	r1, r5
 80056ec:	4638      	mov	r0, r7
 80056ee:	f7ff ff6b 	bl	80055c8 <__ssputs_r>
 80056f2:	3001      	adds	r0, #1
 80056f4:	f000 80a7 	beq.w	8005846 <_svfiprintf_r+0x1c6>
 80056f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056fa:	445a      	add	r2, fp
 80056fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80056fe:	f89a 3000 	ldrb.w	r3, [sl]
 8005702:	2b00      	cmp	r3, #0
 8005704:	f000 809f 	beq.w	8005846 <_svfiprintf_r+0x1c6>
 8005708:	2300      	movs	r3, #0
 800570a:	f04f 32ff 	mov.w	r2, #4294967295
 800570e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005712:	f10a 0a01 	add.w	sl, sl, #1
 8005716:	9304      	str	r3, [sp, #16]
 8005718:	9307      	str	r3, [sp, #28]
 800571a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800571e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005720:	4654      	mov	r4, sl
 8005722:	2205      	movs	r2, #5
 8005724:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005728:	484e      	ldr	r0, [pc, #312]	@ (8005864 <_svfiprintf_r+0x1e4>)
 800572a:	f7fa fd79 	bl	8000220 <memchr>
 800572e:	9a04      	ldr	r2, [sp, #16]
 8005730:	b9d8      	cbnz	r0, 800576a <_svfiprintf_r+0xea>
 8005732:	06d0      	lsls	r0, r2, #27
 8005734:	bf44      	itt	mi
 8005736:	2320      	movmi	r3, #32
 8005738:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800573c:	0711      	lsls	r1, r2, #28
 800573e:	bf44      	itt	mi
 8005740:	232b      	movmi	r3, #43	@ 0x2b
 8005742:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005746:	f89a 3000 	ldrb.w	r3, [sl]
 800574a:	2b2a      	cmp	r3, #42	@ 0x2a
 800574c:	d015      	beq.n	800577a <_svfiprintf_r+0xfa>
 800574e:	9a07      	ldr	r2, [sp, #28]
 8005750:	4654      	mov	r4, sl
 8005752:	2000      	movs	r0, #0
 8005754:	f04f 0c0a 	mov.w	ip, #10
 8005758:	4621      	mov	r1, r4
 800575a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800575e:	3b30      	subs	r3, #48	@ 0x30
 8005760:	2b09      	cmp	r3, #9
 8005762:	d94b      	bls.n	80057fc <_svfiprintf_r+0x17c>
 8005764:	b1b0      	cbz	r0, 8005794 <_svfiprintf_r+0x114>
 8005766:	9207      	str	r2, [sp, #28]
 8005768:	e014      	b.n	8005794 <_svfiprintf_r+0x114>
 800576a:	eba0 0308 	sub.w	r3, r0, r8
 800576e:	fa09 f303 	lsl.w	r3, r9, r3
 8005772:	4313      	orrs	r3, r2
 8005774:	9304      	str	r3, [sp, #16]
 8005776:	46a2      	mov	sl, r4
 8005778:	e7d2      	b.n	8005720 <_svfiprintf_r+0xa0>
 800577a:	9b03      	ldr	r3, [sp, #12]
 800577c:	1d19      	adds	r1, r3, #4
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	9103      	str	r1, [sp, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	bfbb      	ittet	lt
 8005786:	425b      	neglt	r3, r3
 8005788:	f042 0202 	orrlt.w	r2, r2, #2
 800578c:	9307      	strge	r3, [sp, #28]
 800578e:	9307      	strlt	r3, [sp, #28]
 8005790:	bfb8      	it	lt
 8005792:	9204      	strlt	r2, [sp, #16]
 8005794:	7823      	ldrb	r3, [r4, #0]
 8005796:	2b2e      	cmp	r3, #46	@ 0x2e
 8005798:	d10a      	bne.n	80057b0 <_svfiprintf_r+0x130>
 800579a:	7863      	ldrb	r3, [r4, #1]
 800579c:	2b2a      	cmp	r3, #42	@ 0x2a
 800579e:	d132      	bne.n	8005806 <_svfiprintf_r+0x186>
 80057a0:	9b03      	ldr	r3, [sp, #12]
 80057a2:	1d1a      	adds	r2, r3, #4
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	9203      	str	r2, [sp, #12]
 80057a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057ac:	3402      	adds	r4, #2
 80057ae:	9305      	str	r3, [sp, #20]
 80057b0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005874 <_svfiprintf_r+0x1f4>
 80057b4:	7821      	ldrb	r1, [r4, #0]
 80057b6:	2203      	movs	r2, #3
 80057b8:	4650      	mov	r0, sl
 80057ba:	f7fa fd31 	bl	8000220 <memchr>
 80057be:	b138      	cbz	r0, 80057d0 <_svfiprintf_r+0x150>
 80057c0:	9b04      	ldr	r3, [sp, #16]
 80057c2:	eba0 000a 	sub.w	r0, r0, sl
 80057c6:	2240      	movs	r2, #64	@ 0x40
 80057c8:	4082      	lsls	r2, r0
 80057ca:	4313      	orrs	r3, r2
 80057cc:	3401      	adds	r4, #1
 80057ce:	9304      	str	r3, [sp, #16]
 80057d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057d4:	4824      	ldr	r0, [pc, #144]	@ (8005868 <_svfiprintf_r+0x1e8>)
 80057d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057da:	2206      	movs	r2, #6
 80057dc:	f7fa fd20 	bl	8000220 <memchr>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	d036      	beq.n	8005852 <_svfiprintf_r+0x1d2>
 80057e4:	4b21      	ldr	r3, [pc, #132]	@ (800586c <_svfiprintf_r+0x1ec>)
 80057e6:	bb1b      	cbnz	r3, 8005830 <_svfiprintf_r+0x1b0>
 80057e8:	9b03      	ldr	r3, [sp, #12]
 80057ea:	3307      	adds	r3, #7
 80057ec:	f023 0307 	bic.w	r3, r3, #7
 80057f0:	3308      	adds	r3, #8
 80057f2:	9303      	str	r3, [sp, #12]
 80057f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057f6:	4433      	add	r3, r6
 80057f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057fa:	e76a      	b.n	80056d2 <_svfiprintf_r+0x52>
 80057fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005800:	460c      	mov	r4, r1
 8005802:	2001      	movs	r0, #1
 8005804:	e7a8      	b.n	8005758 <_svfiprintf_r+0xd8>
 8005806:	2300      	movs	r3, #0
 8005808:	3401      	adds	r4, #1
 800580a:	9305      	str	r3, [sp, #20]
 800580c:	4619      	mov	r1, r3
 800580e:	f04f 0c0a 	mov.w	ip, #10
 8005812:	4620      	mov	r0, r4
 8005814:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005818:	3a30      	subs	r2, #48	@ 0x30
 800581a:	2a09      	cmp	r2, #9
 800581c:	d903      	bls.n	8005826 <_svfiprintf_r+0x1a6>
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0c6      	beq.n	80057b0 <_svfiprintf_r+0x130>
 8005822:	9105      	str	r1, [sp, #20]
 8005824:	e7c4      	b.n	80057b0 <_svfiprintf_r+0x130>
 8005826:	fb0c 2101 	mla	r1, ip, r1, r2
 800582a:	4604      	mov	r4, r0
 800582c:	2301      	movs	r3, #1
 800582e:	e7f0      	b.n	8005812 <_svfiprintf_r+0x192>
 8005830:	ab03      	add	r3, sp, #12
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	462a      	mov	r2, r5
 8005836:	4b0e      	ldr	r3, [pc, #56]	@ (8005870 <_svfiprintf_r+0x1f0>)
 8005838:	a904      	add	r1, sp, #16
 800583a:	4638      	mov	r0, r7
 800583c:	f3af 8000 	nop.w
 8005840:	1c42      	adds	r2, r0, #1
 8005842:	4606      	mov	r6, r0
 8005844:	d1d6      	bne.n	80057f4 <_svfiprintf_r+0x174>
 8005846:	89ab      	ldrh	r3, [r5, #12]
 8005848:	065b      	lsls	r3, r3, #25
 800584a:	f53f af2d 	bmi.w	80056a8 <_svfiprintf_r+0x28>
 800584e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005850:	e72c      	b.n	80056ac <_svfiprintf_r+0x2c>
 8005852:	ab03      	add	r3, sp, #12
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	462a      	mov	r2, r5
 8005858:	4b05      	ldr	r3, [pc, #20]	@ (8005870 <_svfiprintf_r+0x1f0>)
 800585a:	a904      	add	r1, sp, #16
 800585c:	4638      	mov	r0, r7
 800585e:	f000 f879 	bl	8005954 <_printf_i>
 8005862:	e7ed      	b.n	8005840 <_svfiprintf_r+0x1c0>
 8005864:	08005d24 	.word	0x08005d24
 8005868:	08005d2e 	.word	0x08005d2e
 800586c:	00000000 	.word	0x00000000
 8005870:	080055c9 	.word	0x080055c9
 8005874:	08005d2a 	.word	0x08005d2a

08005878 <_printf_common>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	4616      	mov	r6, r2
 800587e:	4698      	mov	r8, r3
 8005880:	688a      	ldr	r2, [r1, #8]
 8005882:	690b      	ldr	r3, [r1, #16]
 8005884:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005888:	4293      	cmp	r3, r2
 800588a:	bfb8      	it	lt
 800588c:	4613      	movlt	r3, r2
 800588e:	6033      	str	r3, [r6, #0]
 8005890:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005894:	4607      	mov	r7, r0
 8005896:	460c      	mov	r4, r1
 8005898:	b10a      	cbz	r2, 800589e <_printf_common+0x26>
 800589a:	3301      	adds	r3, #1
 800589c:	6033      	str	r3, [r6, #0]
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	0699      	lsls	r1, r3, #26
 80058a2:	bf42      	ittt	mi
 80058a4:	6833      	ldrmi	r3, [r6, #0]
 80058a6:	3302      	addmi	r3, #2
 80058a8:	6033      	strmi	r3, [r6, #0]
 80058aa:	6825      	ldr	r5, [r4, #0]
 80058ac:	f015 0506 	ands.w	r5, r5, #6
 80058b0:	d106      	bne.n	80058c0 <_printf_common+0x48>
 80058b2:	f104 0a19 	add.w	sl, r4, #25
 80058b6:	68e3      	ldr	r3, [r4, #12]
 80058b8:	6832      	ldr	r2, [r6, #0]
 80058ba:	1a9b      	subs	r3, r3, r2
 80058bc:	42ab      	cmp	r3, r5
 80058be:	dc26      	bgt.n	800590e <_printf_common+0x96>
 80058c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058c4:	6822      	ldr	r2, [r4, #0]
 80058c6:	3b00      	subs	r3, #0
 80058c8:	bf18      	it	ne
 80058ca:	2301      	movne	r3, #1
 80058cc:	0692      	lsls	r2, r2, #26
 80058ce:	d42b      	bmi.n	8005928 <_printf_common+0xb0>
 80058d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058d4:	4641      	mov	r1, r8
 80058d6:	4638      	mov	r0, r7
 80058d8:	47c8      	blx	r9
 80058da:	3001      	adds	r0, #1
 80058dc:	d01e      	beq.n	800591c <_printf_common+0xa4>
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	6922      	ldr	r2, [r4, #16]
 80058e2:	f003 0306 	and.w	r3, r3, #6
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	bf02      	ittt	eq
 80058ea:	68e5      	ldreq	r5, [r4, #12]
 80058ec:	6833      	ldreq	r3, [r6, #0]
 80058ee:	1aed      	subeq	r5, r5, r3
 80058f0:	68a3      	ldr	r3, [r4, #8]
 80058f2:	bf0c      	ite	eq
 80058f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058f8:	2500      	movne	r5, #0
 80058fa:	4293      	cmp	r3, r2
 80058fc:	bfc4      	itt	gt
 80058fe:	1a9b      	subgt	r3, r3, r2
 8005900:	18ed      	addgt	r5, r5, r3
 8005902:	2600      	movs	r6, #0
 8005904:	341a      	adds	r4, #26
 8005906:	42b5      	cmp	r5, r6
 8005908:	d11a      	bne.n	8005940 <_printf_common+0xc8>
 800590a:	2000      	movs	r0, #0
 800590c:	e008      	b.n	8005920 <_printf_common+0xa8>
 800590e:	2301      	movs	r3, #1
 8005910:	4652      	mov	r2, sl
 8005912:	4641      	mov	r1, r8
 8005914:	4638      	mov	r0, r7
 8005916:	47c8      	blx	r9
 8005918:	3001      	adds	r0, #1
 800591a:	d103      	bne.n	8005924 <_printf_common+0xac>
 800591c:	f04f 30ff 	mov.w	r0, #4294967295
 8005920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005924:	3501      	adds	r5, #1
 8005926:	e7c6      	b.n	80058b6 <_printf_common+0x3e>
 8005928:	18e1      	adds	r1, r4, r3
 800592a:	1c5a      	adds	r2, r3, #1
 800592c:	2030      	movs	r0, #48	@ 0x30
 800592e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005932:	4422      	add	r2, r4
 8005934:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005938:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800593c:	3302      	adds	r3, #2
 800593e:	e7c7      	b.n	80058d0 <_printf_common+0x58>
 8005940:	2301      	movs	r3, #1
 8005942:	4622      	mov	r2, r4
 8005944:	4641      	mov	r1, r8
 8005946:	4638      	mov	r0, r7
 8005948:	47c8      	blx	r9
 800594a:	3001      	adds	r0, #1
 800594c:	d0e6      	beq.n	800591c <_printf_common+0xa4>
 800594e:	3601      	adds	r6, #1
 8005950:	e7d9      	b.n	8005906 <_printf_common+0x8e>
	...

08005954 <_printf_i>:
 8005954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005958:	7e0f      	ldrb	r7, [r1, #24]
 800595a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800595c:	2f78      	cmp	r7, #120	@ 0x78
 800595e:	4691      	mov	r9, r2
 8005960:	4680      	mov	r8, r0
 8005962:	460c      	mov	r4, r1
 8005964:	469a      	mov	sl, r3
 8005966:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800596a:	d807      	bhi.n	800597c <_printf_i+0x28>
 800596c:	2f62      	cmp	r7, #98	@ 0x62
 800596e:	d80a      	bhi.n	8005986 <_printf_i+0x32>
 8005970:	2f00      	cmp	r7, #0
 8005972:	f000 80d1 	beq.w	8005b18 <_printf_i+0x1c4>
 8005976:	2f58      	cmp	r7, #88	@ 0x58
 8005978:	f000 80b8 	beq.w	8005aec <_printf_i+0x198>
 800597c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005980:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005984:	e03a      	b.n	80059fc <_printf_i+0xa8>
 8005986:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800598a:	2b15      	cmp	r3, #21
 800598c:	d8f6      	bhi.n	800597c <_printf_i+0x28>
 800598e:	a101      	add	r1, pc, #4	@ (adr r1, 8005994 <_printf_i+0x40>)
 8005990:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005994:	080059ed 	.word	0x080059ed
 8005998:	08005a01 	.word	0x08005a01
 800599c:	0800597d 	.word	0x0800597d
 80059a0:	0800597d 	.word	0x0800597d
 80059a4:	0800597d 	.word	0x0800597d
 80059a8:	0800597d 	.word	0x0800597d
 80059ac:	08005a01 	.word	0x08005a01
 80059b0:	0800597d 	.word	0x0800597d
 80059b4:	0800597d 	.word	0x0800597d
 80059b8:	0800597d 	.word	0x0800597d
 80059bc:	0800597d 	.word	0x0800597d
 80059c0:	08005aff 	.word	0x08005aff
 80059c4:	08005a2b 	.word	0x08005a2b
 80059c8:	08005ab9 	.word	0x08005ab9
 80059cc:	0800597d 	.word	0x0800597d
 80059d0:	0800597d 	.word	0x0800597d
 80059d4:	08005b21 	.word	0x08005b21
 80059d8:	0800597d 	.word	0x0800597d
 80059dc:	08005a2b 	.word	0x08005a2b
 80059e0:	0800597d 	.word	0x0800597d
 80059e4:	0800597d 	.word	0x0800597d
 80059e8:	08005ac1 	.word	0x08005ac1
 80059ec:	6833      	ldr	r3, [r6, #0]
 80059ee:	1d1a      	adds	r2, r3, #4
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6032      	str	r2, [r6, #0]
 80059f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059fc:	2301      	movs	r3, #1
 80059fe:	e09c      	b.n	8005b3a <_printf_i+0x1e6>
 8005a00:	6833      	ldr	r3, [r6, #0]
 8005a02:	6820      	ldr	r0, [r4, #0]
 8005a04:	1d19      	adds	r1, r3, #4
 8005a06:	6031      	str	r1, [r6, #0]
 8005a08:	0606      	lsls	r6, r0, #24
 8005a0a:	d501      	bpl.n	8005a10 <_printf_i+0xbc>
 8005a0c:	681d      	ldr	r5, [r3, #0]
 8005a0e:	e003      	b.n	8005a18 <_printf_i+0xc4>
 8005a10:	0645      	lsls	r5, r0, #25
 8005a12:	d5fb      	bpl.n	8005a0c <_printf_i+0xb8>
 8005a14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a18:	2d00      	cmp	r5, #0
 8005a1a:	da03      	bge.n	8005a24 <_printf_i+0xd0>
 8005a1c:	232d      	movs	r3, #45	@ 0x2d
 8005a1e:	426d      	negs	r5, r5
 8005a20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a24:	4858      	ldr	r0, [pc, #352]	@ (8005b88 <_printf_i+0x234>)
 8005a26:	230a      	movs	r3, #10
 8005a28:	e011      	b.n	8005a4e <_printf_i+0xfa>
 8005a2a:	6821      	ldr	r1, [r4, #0]
 8005a2c:	6833      	ldr	r3, [r6, #0]
 8005a2e:	0608      	lsls	r0, r1, #24
 8005a30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a34:	d402      	bmi.n	8005a3c <_printf_i+0xe8>
 8005a36:	0649      	lsls	r1, r1, #25
 8005a38:	bf48      	it	mi
 8005a3a:	b2ad      	uxthmi	r5, r5
 8005a3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a3e:	4852      	ldr	r0, [pc, #328]	@ (8005b88 <_printf_i+0x234>)
 8005a40:	6033      	str	r3, [r6, #0]
 8005a42:	bf14      	ite	ne
 8005a44:	230a      	movne	r3, #10
 8005a46:	2308      	moveq	r3, #8
 8005a48:	2100      	movs	r1, #0
 8005a4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a4e:	6866      	ldr	r6, [r4, #4]
 8005a50:	60a6      	str	r6, [r4, #8]
 8005a52:	2e00      	cmp	r6, #0
 8005a54:	db05      	blt.n	8005a62 <_printf_i+0x10e>
 8005a56:	6821      	ldr	r1, [r4, #0]
 8005a58:	432e      	orrs	r6, r5
 8005a5a:	f021 0104 	bic.w	r1, r1, #4
 8005a5e:	6021      	str	r1, [r4, #0]
 8005a60:	d04b      	beq.n	8005afa <_printf_i+0x1a6>
 8005a62:	4616      	mov	r6, r2
 8005a64:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a68:	fb03 5711 	mls	r7, r3, r1, r5
 8005a6c:	5dc7      	ldrb	r7, [r0, r7]
 8005a6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a72:	462f      	mov	r7, r5
 8005a74:	42bb      	cmp	r3, r7
 8005a76:	460d      	mov	r5, r1
 8005a78:	d9f4      	bls.n	8005a64 <_printf_i+0x110>
 8005a7a:	2b08      	cmp	r3, #8
 8005a7c:	d10b      	bne.n	8005a96 <_printf_i+0x142>
 8005a7e:	6823      	ldr	r3, [r4, #0]
 8005a80:	07df      	lsls	r7, r3, #31
 8005a82:	d508      	bpl.n	8005a96 <_printf_i+0x142>
 8005a84:	6923      	ldr	r3, [r4, #16]
 8005a86:	6861      	ldr	r1, [r4, #4]
 8005a88:	4299      	cmp	r1, r3
 8005a8a:	bfde      	ittt	le
 8005a8c:	2330      	movle	r3, #48	@ 0x30
 8005a8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a96:	1b92      	subs	r2, r2, r6
 8005a98:	6122      	str	r2, [r4, #16]
 8005a9a:	f8cd a000 	str.w	sl, [sp]
 8005a9e:	464b      	mov	r3, r9
 8005aa0:	aa03      	add	r2, sp, #12
 8005aa2:	4621      	mov	r1, r4
 8005aa4:	4640      	mov	r0, r8
 8005aa6:	f7ff fee7 	bl	8005878 <_printf_common>
 8005aaa:	3001      	adds	r0, #1
 8005aac:	d14a      	bne.n	8005b44 <_printf_i+0x1f0>
 8005aae:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab2:	b004      	add	sp, #16
 8005ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab8:	6823      	ldr	r3, [r4, #0]
 8005aba:	f043 0320 	orr.w	r3, r3, #32
 8005abe:	6023      	str	r3, [r4, #0]
 8005ac0:	4832      	ldr	r0, [pc, #200]	@ (8005b8c <_printf_i+0x238>)
 8005ac2:	2778      	movs	r7, #120	@ 0x78
 8005ac4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ac8:	6823      	ldr	r3, [r4, #0]
 8005aca:	6831      	ldr	r1, [r6, #0]
 8005acc:	061f      	lsls	r7, r3, #24
 8005ace:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ad2:	d402      	bmi.n	8005ada <_printf_i+0x186>
 8005ad4:	065f      	lsls	r7, r3, #25
 8005ad6:	bf48      	it	mi
 8005ad8:	b2ad      	uxthmi	r5, r5
 8005ada:	6031      	str	r1, [r6, #0]
 8005adc:	07d9      	lsls	r1, r3, #31
 8005ade:	bf44      	itt	mi
 8005ae0:	f043 0320 	orrmi.w	r3, r3, #32
 8005ae4:	6023      	strmi	r3, [r4, #0]
 8005ae6:	b11d      	cbz	r5, 8005af0 <_printf_i+0x19c>
 8005ae8:	2310      	movs	r3, #16
 8005aea:	e7ad      	b.n	8005a48 <_printf_i+0xf4>
 8005aec:	4826      	ldr	r0, [pc, #152]	@ (8005b88 <_printf_i+0x234>)
 8005aee:	e7e9      	b.n	8005ac4 <_printf_i+0x170>
 8005af0:	6823      	ldr	r3, [r4, #0]
 8005af2:	f023 0320 	bic.w	r3, r3, #32
 8005af6:	6023      	str	r3, [r4, #0]
 8005af8:	e7f6      	b.n	8005ae8 <_printf_i+0x194>
 8005afa:	4616      	mov	r6, r2
 8005afc:	e7bd      	b.n	8005a7a <_printf_i+0x126>
 8005afe:	6833      	ldr	r3, [r6, #0]
 8005b00:	6825      	ldr	r5, [r4, #0]
 8005b02:	6961      	ldr	r1, [r4, #20]
 8005b04:	1d18      	adds	r0, r3, #4
 8005b06:	6030      	str	r0, [r6, #0]
 8005b08:	062e      	lsls	r6, r5, #24
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	d501      	bpl.n	8005b12 <_printf_i+0x1be>
 8005b0e:	6019      	str	r1, [r3, #0]
 8005b10:	e002      	b.n	8005b18 <_printf_i+0x1c4>
 8005b12:	0668      	lsls	r0, r5, #25
 8005b14:	d5fb      	bpl.n	8005b0e <_printf_i+0x1ba>
 8005b16:	8019      	strh	r1, [r3, #0]
 8005b18:	2300      	movs	r3, #0
 8005b1a:	6123      	str	r3, [r4, #16]
 8005b1c:	4616      	mov	r6, r2
 8005b1e:	e7bc      	b.n	8005a9a <_printf_i+0x146>
 8005b20:	6833      	ldr	r3, [r6, #0]
 8005b22:	1d1a      	adds	r2, r3, #4
 8005b24:	6032      	str	r2, [r6, #0]
 8005b26:	681e      	ldr	r6, [r3, #0]
 8005b28:	6862      	ldr	r2, [r4, #4]
 8005b2a:	2100      	movs	r1, #0
 8005b2c:	4630      	mov	r0, r6
 8005b2e:	f7fa fb77 	bl	8000220 <memchr>
 8005b32:	b108      	cbz	r0, 8005b38 <_printf_i+0x1e4>
 8005b34:	1b80      	subs	r0, r0, r6
 8005b36:	6060      	str	r0, [r4, #4]
 8005b38:	6863      	ldr	r3, [r4, #4]
 8005b3a:	6123      	str	r3, [r4, #16]
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b42:	e7aa      	b.n	8005a9a <_printf_i+0x146>
 8005b44:	6923      	ldr	r3, [r4, #16]
 8005b46:	4632      	mov	r2, r6
 8005b48:	4649      	mov	r1, r9
 8005b4a:	4640      	mov	r0, r8
 8005b4c:	47d0      	blx	sl
 8005b4e:	3001      	adds	r0, #1
 8005b50:	d0ad      	beq.n	8005aae <_printf_i+0x15a>
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	079b      	lsls	r3, r3, #30
 8005b56:	d413      	bmi.n	8005b80 <_printf_i+0x22c>
 8005b58:	68e0      	ldr	r0, [r4, #12]
 8005b5a:	9b03      	ldr	r3, [sp, #12]
 8005b5c:	4298      	cmp	r0, r3
 8005b5e:	bfb8      	it	lt
 8005b60:	4618      	movlt	r0, r3
 8005b62:	e7a6      	b.n	8005ab2 <_printf_i+0x15e>
 8005b64:	2301      	movs	r3, #1
 8005b66:	4632      	mov	r2, r6
 8005b68:	4649      	mov	r1, r9
 8005b6a:	4640      	mov	r0, r8
 8005b6c:	47d0      	blx	sl
 8005b6e:	3001      	adds	r0, #1
 8005b70:	d09d      	beq.n	8005aae <_printf_i+0x15a>
 8005b72:	3501      	adds	r5, #1
 8005b74:	68e3      	ldr	r3, [r4, #12]
 8005b76:	9903      	ldr	r1, [sp, #12]
 8005b78:	1a5b      	subs	r3, r3, r1
 8005b7a:	42ab      	cmp	r3, r5
 8005b7c:	dcf2      	bgt.n	8005b64 <_printf_i+0x210>
 8005b7e:	e7eb      	b.n	8005b58 <_printf_i+0x204>
 8005b80:	2500      	movs	r5, #0
 8005b82:	f104 0619 	add.w	r6, r4, #25
 8005b86:	e7f5      	b.n	8005b74 <_printf_i+0x220>
 8005b88:	08005d35 	.word	0x08005d35
 8005b8c:	08005d46 	.word	0x08005d46

08005b90 <memmove>:
 8005b90:	4288      	cmp	r0, r1
 8005b92:	b510      	push	{r4, lr}
 8005b94:	eb01 0402 	add.w	r4, r1, r2
 8005b98:	d902      	bls.n	8005ba0 <memmove+0x10>
 8005b9a:	4284      	cmp	r4, r0
 8005b9c:	4623      	mov	r3, r4
 8005b9e:	d807      	bhi.n	8005bb0 <memmove+0x20>
 8005ba0:	1e43      	subs	r3, r0, #1
 8005ba2:	42a1      	cmp	r1, r4
 8005ba4:	d008      	beq.n	8005bb8 <memmove+0x28>
 8005ba6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005baa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bae:	e7f8      	b.n	8005ba2 <memmove+0x12>
 8005bb0:	4402      	add	r2, r0
 8005bb2:	4601      	mov	r1, r0
 8005bb4:	428a      	cmp	r2, r1
 8005bb6:	d100      	bne.n	8005bba <memmove+0x2a>
 8005bb8:	bd10      	pop	{r4, pc}
 8005bba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bc2:	e7f7      	b.n	8005bb4 <memmove+0x24>

08005bc4 <_sbrk_r>:
 8005bc4:	b538      	push	{r3, r4, r5, lr}
 8005bc6:	4d06      	ldr	r5, [pc, #24]	@ (8005be0 <_sbrk_r+0x1c>)
 8005bc8:	2300      	movs	r3, #0
 8005bca:	4604      	mov	r4, r0
 8005bcc:	4608      	mov	r0, r1
 8005bce:	602b      	str	r3, [r5, #0]
 8005bd0:	f7fa ff86 	bl	8000ae0 <_sbrk>
 8005bd4:	1c43      	adds	r3, r0, #1
 8005bd6:	d102      	bne.n	8005bde <_sbrk_r+0x1a>
 8005bd8:	682b      	ldr	r3, [r5, #0]
 8005bda:	b103      	cbz	r3, 8005bde <_sbrk_r+0x1a>
 8005bdc:	6023      	str	r3, [r4, #0]
 8005bde:	bd38      	pop	{r3, r4, r5, pc}
 8005be0:	20004c6c 	.word	0x20004c6c

08005be4 <_realloc_r>:
 8005be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005be8:	4607      	mov	r7, r0
 8005bea:	4614      	mov	r4, r2
 8005bec:	460d      	mov	r5, r1
 8005bee:	b921      	cbnz	r1, 8005bfa <_realloc_r+0x16>
 8005bf0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bf4:	4611      	mov	r1, r2
 8005bf6:	f7ff bc5b 	b.w	80054b0 <_malloc_r>
 8005bfa:	b92a      	cbnz	r2, 8005c08 <_realloc_r+0x24>
 8005bfc:	f7ff fbec 	bl	80053d8 <_free_r>
 8005c00:	4625      	mov	r5, r4
 8005c02:	4628      	mov	r0, r5
 8005c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c08:	f000 f81a 	bl	8005c40 <_malloc_usable_size_r>
 8005c0c:	4284      	cmp	r4, r0
 8005c0e:	4606      	mov	r6, r0
 8005c10:	d802      	bhi.n	8005c18 <_realloc_r+0x34>
 8005c12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c16:	d8f4      	bhi.n	8005c02 <_realloc_r+0x1e>
 8005c18:	4621      	mov	r1, r4
 8005c1a:	4638      	mov	r0, r7
 8005c1c:	f7ff fc48 	bl	80054b0 <_malloc_r>
 8005c20:	4680      	mov	r8, r0
 8005c22:	b908      	cbnz	r0, 8005c28 <_realloc_r+0x44>
 8005c24:	4645      	mov	r5, r8
 8005c26:	e7ec      	b.n	8005c02 <_realloc_r+0x1e>
 8005c28:	42b4      	cmp	r4, r6
 8005c2a:	4622      	mov	r2, r4
 8005c2c:	4629      	mov	r1, r5
 8005c2e:	bf28      	it	cs
 8005c30:	4632      	movcs	r2, r6
 8005c32:	f7ff fbc3 	bl	80053bc <memcpy>
 8005c36:	4629      	mov	r1, r5
 8005c38:	4638      	mov	r0, r7
 8005c3a:	f7ff fbcd 	bl	80053d8 <_free_r>
 8005c3e:	e7f1      	b.n	8005c24 <_realloc_r+0x40>

08005c40 <_malloc_usable_size_r>:
 8005c40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c44:	1f18      	subs	r0, r3, #4
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	bfbc      	itt	lt
 8005c4a:	580b      	ldrlt	r3, [r1, r0]
 8005c4c:	18c0      	addlt	r0, r0, r3
 8005c4e:	4770      	bx	lr

08005c50 <_init>:
 8005c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c52:	bf00      	nop
 8005c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c56:	bc08      	pop	{r3}
 8005c58:	469e      	mov	lr, r3
 8005c5a:	4770      	bx	lr

08005c5c <_fini>:
 8005c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5e:	bf00      	nop
 8005c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c62:	bc08      	pop	{r3}
 8005c64:	469e      	mov	lr, r3
 8005c66:	4770      	bx	lr
