
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list cache.v dff.v final_memory.syn.v four_bank_mem.v memc.syn.v mem_system.v memv.syn.v  ]
cache.v dff.v final_memory.syn.v four_bank_mem.v memc.syn.v mem_system.v memv.syn.v
set my_toplevel mem_system
mem_system
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./cache.v
Warning:  ./cache.v:47: the undeclared symbol 'go' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:48: the undeclared symbol 'match' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:52: the undeclared symbol 'wr_word0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:53: the undeclared symbol 'wr_word1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:54: the undeclared symbol 'wr_word2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:55: the undeclared symbol 'wr_word3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:57: the undeclared symbol 'wr_dirty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:58: the undeclared symbol 'wr_tag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:59: the undeclared symbol 'wr_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:60: the undeclared symbol 'dirty_in' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:68: the undeclared symbol 'dirtybit' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:69: the undeclared symbol 'validbit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./final_memory.syn.v
Warning:  ./final_memory.syn.v:80: the undeclared symbol 'rd0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:81: the undeclared symbol 'wr0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:86: the undeclared symbol 'rd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:87: the undeclared symbol 'wr1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:96: the undeclared symbol 'rd2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:97: the undeclared symbol 'wr2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:98: the undeclared symbol 'rd3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:99: the undeclared symbol 'wr3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:101: the undeclared symbol 'busy' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./four_bank_mem.v
Warning:  ./final_memory.syn.v:105: The statements in initial blocks are ignored. (VER-281)
Warning:  ./four_bank_mem.v:81: the undeclared symbol 'sel0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:82: the undeclared symbol 'sel1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:83: the undeclared symbol 'sel2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:84: the undeclared symbol 'sel3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:98: the undeclared symbol 'err0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:100: the undeclared symbol 'err1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:102: the undeclared symbol 'err2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:104: the undeclared symbol 'err3' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./memc.syn.v
Compiling source file ./mem_system.v
Compiling source file ./memv.syn.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 115 in file
	'./mem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |    auto/auto     |
===============================================
Presto compilation completed successfully. (mem_system)
Elaborated 1 design.
Current design is now 'mem_system'.
Information: Building the design 'cache' instantiated from design 'mem_system' with
	the parameters "0". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (cache_cache_id0)
Information: Building the design 'four_bank_mem'. (HDL-193)
Presto compilation completed successfully. (four_bank_mem)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine memc_Size16 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size16/23  |   32   |   16    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size16)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine memc_Size5 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size5/23   |   32   |    5    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size5)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine memc_Size1 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size1/23   |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size1)
Information: Building the design 'memv'. (HDL-193)

Inferred memory devices in process
	in routine memv line 24 in file
		'./memv.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     memv/22      |  256   |    1    |      8       |
======================================================
Presto compilation completed successfully. (memv)
Information: Building the design 'final_memory'. (HDL-193)

Inferred memory devices in process
	in routine final_memory line 110 in file
		'./final_memory.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  264  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (final_memory)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'mem_system'.
{mem_system}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : mem_system
Version: Q-2019.12-SP3
Date   : Mon Dec 14 01:12:05 2020
****************************************

Information: This design contains unmapped logic. (RPT-7)

mem_system
    GTECH_AND2                               gtech
    GTECH_BUF                                gtech
    GTECH_NOT                                gtech
    GTECH_OR2                                gtech
    cache_cache_id0
        GTECH_AND2                           gtech
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        memc_Size1
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memc_Size5
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memc_Size16
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memv
            GTECH_AND2                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
    dff
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
    four_bank_mem
        GTECH_AND2                           gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        dff
            ...
        final_memory
            GTECH_AND2                       gtech
            GTECH_AND8                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
            dff
                ...
1
link

  Linking design 'mem_system'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 221 instances of design 'dff'. (OPT-1056)
Information: Uniquified 4 instances of design 'memc_Size16'. (OPT-1056)
Information: Uniquified 4 instances of design 'final_memory'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'mem_system'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 115 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_220'
  Processing 'final_memory_0'
  Processing 'final_memory_3'
  Processing 'four_bank_mem'
  Processing 'memv'
  Processing 'memc_Size1'
  Processing 'memc_Size5'
  Processing 'memc_Size16_0'
  Processing 'cache_cache_id0'
  Processing 'mem_system'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cache_cache_id0_DW01_cmp6_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   64513.7      2.43    7877.9      35.7                          
    0:00:09   64513.7      2.43    7877.9      35.7                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   67323.9      0.43     840.7      21.5                          
    0:00:13   67323.9      0.43     840.7      21.5                          
    0:00:16   71055.3      0.18     372.1      11.8                          
    0:00:17   71055.3      0.18     372.1      11.8                          
    0:00:17   71055.3      0.18     372.1      11.8                          
    0:00:18   71053.9      0.18     372.0      11.8                          
    0:00:18   71053.9      0.18     372.0      11.8                          
    0:00:20   67081.3      0.43     631.5       9.8                          
    0:00:21   67083.1      0.41     591.9       9.8                          
    0:00:21   67081.7      0.41     591.9       9.8                          
    0:00:21   67083.1      0.41     591.9       9.8                          
    0:00:21   67081.7      0.41     591.9       9.8                          
    0:00:22   67083.1      0.41     591.9       9.8                          
    0:00:22   67081.7      0.41     591.9       9.8                          
    0:00:22   67083.1      0.41     591.9       9.8                          
    0:00:22   67081.7      0.41     591.9       9.8                          
    0:00:22   67083.1      0.41     591.9       9.8                          
    0:00:22   67083.1      0.41     591.9       9.8                          
    0:00:22   67083.1      0.41     591.9       9.8                          
    0:00:22   67083.1      0.41     591.9       9.8                          
    0:00:27   67194.8      0.44     670.7       9.4                          
    0:00:31   67268.5      0.47     745.0       9.1                          
    0:00:32   67309.8      0.51     764.8       8.9                          
    0:00:33   67347.8      0.51     783.6       8.8                          
    0:00:33   67369.0      0.51     784.1       8.6                          
    0:00:33   67380.7      0.51     784.4       8.5                          
    0:00:33   67388.7      0.51     784.8       8.4                          
    0:00:34   67391.9      0.51     785.0       8.3                          
    0:00:34   67398.0      0.51     785.3       8.3                          
    0:00:34   67398.0      0.51     785.3       8.3                          
    0:00:34   67563.2      0.36     718.8       8.3 c0/mem_w2/mem_reg<1><6>/D
    0:00:34   67737.4      0.35     687.9       8.3 c0/mem_w1/mem_reg<1><6>/D
    0:00:34   67929.3      0.34     660.5       8.3 c0/mem_w0/mem_reg<18><6>/D
    0:00:34   68137.7      0.34     633.5       8.3 c0/mem_w1/mem_reg<20><6>/D
    0:00:34   68265.3      0.31     593.1       8.3 DataOut<6>               
    0:00:35   68494.3      0.31     567.8       8.3 c0/mem_w3/mem_reg<23><0>/D
    0:00:35   68646.4      0.26     481.4       8.3 DataOut<9>               
    0:00:35   68671.7      0.26     449.0       8.4 DataOut<9>               
    0:00:35   68691.0      0.20     353.4       8.4 DataOut<9>               
    0:00:35   68670.3      0.18     333.7       8.4 DataOut<9>               
    0:00:36   68666.6      0.17     337.7       8.4 c0/mem_w2/mem_reg<23><10>/D
    0:00:36   68668.4      0.17     324.9       8.4 DataOut<9>               
    0:00:36   68652.0      0.16     313.1       8.4 DataOut<8>               



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36   68652.0      0.16     313.1       8.4                          
    0:00:36   68657.2      0.16     313.9       8.5 DataOut<1>               
    0:00:36   68675.0      0.15     301.5       8.5 c0/mem_w2/mem_reg<24><0>/D
    0:00:36   68679.7      0.15     296.4       8.5 DataOut<7>               
    0:00:36   68683.9      0.14     290.8       8.5 DataOut<3>               
    0:00:36   68686.7      0.14     277.4       8.5 c0/mem_w1/mem_reg<24><6>/D
    0:00:36   68684.4      0.13     270.1       8.5 c0/mem_w2/mem_reg<31><1>/D
    0:00:36   68670.3      0.13     253.3       8.5 c0/mem_w3/mem_reg<14><0>/D
    0:00:37   68691.4      0.13     246.5       8.5 DataOut<6>               
    0:00:37   68684.4      0.12     238.8       8.5 c0/mem_w3/mem_reg<22><0>/D
    0:00:37   68678.8      0.12     237.5       8.5 DataOut<11>              
    0:00:37   68673.1      0.12     237.6       8.5 c0/mem_w2/mem_reg<18><10>/D
    0:00:37   68668.4      0.12     234.3       8.5 c0/mem_dr/mem_reg<23><0>/D
    0:00:37   68670.3      0.11     229.3       8.5 DataOut<12>              
    0:00:37   68673.1      0.11     229.2       8.5 c0/mem_w3/mem_reg<2><0>/D
    0:00:37   68676.4      0.11     229.0       8.5 c0/mem_w0/mem_reg<31><14>/D
    0:00:37   68679.2      0.11     228.9       8.5 c0/mem_w3/mem_reg<19><0>/D
    0:00:37   68693.8      0.11     228.3       8.5 c0/mem_w0/mem_reg<3><10>/D
    0:00:37   68721.9      0.11     228.3       8.5 c0/mem_w0/mem_reg<13><10>/D
    0:00:37   68754.3      0.11     224.5       8.5 c0/mem_w3/mem_reg<13><0>/D
    0:00:37   68755.7      0.11     218.8       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:37   68760.4      0.10     204.1       8.5 c0/mem_dr/mem_reg<0><0>/D
    0:00:38   68763.7      0.09     176.3       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:38   68770.8      0.07     149.2       8.5 DataOut<8>               
    0:00:38   68777.3      0.06     125.8       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:38   68805.9      0.06     114.2       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:39   68811.1      0.06     107.7       8.5 DataOut<8>               
    0:00:39   68821.9      0.05     102.3       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:39   68829.9      0.05      97.7       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:39   68831.3      0.05      94.5       8.5 DataOut<8>               
    0:00:39   68844.0      0.05      85.9       8.5 DataOut<8>               
    0:00:39   68846.3      0.05      85.6       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:39   68850.1      0.04      83.8       8.5 DataOut<8>               
    0:00:39   68848.7      0.04      82.6       8.5 c0/mem_w0/mem_reg<23><10>/D
    0:00:40   68848.7      0.04      77.3       8.5 c0/mem_w0/mem_reg<23><10>/D
    0:00:40   68848.7      0.04      76.8       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:40   68846.3      0.04      61.0       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:40   68853.3      0.03      41.6       8.5 c0/mem_w0/mem_reg<14><0>/D
    0:00:40   68853.8      0.02      33.2       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:40   68860.9      0.02      27.9       8.5 c0/mem_w0/mem_reg<14><0>/D
    0:00:40   68867.4      0.02      27.4       8.5 c0/mem_dr/mem_reg<16><0>/D
    0:00:41   68865.6      0.02      22.5       8.5 c0/mem_w3/mem_reg<30><0>/D
    0:00:41   68867.9      0.01      15.1       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:41   68877.3      0.01       8.7       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:41   68877.3      0.01       6.6       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:41   68875.9      0.01       3.1       8.5 c0/mem_w3/mem_reg<31><0>/D
    0:00:41   68878.2      0.00       1.1       8.5 c0/mem_w3/mem_reg<30><0>/D
    0:00:41   68882.0      0.00       0.0       8.5                          
    0:00:42   68882.0      0.00       0.0       8.5                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   68882.0      0.00       0.0       8.5                          
    0:00:42   68967.4      0.00       0.0       8.3 c0/mem_tg/C451/net35472  
    0:00:42   68974.4      0.00       0.0       8.2 c0/mem_tg/net47665       
    0:00:42   68969.3      0.00       0.0       8.2 c0/net47639              
    0:00:42   68978.7      0.00       0.0       8.2 c0/mem_w2/net31645       
    0:00:42   69053.3      0.00       0.0       8.1 c0/net32927              
    0:00:42   69135.9      0.00       0.0       8.1 mem/m1/n778              
    0:00:42   69230.7      0.00       0.0       8.0 c0/mem_tg/C451/net30348  
    0:00:42   69234.4      0.00       0.0       8.0 mem/m3/err               
    0:00:42   69305.3      0.00       0.0       8.0 mem/m1/n578              
    0:00:43   69429.2      0.00       0.0       8.0 mem/m0/n588              
    0:00:43   69620.7      0.00       0.0       7.9 c0/mem_vl/C854/net11242  
    0:00:43   69764.3      0.00       0.0       7.8 c0/mem_w0/C1166/net20087 
    0:00:43   69929.0      0.00       0.0       7.7 c0/mem_w2/C1166/net19559 
    0:00:43   70093.7      0.00       0.0       7.5 c0/mem_w3/C1166/net19709 
    0:00:43   70282.8      0.00       0.0       7.4 mem/m0/n610              
    0:00:43   70675.6      0.00       0.0       7.4 mem/m3/n649              
    0:00:43   70739.0      0.00       0.0       7.4 c0/mem_vl/C854/net11054  
    0:00:43   70854.4      0.00       0.0       7.3 c0/mem_w0/C1166/net19875 
    0:00:43   71019.2      0.00       0.0       7.2 c0/mem_w1/C1166/net20021 
    0:00:43   71183.9      0.00       0.0       7.1 c0/mem_w2/C1166/net20169 
    0:00:43   71351.9      0.00       0.0       7.0 mem/m0/n723              
    0:00:43   71583.7      0.00       0.0       6.9 mem/m0/n674              
    0:00:43   71967.2      0.00       0.0       6.8 mem/m0/n571              
    0:00:43   72038.0      0.00       0.0       6.8 mem/m0/n759              
    0:00:43   72094.8      0.00       0.0       6.8 mem/m2/n593              
    0:00:43   72151.6      0.00       0.0       6.8 mem/m3/n729              
    0:00:44   72179.7      0.00       0.0       6.8 c0/mem_w2/net47841       
    0:00:44   72208.4      0.00       0.0       6.7 c0/mem_w0/C1166/net19525 
    0:00:44   72347.8      0.00       0.0       6.7 c0/mem_w1/C1166/net20041 
    0:00:44   72487.1      0.00       0.0       6.7 c0/mem_w3/C1166/net19831 
    0:00:44   72528.4      0.00       0.0       6.7 c0/mem_w0/C1166/net19526 
    0:00:44   72667.8      0.00       0.0       6.7 c0/mem_w1/C1166/net20042 
    0:00:44   72807.2      0.00       0.0       6.7 c0/mem_w3/C1166/net19832 
    0:00:44   72860.7      0.00       0.0       6.7 alt8159/net23494         
    0:00:44   72903.4      0.00       0.0       6.6 net32992                 
    0:00:44   72931.6      0.00       0.0       6.6 net32999                 
    0:00:45   73004.8      0.00       0.0       6.6 mem/n15                  
    0:00:45   73022.6      0.00       0.0       6.5 alt8159/net23503         
    0:00:46   73021.2      0.00       0.0       6.5 c0/mem_tg/net48331       
    0:00:46   73017.0      0.00       0.0       6.5 c0/mem_vl/C854/net11047  
    0:00:46   73019.3      0.00       0.0       6.5 c0/mem_w2/net31484       
    0:00:46   73021.7      0.00       0.0       6.5 c0/net32933              
    0:00:47   73032.5      0.00       0.0       6.5 c0/mem_tg/C451/net30281  
    0:00:47   73033.4      0.00       0.0       6.5 alt8159/net23515         
    0:00:48   73035.7      0.00       0.0       6.5 c0/mem_dr/data_in<0>     
    0:00:48   73038.1      0.00       0.0       6.5 mem/data_in<8>           
    0:00:48   73042.8      0.00       0.0       6.5 c0/mem_w0/net32450       
    0:00:49   73050.3      0.00       0.0       6.5 c0/mem_w2/net31210       
    0:00:49   73053.1      0.00       0.0       6.5 c0/net32923              
    0:00:49   73058.3      0.00       0.0       6.5 net33008                 
    0:00:50   73060.6      0.02      28.9       6.5 c0/write                 
    0:00:50   73084.1      0.10     132.1       6.5 c0/mem_w0/write          
    0:00:51   73121.6      0.13     219.5       6.4 c0/mem_w3/net31015       
    0:00:51   73131.0      0.13     219.9       6.4 c0/mem_tg/C451/net30237  
    0:00:51   73135.2      0.13     220.0       6.4 c0/mem_vl/N28            
    0:00:51   73191.6      0.19     326.7       6.4 c0/mem_vl/C854/net11052  
    0:00:51   73198.6      0.19     330.3       6.3 c0/mem_w2/net31190       
    0:00:52   73273.2      0.24     440.0       6.3 c0/net32919              
    0:00:52   73310.8      0.24     440.6       6.3 c0/mem_tg/n74            
    0:00:52   73336.6      0.24     440.6       6.3 c0/mem_tg/n142           
    0:00:52   73362.4      0.24     440.6       6.3 c0/mem_tg/n209           
    0:00:52   73369.4      0.24     440.6       6.2 alt8159/net23501         
    0:00:53   73398.0      0.25     460.4       6.2 c0/mem_tg/N17            
    0:00:53   73414.5      0.27     507.8       6.2 c0/mem_w3/mem_reg<31><0>/D
    0:00:53   73419.6      0.26     482.6       6.2 mem/m0/reg1[6]/state_reg/D
    0:00:53   73416.8      0.25     476.0       6.2 c0/mem_w3/mem_reg<30><0>/D
    0:00:53   73410.7      0.24     465.4       6.2 c0/mem_w3/mem_reg<30><0>/D
    0:00:53   73412.1      0.24     459.3       6.2 DataOut<14>              
    0:00:54   73410.7      0.24     457.6       6.2 c0/mem_w3/mem_reg<30><0>/D
    0:00:54   73407.4      0.23     456.3       6.2 c0/mem_w3/mem_reg<26><0>/D
    0:00:54   73398.0      0.23     439.5       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:54   73400.4      0.22     429.1       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:54   73400.4      0.22     424.3       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:54   73407.0      0.21     411.4       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:55   73406.0      0.21     409.4       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:55   73409.3      0.21     404.6       6.2 c0/mem_tg/C451/net30249  
    0:00:55   73411.2      0.21     404.6       6.2 c0/mem_vl/C854/net11121  
    0:00:55   73419.2      0.21     404.6       6.2 c0/mem_tg/n53            
    0:00:55   73423.9      0.21     404.6       6.2 c0/mem_tg/n179           
    0:00:56   73420.1      0.21     404.6       6.2 alt8159/net23502         
    0:00:57   73425.3      0.21     400.4       6.2 DataOut<14>              
    0:00:57   73420.6      0.20     391.1       6.2 DataOut<14>              
    0:00:57   73420.1      0.20     379.1       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:57   73421.0      0.19     388.5       6.2 c0/mem_w2/mem_reg<31><1>/D
    0:00:57   73425.3      0.19     388.4       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:57   73427.6      0.19     388.4       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:57   73430.4      0.19     385.6       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:57   73457.2      0.19     384.2       6.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:57   73465.6      0.19     384.5       6.2 c0/mem_w3/mem_reg<7><0>/D
    0:00:58   73472.7      0.18     384.1       6.2 c0/mem_w3/mem_reg<25><0>/D
    0:00:58   73473.6      0.18     383.8       6.2 c0/mem_w2/mem_reg<29><6>/D
    0:00:58   73472.2      0.18     381.7       6.2 c0/mem_w3/mem_reg<23><0>/D
    0:00:58   73459.1      0.18     381.6       6.2 c0/mem_w3/mem_reg<14><0>/D
    0:00:58   73459.1      0.18     380.2       6.2 c0/mem_w3/mem_reg<11><0>/D
    0:00:58   73459.1      0.18     380.0       6.2                          
    0:00:58   73454.4      0.18     378.2       6.2                          
    0:00:58   73451.5      0.18     377.1       6.2                          
    0:00:59   73453.0      0.18     376.5       6.2                          
    0:00:59   73462.3      0.18     373.6       6.2                          
    0:00:59   73466.6      0.18     373.5       6.2                          
    0:00:59   73470.8      0.18     373.3       6.2                          
    0:00:59   73470.3      0.18     373.2       6.2                          
    0:00:59   73463.8      0.18     371.8       6.2                          
    0:00:59   73463.3      0.18     370.9       6.2                          
    0:00:59   73463.3      0.18     370.8       6.2                          
    0:00:59   73457.2      0.18     370.0       6.2                          
    0:00:59   73457.2      0.18     367.8       6.2                          
    0:00:59   73457.2      0.18     367.2       6.2                          
    0:00:59   73457.2      0.18     367.2       6.2                          
    0:00:59   73455.8      0.18     365.5       6.2                          
    0:00:59   73475.5      0.18     365.1       6.2                          
    0:00:59   73479.7      0.18     364.1       6.2                          
    0:00:59   73485.3      0.18     364.0       6.2                          
    0:00:59   73486.7      0.18     363.9       6.2                          
    0:01:00   73483.9      0.18     363.9       6.2                          
    0:01:00   73481.1      0.18     363.9       6.2                          
    0:01:00   73464.2      0.18     363.9       6.2                          
    0:01:00   73461.9      0.18     347.7       6.2                          
    0:01:00   73463.8      0.18     347.7       6.2                          
    0:01:00   73466.6      0.18     346.7       6.2                          
    0:01:00   73467.0      0.18     346.7       6.2                          
    0:01:01   73468.4      0.18     346.7       6.2                          
    0:01:01   73476.9      0.18     346.6       6.2                          
    0:01:01   73474.1      0.18     346.6       6.2                          
    0:01:01   73468.4      0.18     346.6       6.2                          
    0:01:01   73470.3      0.18     346.3       6.2                          
    0:01:01   73473.1      0.18     346.3       6.2                          
    0:01:01   73474.5      0.18     346.3       6.2                          
    0:01:01   73477.4      0.18     346.2       6.2                          
    0:01:01   73476.0      0.18     346.2       6.2                          
    0:01:02   73476.4      0.18     346.2       6.2                          
    0:01:02   73480.2      0.18     346.2       6.2                          
    0:01:02   73483.0      0.18     346.3       6.2                          
    0:01:02   73485.8      0.18     346.3       6.2                          
    0:01:02   73493.3      0.18     346.5       6.2                          
    0:01:02   73494.7      0.18     346.5       6.2                          
    0:01:02   73496.1      0.18     346.4       6.2                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:02   73496.1      0.18     346.4       6.2                          
    0:01:02   73496.1      0.18     346.4       6.2                          
    0:01:03   72414.9      0.18     345.1       6.0                          
    0:01:03   71372.1      0.18     344.9       6.0                          
    0:01:03   70510.9      0.18     344.6       5.9                          
    0:01:04   70365.0      0.18     344.6       5.9                          
    0:01:04   70300.7      0.18     344.9       5.9                          
    0:01:04   70262.7      0.18     345.2       5.9                          
    0:01:04   70228.9      0.18     345.5       5.9                          
    0:01:04   70200.7      0.18     345.8       5.9                          
    0:01:04   70197.9      0.19     346.2       5.9                          
    0:01:04   70197.9      0.19     346.2       5.9                          
    0:01:04   70197.9      0.19     346.2       5.9 c0/mem_w3/mem_reg<15><0>/D
    0:01:05   70198.4      0.18     344.7       5.9 c0/mem_w3/mem_reg<26><0>/D
    0:01:05   70204.0      0.18     344.5       5.9 c0/mem_w3/mem_reg<23><3>/D
    0:01:05   70208.2      0.18     344.5       5.9 c0/mem_w3/mem_reg<31><0>/D
    0:01:05   70209.6      0.18     344.5       5.9 c0/mem_w3/mem_reg<7><3>/D
    0:01:05   70214.8      0.18     344.7       5.9 c0/mem_w3/mem_reg<1><0>/D
    0:01:05   70236.8      0.18     345.6       5.9 c0/mem_w3/mem_reg<2><0>/D
    0:01:05   70238.3      0.18     346.1       5.9 c0/mem_w3/mem_reg<30><9>/D
    0:01:05   70239.7      0.18     349.9       5.9                          
    0:01:06   70191.8      0.18     356.9       5.9                          
    0:01:06   70185.2      0.18     356.9       5.9                          
    0:01:06   70185.2      0.18     356.9       5.9                          
    0:01:06   70185.2      0.18     356.9       5.9                          
    0:01:06   70185.2      0.18     356.9       5.9                          
    0:01:06   70185.2      0.18     356.9       5.9                          
    0:01:06   70185.2      0.18     356.9       5.9                          
    0:01:06   70182.4      0.18     347.0       5.9 c0/mem_w3/mem_reg<7><3>/D
    0:01:06   70186.6      0.17     352.0       5.9 DataOut<5>               
    0:01:06   70187.6      0.17     351.8       5.9                          
    0:01:06   70185.2      0.17     351.8       5.9                          
    0:01:06   70156.6      0.17     351.7       5.9                          
    0:01:07   70137.8      0.17     351.5       5.9                          
    0:01:07   70122.8      0.17     351.4       5.9                          
    0:01:07   70101.2      0.17     342.2       5.9                          
    0:01:07   70095.6      0.17     342.2       5.9                          
    0:01:07   70091.4      0.17     342.2       5.9                          
    0:01:07   70022.8      0.17     342.3       5.9                          
    0:01:07   70016.3      0.17     341.9       5.9                          
    0:01:07   70021.4      0.18     343.1       5.9                          
    0:01:08   70026.1      0.18     343.0       5.9                          
    0:01:08   70044.9      0.18     342.7       5.9                          
    0:01:08   70047.7      0.18     342.7       5.9                          
    0:01:08   70049.1      0.18     342.6       5.9                          
    0:01:08   70054.8      0.18     342.6       5.9                          
    0:01:08   70060.4      0.18     342.5       5.9                          
    0:01:08   70064.6      0.18     342.5       5.9                          
    0:01:08   70064.6      0.18     342.4       5.9                          
    0:01:08   70059.9      0.18     341.0       5.9                          
    0:01:08   70054.8      0.18     340.1       5.9                          
    0:01:08   70057.6      0.18     338.0       5.9                          
    0:01:08   70061.3      0.18     337.9       5.9                          
    0:01:08   70061.3      0.18     337.9       5.9                          
    0:01:08   70061.3      0.18     337.3       5.9                          
    0:01:08   70064.1      0.18     337.3       5.9                          
    0:01:08   70061.3      0.18     337.3       5.9                          
    0:01:08   70067.0      0.18     337.2       5.9                          
    0:01:08   70075.4      0.18     337.1       5.9                          
    0:01:08   70086.7      0.18     337.0       5.9                          
    0:01:08   70090.0      0.18     336.9       5.9                          
    0:01:09   70092.8      0.18     336.8       5.9                          
    0:01:09   70092.8      0.18     336.8       5.9                          
    0:01:09   70097.0      0.18     336.7       5.9                          
    0:01:09   70097.5      0.18     335.7       5.9                          
    0:01:09   70097.5      0.18     335.6       5.9                          
    0:01:09   70097.0      0.18     336.1       5.9                          
    0:01:09   70097.5      0.18     336.1       5.9                          
    0:01:10   70095.1      0.18     336.1       5.9                          
    0:01:10   70098.4      0.18     336.0       5.9                          
    0:01:10   70099.8      0.18     336.0       5.9                          
    0:01:10   70099.8      0.18     336.0       5.9                          
    0:01:10   70101.2      0.18     336.0       5.9                          
    0:01:10   70105.9      0.18     335.9       5.9                          
    0:01:10   70112.9      0.18     335.6       5.9                          
    0:01:10   70113.9      0.18     335.5       5.9                          
    0:01:10   70119.5      0.18     335.5       5.9                          
    0:01:10   70133.6      0.18     335.4       5.9                          
    0:01:10   70137.8      0.18     335.3       5.9                          
    0:01:10   70133.1      0.18     335.2       5.9                          
    0:01:10   70133.1      0.18     335.2       5.9                          
    0:01:10   70133.1      0.18     335.2       5.9                          
    0:01:11   70132.7      0.18     335.2       5.9                          
    0:01:11   70137.8      0.17     335.1       5.9                          
    0:01:11   70134.5      0.17     334.6       5.9                          
    0:01:11   70135.9      0.17     334.6       5.9                          
    0:01:11   70141.6      0.17     334.6       5.9                          
    0:01:11   70141.6      0.17     334.9       5.9 c0/mem_w3/mem_reg<23><3>/D
    0:01:11   70141.6      0.17     334.9       5.9 c0/mem_w3/mem_reg<28><3>/D
    0:01:11   70143.0      0.17     334.9       5.9 c0/mem_w3/mem_reg<31><3>/D
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mem_system' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mem/m2/ff0/clk': 3773 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Mon Dec 14 01:13:14 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     54
    Unconnected ports (LINT-28)                                    54

Cells                                                              56
    Connected to power or ground (LINT-32)                         45
    Nets connected to multiple pins on same cell (LINT-33)         11
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
mem_system.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/z/l/zlabek-schuebel/private/ece552/project/cache_direct/verilog/synth/mem_system.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
mem_system.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/mem_system.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 147 Mbytes.
Memory usage for this session including child processes 147 Mbytes.
CPU usage for this session 72 seconds ( 0.02 hours ).
Elapsed time for this session 75 seconds ( 0.02 hours ).

Thank you...
