#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jun 25 20:06:20 2017
# Process ID: 4852
# Current directory: C:/Users/Eduardo Yoshida/Documents/GitHub/PED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4784 C:\Users\Eduardo Yoshida\Documents\GitHub\PED\projeto_fish.xpr
# Log file: C:/Users/Eduardo Yoshida/Documents/GitHub/PED/vivado.log
# Journal file: C:/Users/Eduardo Yoshida/Documents/GitHub/PED\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.xpr}INFO: [Project 1-313] Project file moved from 'C:/Users/guilh/Desktop/Vivado/projeto_fish' since last save.
Scanning sources...
Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/VINFO: [IP_Flow 19-2313]open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 710.953 ; gain = 46.504
close [ open {C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/BinBCD.vhd} w ]
add_files {{C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/BinBCDexit
INclose [ open {C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/BCD_7seg.vhd} w ]
add_files {{C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/BCD_7seg.vhd}}
close [ open {C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/divisor_clk.vhd} w ]
add_files {{C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/divisor_clk.vhd}}
close [ open {C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Mux.vhd} w ]
add_files {{C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Mux.vhd}}
close [ open {C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/divisor_clk2.vhd} w ]
add_files {{C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/divisor_clk2.vhd}}
close [ open {C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Teste_Contador.vhd} w ]
add_files {{C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Teste_Contador.vhd}}
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top Teste_Contador [current_fileset]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ValorPolinomio' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ValorPolinomio_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/MaquinaEstados_Coef.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MaquinaEstados_Coef
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/coef_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coef_est
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Pol_Grau.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pol_Grau
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/MUX3x7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX3x7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/MaquinaEstados.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MaquinaEstados
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/E0_Modo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity E0_Modo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Coeficiente.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Coeficiente
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/polinomios.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity polinomios
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ValorPolinomio
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/GrauPolinomio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GrauPolinomio
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/BinBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinBCD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/BCD_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/divisor_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divisor_clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/divisor_clk2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divisor_clk2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Teste_Contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Teste_Contador
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 56abbe35f343487ca8bc204a0061ea2e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ValorPolinomio_behav xil_defaultlib.ValorPolinomio -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.valorpolinomio
Built simulation snapshot ValorPolinomio_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Eduardo -notrace
couldn't read file "C:/Users/Eduardo": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 25 20:41:31 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 783.004 ; gain = 1.789
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ValorPolinomio_behav -key {Behavioral:sim_1:Functional:ValorPolinomio} -tclbatch {ValorPolinomio.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ValorPolinomio.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ValorPolinomio_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 787.586 ; gain = 6.371
remove_files  {{C:/Users/Eduardo Yoshida/Documents/GitHub/PED/projeto_fish.srcs/sources_1/new/Teste_Contador.vhd}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 804.695 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 20:57:29 2017...
