$date
	Mon Oct 28 13:57:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FSM_tb $end
$var wire 1 ! valid $end
$var wire 1 " rw $end
$var reg 1 # clk $end
$var reg 1 $ op $end
$var reg 1 % sel $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#5
0"
1#
#10
1%
0#
#15
0!
1"
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
1$
0#
#45
1!
1#
#50
0#
#55
0"
1#
#60
0#
#65
1"
1#
#70
0%
0$
0#
#75
0"
1#
#80
0#
#85
0!
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
