# FlipFlopFortuneTeller

# ğŸ° FlipFlopFortuneTeller

**FlipFlopFortuneTeller** is a fully hardware-based digital lottery system designed using only discrete electronics â€” no microcontrollers, no programming. Built as an academic and practical project by an ECE student, it demonstrates the implementation of a pseudo-random number generator, a digital comparator, and result logic using D Flip-Flops, a 7485 comparator IC, and basic logic gates.

---

## ğŸ§  Project Objective

To design and build a **lottery number generator and winner-checking system** using fundamental digital logic components such as flip-flops, gates, comparators, and a clock circuit. The system generates a pseudo-random 4-bit number, compares it with a preset lottery number, and announces the result using LED indicators.

---

## âš™ï¸ How It Works

### 1. Random Number Generation ğŸ”„

- A **4-bit synchronous up counter** is implemented using **D Flip-Flops (7474)**.
- The D inputs for each flip-flop are derived using **Karnaugh Maps (K-maps)** and **truth tables**, simplifying the logic for the required counter states.
- These simplified Boolean expressions are implemented using **basic logic gates** (AND, OR, NOT).
- A **555 Timer** in astable mode generates a **very high-frequency clock signal**, causing the counter to cycle rapidly âš¡.
- Due to this high frequency, the output LEDs blink too fast to be seen by the naked eye ğŸ‘€.
- The clock signal is passed through a **manual switch** that allows the operator to enable or disable counting.
- Once the switch is released, the counter halts and holds a 4-bit pseudo-random number based on the timing of the operatorâ€™s reaction.

### 2. Lottery Number Input ğŸ¯

- A **preset 4-bit lottery number** is manually configured using **jumper pins** connected to logic HIGH or LOW levels.
- To ensure stable logic levels, **pull-down resistors** are used on switch inputs to guarantee a LOW (0) state when switches are not pressed.
- This number remains fixed during each draw and is used as the reference number for comparison.

### 3. Number Comparison âš–ï¸

- A **7485 4-bit magnitude comparator IC** is used to compare the counter output with the preset lottery number.
- If both numbers are equal, the comparator generates a match signal indicating a win.

### 4. Winner Announcement ğŸ‰

- A second switch, labeled **"Check Winner"**, is pressed to display the result.
- If the numbers match, a **Green LED** turns ON to indicate a win âœ….
- If the numbers do not match, a **Red LED** turns ON to indicate a loss âŒ.

---

## ğŸ§ª Design Methodology

- **Truth tables** were created for each bit of the counter to determine required state transitions.
- **Karnaugh Maps (K-maps)** were used to simplify Boolean expressions for the D inputs.
- Logic expressions were implemented using discrete logic gates connected to the D inputs of each flip-flop.
- The design was **simulated in Proteus IDE** to verify the counter operation, clock behavior, and comparison logic before hardware implementation.
- After successful simulation, the circuit was **tested on a breadboard**, and finally **transferred to a custom PCB**.

> ğŸ“ The K-map derivations and design logic are included in the repository as scanned handwritten notes (`docs/kmap-design.pdf`).

---

## ğŸ§° Components Used

- **7474 D Flip-Flop ICs** â€“ for 4-bit synchronous counter
- **7485 Comparator IC** â€“ for number comparison
- **555 Timer IC** â€“ high-frequency clock generator
- **Logic Gates (TTL)** â€“ AND, OR, NOT gates for D input logic
- **Switches** â€“ for enabling clock and triggering result
- **LEDs** â€“ Red and Green indicators for result display
- **Jumper Wires / Pins** â€“ to set the preset lottery number manually
- **Pull-down Resistors** â€“ to ensure stable LOW input when switches are open
- **Breadboard** â€“ used for initial prototyping
- **Custom PCB** â€“ final implementation
- **Power Supply (5V)** â€“ compatible with TTL logic levels
- **Resistors and Capacitors** â€“ used for timing, debouncing, and LED current-limiting

---

## ğŸ› ï¸ Features

- Fully hardware-based digital lottery system (no programming)
- Random number generation using human interaction and timing
- Real-time comparison of generated and preset numbers
- Visual feedback using LEDs
- Designed and validated through K-maps and Boolean algebra
- Simulated in **Proteus IDE** before physical implementation
- Successfully tested on both **breadboard** and **custom PCB**

---

## ğŸ“š Learning Outcomes

- Application of **sequential logic design** using D Flip-Flops
- Use of **Karnaugh Maps** to simplify combinational logic
- Implementation of **counters** and **comparators**
- Hardware validation through simulation and prototyping
- Translating logic design into a working **PCB-based system**

---

## ğŸ’¡ Inspiration

This project was built as part of an **Electronics & Communication Engineering** mini-project to reinforce concepts of digital electronics using practical, real-world systems. It is also designed to demonstrate the capability of building useful digital systems **without any microcontroller**, using only gates, flip-flops, and timing circuits.

---

## ğŸ› ï¸ Troubleshooting ğŸ”§

Even when the circuit design is correct, sometimes the PCB implementation may not produce the desired output. Here are some common issues and tips to check:

- **Loose Connections:**  
  Double-check all jumper wires, solder joints, and connector pins. Loose or cold solder joints can cause intermittent or no signal flow.

- **Power Supply Issues:**  
  Ensure the circuit is powered with a stable 5V supply compatible with TTL logic levels. Check for proper ground connections.

- **Switch Contacts:**  
  Mechanical switches may bounce or fail to make proper contact. Consider adding debounce circuits or checking the switch operation with a multimeter.

- **Incorrect Jumper Settings:**  
  Verify that the preset lottery number jumper pins are correctly placed to represent the intended bits (HIGH or LOW).

- **Component Orientation:**  
  Make sure ICs, LEDs, and polarized components like capacitors are oriented correctly as per datasheets and schematic.

- **Clock Signal Verification:**  
  Use an oscilloscope or logic probe (if available) to confirm that the 555 timer clock signal is present and reaches the flip-flops when the clock enable switch is pressed.

- **Comparator Outputs:**  
  Check the outputs of the 7485 comparator to ensure it correctly signals when numbers match.

- **PCB Design Errors:**  
  If problems persist, re-check PCB traces for shorts, opens, or incorrect routing.
