m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/18.1
vSET
Z0 !s110 1645370678
!i10b 1
!s100 DmA>d6G8hMjZTe_W3cP5n2
I;m1V^nBdd1U;`LH^^nBl43
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/bob90/verilog/IC_context_practice/2015/testbench
w1645370664
8C:/Users/bob90/verilog/IC_context_practice/2015/testbench/SET.v
FC:/Users/bob90/verilog/IC_context_practice/2015/testbench/SET.v
L0 4
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1645370678.000000
!s107 C:/Users/bob90/verilog/IC_context_practice/2015/testbench/SET.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2015/testbench/SET.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@s@e@t
vtestfixture1
R0
!i10b 1
!s100 Td;EM8oZT[>UC]o[_M<Fi1
I3T38l<`^:e6R?8goGBKZU0
R1
R2
w1645370325
8C:/Users/bob90/verilog/IC_context_practice/2015/testbench/testfixture.v
FC:/Users/bob90/verilog/IC_context_practice/2015/testbench/testfixture.v
L0 7
R3
r1
!s85 0
31
R4
!s107 C:/Users/bob90/verilog/IC_context_practice/2015/testbench/testfixture.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2015/testbench/testfixture.v|
!i113 1
R5
R6
