<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml hdmi_main.twx hdmi_main.ncd -o hdmi_main.twr hdmi_main.pcf

</twCmdLine><twDesign>hdmi_main.ncd</twDesign><twDesignPath>hdmi_main.ncd</twDesignPath><twPCF>hdmi_main.pcf</twPCF><twPcfPath>hdmi_main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="-0.052" period="1.000" constraintValue="1.000" deviceLimit="1.052" freqLimit="950.570" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="dvi_rx1/pllclk0"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="dvi_rx1/rxclk"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="dvi_rx1/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twConstName><twItemCnt>13789</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>2756</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.938</twMinPer></twConstHead><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/encg/n1d_2 (SLICE_X38Y87.D3), 29 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/vdout_1</twSrc><twDest BELType="FF">dvi_tx/encg/n1d_2</twDest><twTotPathDel>9.388</twTotPathDel><twClkSkew dest = "1.987" src = "2.442">0.455</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/vdout_1</twSrc><twDest BELType='FF'>dvi_tx/encg/n1d_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X34Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/vdout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.191</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N95</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>N95</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N214</twComp><twBEL>Mmux_tx_blue115_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N214</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N214</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>dvi_tx/encg/n1d&lt;2&gt;</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31_F</twBEL><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31</twBEL><twBEL>dvi_tx/encg/n1d_2</twBEL></twPathDel><twLogDel>1.737</twLogDel><twRouteDel>7.651</twRouteDel><twTotDel>9.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/vdout_0</twSrc><twDest BELType="FF">dvi_tx/encg/n1d_2</twDest><twTotPathDel>9.363</twTotPathDel><twClkSkew dest = "1.987" src = "2.442">0.455</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/vdout_0</twSrc><twDest BELType='FF'>dvi_tx/encg/n1d_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X34Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/vdout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N95</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>N95</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N214</twComp><twBEL>Mmux_tx_blue115_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N214</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N214</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>dvi_tx/encg/n1d&lt;2&gt;</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31_F</twBEL><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31</twBEL><twBEL>dvi_tx/encg/n1d_2</twBEL></twPathDel><twLogDel>1.737</twLogDel><twRouteDel>7.626</twRouteDel><twTotDel>9.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/vdout_1</twSrc><twDest BELType="FF">dvi_tx/encg/n1d_2</twDest><twTotPathDel>9.270</twTotPathDel><twClkSkew dest = "1.987" src = "2.442">0.455</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/vdout_1</twSrc><twDest BELType='FF'>dvi_tx/encg/n1d_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X34Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/vdout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.278</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N94</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N214</twComp><twBEL>Mmux_tx_blue115_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N214</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N214</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>dvi_tx/encg/n1d&lt;2&gt;</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31_F</twBEL><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31</twBEL><twBEL>dvi_tx/encg/n1d_2</twBEL></twPathDel><twLogDel>1.742</twLogDel><twRouteDel>7.528</twRouteDel><twTotDel>9.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/encr/n1d_3 (SLICE_X24Y86.B3), 29 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/vdout_4</twSrc><twDest BELType="FF">dvi_tx/encr/n1d_3</twDest><twTotPathDel>9.339</twTotPathDel><twClkSkew dest = "2.011" src = "2.461">0.450</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/vdout_4</twSrc><twDest BELType='FF'>dvi_tx/encr/n1d_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_r/vdout&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_r/vdout_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.705</twDelInfo><twComp>dvi_rx1/dec_r/vdout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N92</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>N92</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N212</twComp><twBEL>Mmux_tx_blue115_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N212</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N212</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dvi_tx/encr/din_q&lt;7&gt;</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31</twBEL><twBEL>dvi_tx/encr/n1d_3</twBEL></twPathDel><twLogDel>1.618</twLogDel><twRouteDel>7.721</twRouteDel><twTotDel>9.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.538</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/vdout_4</twSrc><twDest BELType="FF">dvi_tx/encr/n1d_3</twDest><twTotPathDel>8.917</twTotPathDel><twClkSkew dest = "2.011" src = "2.461">0.450</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/vdout_4</twSrc><twDest BELType='FF'>dvi_tx/encr/n1d_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_r/vdout&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_r/vdout_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.994</twDelInfo><twComp>dvi_rx1/dec_r/vdout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N91</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>N91</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N212</twComp><twBEL>Mmux_tx_blue115_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N212</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N212</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dvi_tx/encr/din_q&lt;7&gt;</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31</twBEL><twBEL>dvi_tx/encr/n1d_3</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>7.275</twRouteDel><twTotDel>8.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.513</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/vdout_1</twSrc><twDest BELType="FF">dvi_tx/encr/n1d_3</twDest><twTotPathDel>7.968</twTotPathDel><twClkSkew dest = "2.011" src = "2.435">0.424</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/vdout_1</twSrc><twDest BELType='FF'>dvi_tx/encr/n1d_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X23Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_r/vdout&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_r/vdout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>dvi_rx1/dec_r/vdout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N91</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>N91</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N212</twComp><twBEL>Mmux_tx_blue115_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N212</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N212</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>dvi_tx/encr/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dvi_tx/encr/din_q&lt;7&gt;</twComp><twBEL>dvi_tx/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31</twBEL><twBEL>dvi_tx/encr/n1d_3</twBEL></twPathDel><twLogDel>1.547</twLogDel><twRouteDel>6.421</twRouteDel><twTotDel>7.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/encg/n1d_0 (SLICE_X38Y86.C5), 29 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/vdout_1</twSrc><twDest BELType="FF">dvi_tx/encg/n1d_0</twDest><twTotPathDel>9.142</twTotPathDel><twClkSkew dest = "1.989" src = "2.442">0.453</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/vdout_1</twSrc><twDest BELType='FF'>dvi_tx/encg/n1d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X34Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/vdout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.191</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N95</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>N95</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N214</twComp><twBEL>Mmux_tx_blue115_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N214</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N214</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_tx/encg/n1d&lt;0&gt;</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;11</twBEL><twBEL>dvi_tx/encg/n1d_0</twBEL></twPathDel><twLogDel>1.627</twLogDel><twRouteDel>7.515</twRouteDel><twTotDel>9.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/vdout_0</twSrc><twDest BELType="FF">dvi_tx/encg/n1d_0</twDest><twTotPathDel>9.117</twTotPathDel><twClkSkew dest = "1.989" src = "2.442">0.453</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/vdout_0</twSrc><twDest BELType='FF'>dvi_tx/encg/n1d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X34Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/vdout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N95</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>N95</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N214</twComp><twBEL>Mmux_tx_blue115_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N214</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N214</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_tx/encg/n1d&lt;0&gt;</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;11</twBEL><twBEL>dvi_tx/encg/n1d_0</twBEL></twPathDel><twLogDel>1.627</twLogDel><twRouteDel>7.490</twRouteDel><twTotDel>9.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/vdout_1</twSrc><twDest BELType="FF">dvi_tx/encg/n1d_0</twDest><twTotPathDel>9.024</twTotPathDel><twClkSkew dest = "1.989" src = "2.442">0.453</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/vdout_1</twSrc><twDest BELType='FF'>dvi_tx/encg/n1d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X34Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/vdout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.278</twDelInfo><twComp>dvi_rx1/dec_g/vdout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N94</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N214</twComp><twBEL>Mmux_tx_blue115_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N214</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N214</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_tx/encg/n1d&lt;0&gt;</twComp><twBEL>dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;11</twBEL><twBEL>dvi_tx/encg/n1d_0</twBEL></twPathDel><twLogDel>1.632</twLogDel><twRouteDel>7.392</twRouteDel><twTotDel>9.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (SLICE_X22Y104.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">dvi_tx/encr/dout_0</twSrc><twDest BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.064" src = "0.060">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/encr/dout_0</twSrc><twDest BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X23Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_tx/encr/dout&lt;3&gt;</twComp><twBEL>dvi_tx/encr/dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>dvi_tx/encr/dout&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y104.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;13&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tx_pclk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP (SLICE_X38Y44.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_5</twSrc><twDest BELType="RAM">dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.585</twTotPathDel><twClkSkew dest = "0.903" src = "0.863">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_5</twSrc><twDest BELType='RAM'>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X46Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y44.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>dvi_rx1/dec_g/cbnd/sdata&lt;2&gt;</twComp><twBEL>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>0.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (SLICE_X38Y45.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_8</twSrc><twDest BELType="RAM">dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.589</twTotPathDel><twClkSkew dest = "0.905" src = "0.863">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_8</twSrc><twDest BELType='RAM'>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;9&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.502</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y45.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>dvi_rx1/dec_g/cbnd/sdata&lt;6&gt;</twComp><twBEL>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.502</twRouteDel><twTotDel>0.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="-0.052" period="1.000" constraintValue="1.000" deviceLimit="1.052" freqLimit="950.570" physResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="tx_pllclk0"/><twPinLimit anchorID="37" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="tx_pclk"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="tx_pclk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH         50%;</twConstName><twItemCnt>1198</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>421</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.488</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/rawword_9 (SLICE_X30Y49.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.512</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/des_0/iserdes_m</twSrc><twDest BELType="FF">dvi_rx1/dec_r/rawword_9</twDest><twTotPathDel>4.339</twTotPathDel><twClkSkew dest = "0.297" src = "0.361">0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/des_0/iserdes_m</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/rawword_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X27Y55.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>ILOGIC_X27Y55.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>dvi_rx1/dec_r/des_0/iserdes_m</twComp><twBEL>dvi_rx1/dec_r/des_0/iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>dvi_rx1/dec_r/raw5bit&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;9&gt;</twComp><twBEL>dvi_rx1/dec_r/rawword_9</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.106</twRouteDel><twTotDel>4.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/rawword_8 (SLICE_X30Y49.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.637</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/des_0/iserdes_m</twSrc><twDest BELType="FF">dvi_rx1/dec_r/rawword_8</twDest><twTotPathDel>4.214</twTotPathDel><twClkSkew dest = "0.297" src = "0.361">0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/des_0/iserdes_m</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/rawword_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X27Y55.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>ILOGIC_X27Y55.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>dvi_rx1/dec_r/des_0/iserdes_m</twComp><twBEL>dvi_rx1/dec_r/des_0/iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.981</twDelInfo><twComp>dvi_rx1/dec_r/raw5bit&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;9&gt;</twComp><twBEL>dvi_rx1/dec_r/rawword_8</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>2.981</twRouteDel><twTotDel>4.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/raw5bit_q_0 (SLICE_X36Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.665</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/des_0/iserdes_s</twSrc><twDest BELType="FF">dvi_rx1/dec_r/raw5bit_q_0</twDest><twTotPathDel>4.186</twTotPathDel><twClkSkew dest = "0.297" src = "0.361">0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/des_0/iserdes_s</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/raw5bit_q_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X27Y54.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>ILOGIC_X27Y54.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>dvi_rx1/dec_r/des_0/iserdes_s</twComp><twBEL>dvi_rx1/dec_r/des_0/iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.924</twDelInfo><twComp>dvi_rx1/dec_r/raw5bit&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>dvi_rx1/dec_r/raw5bit_q&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_r/raw5bit_q_0</twBEL></twPathDel><twLogDel>1.262</twLogDel><twRouteDel>2.924</twRouteDel><twTotDel>4.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/flipgearx2 (SLICE_X36Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType="FF">dvi_rx1/dec_b/flipgearx2</twDest><twTotPathDel>0.550</twTotPathDel><twClkSkew dest = "0.931" src = "0.889">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X37Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/flipgear</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>dvi_rx1/dec_b/flipgearx2</twComp><twBEL>dvi_rx1/dec_b/flipgearx2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/des_0/iodelay_s (IODELAY_X27Y52.RST), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/rst_data</twSrc><twDest BELType="OTHER">dvi_rx1/dec_b/des_0/iodelay_s</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew dest = "0.119" src = "0.067">-0.052</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/rst_data</twSrc><twDest BELType='OTHER'>dvi_rx1/dec_b/des_0/iodelay_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X59Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx1/dec_b/des_0/rst_data</twComp><twBEL>dvi_rx1/dec_b/des_0/rst_data</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y52.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>dvi_rx1/dec_b/des_0/rst_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IODELAY_X27Y52.CLK</twSite><twDelType>Tiodckc_RST</twDelType><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>dvi_rx1/dec_b/des_0/iodelay_s</twComp><twBEL>dvi_rx1/dec_b/des_0/iodelay_s</twBEL></twPathDel><twLogDel>0.205</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/des_0/iodelay_m (IODELAY_X27Y51.RST), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/rst_data</twSrc><twDest BELType="OTHER">dvi_rx1/dec_g/des_0/iodelay_m</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew dest = "0.114" src = "0.062">-0.052</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/rst_data</twSrc><twDest BELType='OTHER'>dvi_rx1/dec_g/des_0/iodelay_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_g/des_0/rst_data</twComp><twBEL>dvi_rx1/dec_g/des_0/rst_data</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y51.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>dvi_rx1/dec_g/des_0/rst_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IODELAY_X27Y51.CLK</twSite><twDelType>Tiodckc_RST</twDelType><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>dvi_rx1/dec_g/des_0/iodelay_m</twComp><twBEL>dvi_rx1/dec_g/des_0/iodelay_m</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="dvi_rx1/pclkx2bufg/I0" logResource="dvi_rx1/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="dvi_rx1/pllclk2"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_rx1/dec_r/rawword&lt;9&gt;/CLK" logResource="dvi_rx1/dec_r/rawword_8/CK" locationPin="SLICE_X30Y49.CLK" clockNet="dvi_rx1/pclkx2"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_rx1/dec_r/rawword&lt;9&gt;/CLK" logResource="dvi_rx1/dec_r/rawword_9/CK" locationPin="SLICE_X30Y49.CLK" clockNet="dvi_rx1/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;</twConstName><twItemCnt>269</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.675</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/oserdes1/oserdes_s (OLOGIC_X4Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fd_out6</twSrc><twDest BELType="FF">dvi_tx/oserdes1/oserdes_s</twDest><twTotPathDel>4.511</twTotPathDel><twClkSkew dest = "0.629" src = "0.623">-0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fd_out6</twSrc><twDest BELType='FF'>dvi_tx/oserdes1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X22Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_tx/n0011&lt;6&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_out6</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.006</twDelInfo><twComp>dvi_tx/n0011&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>dvi_tx/oserdes1/oserdes_s</twComp><twBEL>dvi_tx/oserdes1/oserdes_s</twBEL></twPathDel><twLogDel>0.505</twLogDel><twRouteDel>4.006</twRouteDel><twTotDel>4.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/oserdes1/oserdes_s (OLOGIC_X4Y118.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fd_out7</twSrc><twDest BELType="FF">dvi_tx/oserdes1/oserdes_s</twDest><twTotPathDel>4.395</twTotPathDel><twClkSkew dest = "0.629" src = "0.623">-0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fd_out7</twSrc><twDest BELType='FF'>dvi_tx/oserdes1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X22Y105.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>dvi_tx/n0011&lt;6&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_out7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.849</twDelInfo><twComp>dvi_tx/n0011&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.030</twDelInfo><twComp>dvi_tx/oserdes1/oserdes_s</twComp><twBEL>dvi_tx/oserdes1/oserdes_s</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.849</twRouteDel><twTotDel>4.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db22 (SLICE_X23Y108.CX), 5 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db22</twDest><twTotPathDel>4.353</twTotPathDel><twClkSkew dest = "0.294" src = "0.303">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y108.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.188</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y108.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.870</twLogDel><twRouteDel>3.483</twRouteDel><twTotDel>4.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db22</twDest><twTotPathDel>4.340</twTotPathDel><twClkSkew dest = "0.294" src = "0.303">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y108.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y108.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.382</twRouteDel><twTotDel>4.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.840</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db22</twDest><twTotPathDel>3.981</twTotPathDel><twClkSkew dest = "0.294" src = "0.303">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y108.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;25&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.870</twLogDel><twRouteDel>3.111</twRouteDel><twTotDel>3.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db21 (SLICE_X23Y107.BX), 5 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db21</twDest><twTotPathDel>0.596</twTotPathDel><twClkSkew dest = "0.701" src = "0.680">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y107.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.088</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.882</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db21</twDest><twTotPathDel>0.892</twTotPathDel><twClkSkew dest = "0.073" src = "0.063">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>0.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db21</twDest><twTotPathDel>1.022</twTotPathDel><twClkSkew dest = "0.073" src = "0.063">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.609</twRouteDel><twTotDel>1.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db26 (SLICE_X27Y108.CX), 5 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db26</twDest><twTotPathDel>0.649</twTotPathDel><twClkSkew dest = "0.702" src = "0.683">-0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X26Y108.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.490</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;29&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db26</twBEL></twPathDel><twLogDel>0.549</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.186</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db26</twDest><twTotPathDel>1.197</twTotPathDel><twClkSkew dest = "0.074" src = "0.063">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y108.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;29&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db26</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.749</twRouteDel><twTotDel>1.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.230</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db26</twDest><twTotPathDel>1.241</twTotPathDel><twClkSkew dest = "0.074" src = "0.063">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y108.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;29&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db26</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.793</twRouteDel><twTotDel>1.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db2 (SLICE_X27Y110.CX), 5 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db2</twDest><twTotPathDel>0.649</twTotPathDel><twClkSkew dest = "0.705" src = "0.686">-0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X26Y110.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.490</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;3&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db2</twBEL></twPathDel><twLogDel>0.549</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.303</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db2</twDest><twTotPathDel>1.317</twTotPathDel><twClkSkew dest = "0.077" src = "0.063">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;3&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db2</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.869</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.338</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db2</twDest><twTotPathDel>1.352</twTotPathDel><twClkSkew dest = "0.077" src = "0.063">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;3&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db2</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.904</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="90" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="tx0_pclkx2_buf/I0" logResource="tx0_pclkx2_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="tx_pllclk2"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_tx/pixel2x/db&lt;15&gt;/CLK" logResource="dvi_tx/pixel2x/fd_db15/CK" locationPin="SLICE_X10Y108.CLK" clockNet="tx_pclkx2"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_tx/n0011&lt;6&gt;/CLK" logResource="dvi_tx/pixel2x/fd_out7/CK" locationPin="SLICE_X22Y105.CLK" clockNet="tx_pclkx2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="93"><twConstRollup name="TS_DVI_CLOCK1" fullName="TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.938" errors="1" errorRollup="1" items="0" itemsRollup="15256"/><twConstRollup name="TS_rx_pllclk1" fullName="TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.938" actualRollup="9.350" errors="1" errorRollup="0" items="13789" itemsRollup="269"/><twConstRollup name="TS_tx_pllclk0" fullName="TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;" type="child" depth="2" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_tx_pllclk2" fullName="TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.675" actualRollup="N/A" errors="0" errorRollup="0" items="269" itemsRollup="0"/><twConstRollup name="TS_dvi_rx1_pllclk0" fullName="TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH         50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dvi_rx1_pllclk2" fullName="TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.488" actualRollup="N/A" errors="0" errorRollup="0" items="1198" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="94">2</twUnmetConstCnt><twDataSheet anchorID="95" twNameLen="15"><twClk2SUList anchorID="96" twDestWidth="12"><twDest>RX1_TMDS&lt;3&gt;</twDest><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.938</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.938</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="97" twDestWidth="12"><twDest>RX1_TMDSB&lt;3&gt;</twDest><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.938</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.938</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="98"><twErrCnt>2</twErrCnt><twScore>104</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>104</twPinLimitScore><twConstCov><twPathCnt>15256</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4078</twConnCnt></twConstCov><twStats anchorID="99"><twMinPer>9.938</twMinPer><twFootnote number="1" /><twMaxFreq>100.624</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon May 26 19:12:45 2014 </twTimestamp></twFoot><twClientInfo anchorID="100"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 281 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
