/*

Xilinx Vivado v2019.1 (64-bit) [Major: 2019, Minor: 1]
SW Build: 2552052 on Fri May 24 14:47:09 MDT 2019
IP Build: 2548770 on Fri May 24 18:01:18 MDT 2019

Process ID (PID): 4025
License: Customer

Current time: 	Tue Jan 17 14:19:20 CET 2023
Time zone: 	Central European Standard Time (Europe/Berlin)

OS: Ubuntu
OS Version: 5.15.0-58-generic
OS Architecture: amd64
Available processors (cores): 16

Display: :1
Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 2
Available disk space: 814 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	9.0.4 64-bit
Java home: 	/opt/Xilinx/Vivado/2019.1/tps/lnx64/jre9.0.4
Java executable location: 	/opt/Xilinx/Vivado/2019.1/tps/lnx64/jre9.0.4/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	zhichao
User home directory: /home/zhichao
User working directory: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /opt/Xilinx/Vivado
HDI_APPROOT: /opt/Xilinx/Vivado/2019.1
RDI_DATADIR: /opt/Xilinx/Vivado/2019.1/data
RDI_BINDIR: /opt/Xilinx/Vivado/2019.1/bin

Vivado preferences file location: /home/zhichao/.Xilinx/Vivado/2019.1/vivado.xml
Vivado preferences directory: /home/zhichao/.Xilinx/Vivado/2019.1/
Vivado layouts directory: /home/zhichao/.Xilinx/Vivado/2019.1/layouts
PlanAhead jar file location: 	/opt/Xilinx/Vivado/2019.1/lib/classes/planAhead.jar
Vivado log file location: 	/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado.log
Vivado journal file location: 	/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-4025-coding

Xilinx Environment Variables
----------------------------
XILINX: /opt/Xilinx/Vivado/2019.1/ids_lite/ISE
XILINX_DSP: /opt/Xilinx/Vivado/2019.1/ids_lite/ISE
XILINX_PLANAHEAD: /opt/Xilinx/Vivado/2019.1
XILINX_SDK: /opt/Xilinx/SDK/2019.1
XILINX_VIVADO: /opt/Xilinx/Vivado/2019.1
XILINX_VIVADO_HLS: /opt/Xilinx/Vivado/2019.1


GUI allocated memory:	185 MB
GUI max memory:		3,072 MB
Engine allocated memory: 1,052 MB

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: START_PROGRESS_DIALOG
// TclEventType: DEBUG_PROBE_SET_CHANGE
// by (cl):  Sourcing Tcl script './vivado/noelvmp_vivado.tcl' : addNotify
// Tcl Message: source ./vivado/noelvmp_vivado.tcl 
// Tcl Message: # create_project noelv-digilent-genesys2 ./vivado/noelv-digilent-genesys2 -part xc7k325t-ffg900-2 -force 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 99 MB (+101312kb) [00:00:06]
// [Engine Memory]: 1,019 MB (+917174kb) [00:00:06]
// [GUI Memory]: 114 MB (+10539kb) [00:00:06]
// WARNING: HEventQueue.dispatchEvent() is taking  1478 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: SRC_MGMT_MODE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 122 MB (+2470kb) [00:00:08]
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,059 MB. GUI used memory: 52 MB. Current time: 1/17/23, 2:19:22 PM CET
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 1,102 MB (+33093kb) [00:00:10]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: LOAD_FEATURE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: # import_ip -files vivado/clk_100MHz.xci -name clk_100MHz 
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: # import_ip -files vivado/mig_cdc.xci -name mig_cdc # generate_target  all [get_files ./vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig.xci] -force  
// TclEventType: FILE_SET_CHANGE
// TclEventType: STOP_PROGRESS_DIALOG
// HMemoryUtils.trashcanNow. Engine heap size: 1,275 MB. GUI used memory: 60 MB. Current time: 1/17/23, 2:19:42 PM CET
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig'... 
// Tcl Message: # generate_target  all [get_files ./vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig_cdc/mig_cdc.xci] -force  
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_cdc'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_cdc'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_cdc'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_cdc'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_cdc'... 
// [Engine Memory]: 1,275 MB (+123899kb) [00:00:29]
dismissDialog("Sourcing Tcl script './vivado/noelvmp_vivado.tcl'"); // by (cl)
// TclEventType: STOP_PROGRESS_DIALOG
// [Engine Memory]: 1,348 MB (+9794kb) [00:02:50]
// Elapsed time: 142 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, cl) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// by (cl):  Open Elaborated Design : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig.xci] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_100MHz'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_100MHz'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_100MHz'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_100MHz'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_100MHz'... 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz.xci] 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig_cdc/mig_cdc.xci] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// HMemoryUtils.trashcanNow. Engine heap size: 1,356 MB. GUI used memory: 53 MB. Current time: 1/17/23, 2:22:07 PM CET
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs mig_synth_1 
// Tcl Message: [Tue Jan 17 14:22:07 2023] Launched mig_synth_1... Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/mig_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run mig_synth_1 
// Tcl Message: [Tue Jan 17 14:22:07 2023] Waiting for mig_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:22:13 2023] Waiting for mig_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:22:18 2023] Waiting for mig_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:22:23 2023] Waiting for mig_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:22:33 2023] Waiting for mig_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:22:43 2023] Waiting for mig_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:22:53 2023] Waiting for mig_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:23:03 2023] Waiting for mig_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:23:23 2023] Waiting for mig_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Jan 17 14:23:37 2023] mig_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 7115.980 ; gain = 0.000 ; free physical = 7370 ; free virtual = 49085 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs clk_100MHz_synth_1 
// Tcl Message: [Tue Jan 17 14:23:37 2023] Launched clk_100MHz_synth_1... Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/clk_100MHz_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run clk_100MHz_synth_1 
// Tcl Message: [Tue Jan 17 14:23:38 2023] Waiting for clk_100MHz_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:23:43 2023] Waiting for clk_100MHz_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:23:48 2023] Waiting for clk_100MHz_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:23:53 2023] Waiting for clk_100MHz_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Jan 17 14:23:57 2023] clk_100MHz_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 7115.980 ; gain = 0.000 ; free physical = 7348 ; free virtual = 49064 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs mig_cdc_synth_1 
// Tcl Message: [Tue Jan 17 14:23:57 2023] Launched mig_cdc_synth_1... Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/mig_cdc_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run mig_cdc_synth_1 
// Tcl Message: [Tue Jan 17 14:23:58 2023] Waiting for mig_cdc_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:24:03 2023] Waiting for mig_cdc_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:24:08 2023] Waiting for mig_cdc_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:24:13 2023] Waiting for mig_cdc_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:24:23 2023] Waiting for mig_cdc_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Jan 17 14:24:33 2023] Waiting for mig_cdc_synth_1 to finish... 
// Tcl Message: [Tue Jan 17 14:24:33 2023] mig_cdc_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 7115.980 ; gain = 0.000 ; free physical = 7357 ; free virtual = 49079 
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k325tffg900-2 Top: noelvmp 
// TclEventType: ELABORATE_START
// HMemoryUtils.trashcanNow. Engine heap size: 1,685 MB. GUI used memory: 64 MB. Current time: 1/17/23, 2:24:37 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,946 MB. GUI used memory: 64 MB. Current time: 1/17/23, 2:25:02 PM CET
// [Engine Memory]: 2,946 MB (+1604342kb) [00:05:53]
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 3,151 MB. GUI used memory: 64 MB. Current time: 1/17/23, 2:25:52 PM CET
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,364 MB. GUI used memory: 64 MB. Current time: 1/17/23, 2:26:03 PM CET
// [Engine Memory]: 3,364 MB (+284839kb) [00:06:49]
// TclEventType: DESIGN_NEW
// [GUI Memory]: 129 MB (+1078kb) [00:06:50]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1501 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7k325tffg900-2 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7252.676 ; gain = 0.000 ; free physical = 7087 ; free virtual = 48809 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'noelvmp' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:114] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter memtech bound to: 50 - type: integer  	Parameter padtech bound to: 50 - type: integer  	Parameter clktech bound to: 50 - type: integer  	Parameter disas bound to: 0 - type: integer  	Parameter SIMULATION bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'rst_pad' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:238] INFO: [Synth 8-638] synthesizing module 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:35' bound to instance 'x0' of component 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:49] INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39] 
// Tcl Message: 	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: LVCMOS18 - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856' bound to instance 'ip' of component 'IBUF' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:67] INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: LVCMOS18 - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856] INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (2#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39] INFO: [Synth 8-256] done synthesizing module 'inpad' (3#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39] 
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst1' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:245] INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49] 
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'plle2_adv_inst' to cell 'PLLE2_ADV' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:48] INFO: [Synth 8-256] done synthesizing module 'clockers_mig' (6#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:19] INFO: [Synth 8-638] synthesizing module 'noelvcore' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:115] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter memtech bound to: 50 - type: integer  	Parameter padtech bound to: 50 - type: integer  	Parameter clktech bound to: 50 - type: integer  	Parameter cpu_freq bound to: 210000 - type: integer  	Parameter devid bound to: 816 - type: integer  	Parameter disas bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst0' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:203] INFO: [Synth 8-638] synthesizing module 'rstgen__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49] 
// Tcl Message: 	Parameter acthigh bound to: 0 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'rstgen__parameterized1' (6#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49] 
// Tcl Message: INFO: [Synth 8-3491] module 'noelvsys' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:40' bound to instance 'noelv0' of component 'noelvsys' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:213] INFO: [Synth 8-638] synthesizing module 'noelvsys' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:101] 
// Tcl Message: INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:39' bound to instance 'ac0' of component 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:196] INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (7#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91] 
// Tcl Message: 	Parameter hindex bound to: 3 - type: integer  	Parameter haddr bound to: 4032 - type: integer  	Parameter hmask bound to: 4095 - type: integer  	Parameter nslaves bound to: 10 - type: integer  	Parameter debug bound to: 2 - type: integer  	Parameter icheck bound to: 1 - type: integer  	Parameter enbusmon bound to: 0 - type: integer  	Parameter asserterr bound to: 0 - type: integer  	Parameter assertwarn bound to: 0 - type: integer  	Parameter pslvdisable bound to: 0 - type: integer  	Parameter mcheck bound to: 1 - type: integer  	Parameter ccheck bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'apbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:34' bound to instance 'ap0' of component 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:279] INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59] 
// Tcl Message: INFO: [Synth 8-3491] module 'apbctrlx' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:38' bound to instance 'apbx' of component 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:73] INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (8#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76] INFO: [Synth 8-256] done synthesizing module 'apbctrl' (9#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59] 
// Tcl Message: INFO: [Synth 8-3491] module 'noelvcpu' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:34' bound to instance 'core' of component 'noelvcpu' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:307] INFO: [Synth 8-638] synthesizing module 'noelvcpu' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:69] 
// Tcl Message: INFO: [Synth 8-3491] module 'cpucorenv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:50' bound to instance 'u0' of component 'cpucorenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:513] INFO: [Synth 8-638] synthesizing module 'cpucorenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:152] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'itracenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:134] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter fabtech bound to: 50 - type: integer  	Parameter memtech bound to: 50 - type: integer  	Parameter single_issue bound to: 0 - type: integer  	Parameter dmen bound to: 1 - type: integer  	Parameter tbuf bound to: 4 - type: integer  	Parameter disas bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter fpu_lane bound to: 0 - type: integer  	Parameter csr_lane bound to: 0 - type: integer  	Parameter pipeline_in bound to: 1 - type: integer  	Parameter pipeline_fpu bound to: 1 - type: integer  	Parameter pipeline_out bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[tcnt][11:0]' into 'syncrregs.r_reg[itraceo][tcnt][11:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'itracenv' (10#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:134] 
// Tcl Message: INFO: [Synth 8-3491] module 'iunv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:110' bound to instance 'iu0' of component 'iunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:356] INFO: [Synth 8-638] synthesizing module 'iunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:213] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'iunv' (11#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:213] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter split bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'mul64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:43' bound to instance 'mul0' of component 'mul64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:454] INFO: [Synth 8-638] synthesizing module 'mul64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:64] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter split bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter a_width bound to: 65 - type: integer  	Parameter b_width bound to: 65 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'techmult' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:35' bound to instance 'm0' of component 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:230] INFO: [Synth 8-638] synthesizing module 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter a_width bound to: 65 - type: integer  	Parameter b_width bound to: 65 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  	Parameter a_width bound to: 65 - type: integer  	Parameter b_width bound to: 65 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:78' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:133] INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93] 
// Tcl Message: 	Parameter a_width bound to: 65 - type: integer  	Parameter b_width bound to: 65 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (12#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93] INFO: [Synth 8-256] done synthesizing module 'techmult' (13#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52] INFO: [Synth 8-256] done synthesizing module 'mul64' (14#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:64] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter hiperf bound to: 1 - type: integer  	Parameter small bound to: 0 - type: integer  	Parameter in_pipe bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'div64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:43' bound to instance 'div0' of component 'div64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:476] INFO: [Synth 8-638] synthesizing module 'div64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:62] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter hiperf bound to: 1 - type: integer  	Parameter small bound to: 0 - type: integer  	Parameter in_pipe bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'div64' (15#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:62] 
// Tcl Message: INFO: [Synth 8-3491] module 'cctrlnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:99' bound to instance 'mmu0' of component 'cctrlnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:500] INFO: [Synth 8-638] synthesizing module 'cctrlnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:176] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter nentries bound to: 64 - type: integer  	Parameter hlength bound to: 5 - type: integer  	Parameter predictor bound to: 2 - type: integer  	Parameter ext_c bound to: 1 - type: integer  	Parameter dissue bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'bhtnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:42' bound to instance 'bht0' of component 'bhtnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:579] INFO: [Synth 8-638] synthesizing module 'bhtnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:62] 
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'phtable' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:154] INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182] INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 1 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol' (17#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 6 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:596' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:255] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:610] 
// Tcl Message: 	Parameter abits bound to: 6 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter dbits bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:275' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:658] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:294] 
// Tcl Message: 	Parameter abits bound to: 6 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:448] INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36_S36' (18#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636] 
// Tcl Message: 	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: 	Parameter nentries bound to: 16 - type: integer  	Parameter pcbits bound to: 41 - type: integer  	Parameter dissue bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'btbdmnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:38' bound to instance 'btb0' of component 'btbdmnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:599] INFO: [Synth 8-638] synthesizing module 'btbdmnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:52] 
// Tcl Message: 	Parameter nentries bound to: 16 - type: integer  	Parameter pcbits bound to: 41 - type: integer  	Parameter dissue bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'btbdmnv' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:52] 
// Tcl Message: 	Parameter depth bound to: 8 - type: integer  	Parameter pcbits bound to: 41 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rasnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:33' bound to instance 'ras0' of component 'rasnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:613] INFO: [Synth 8-638] synthesizing module 'rasnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:46] 
// Tcl Message: 	Parameter depth bound to: 8 - type: integer  	Parameter pcbits bound to: 41 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'rasnv' (24#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:46] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter reg0write bound to: 0 - type: integer  	Parameter dissue bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'regfile64sramnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:39' bound to instance 'rf0' of component 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:627] INFO: [Synth 8-638] synthesizing module 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter reg0write bound to: 0 - type: integer  	Parameter dissue bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:148] INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182] INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 1 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (24#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'generic_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:136' bound to instance 'x0' of component 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:243] INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156] 
// Tcl Message: 	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (25#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized1' (25#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x1' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:152] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x2' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:158] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x3' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:162] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x4' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:168] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x5' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:172] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x6' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:178] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x7' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:182] INFO: [Synth 8-256] done synthesizing module 'regfile64sramnv' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter reg0write bound to: 1 - type: integer  	Parameter dissue bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'regfile64sramnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:39' bound to instance 'rf1' of component 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:693] INFO: [Synth 8-638] synthesizing module 'regfile64sramnv__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter reg0write bound to: 1 - type: integer  	Parameter dissue bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:148] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x1' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:152] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x2' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:158] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x3' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:162] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x4' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:168] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x5' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:172] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x6' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:178] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 5 - type: integer  	Parameter dbits bound to: 64 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x7' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:182] INFO: [Synth 8-256] done synthesizing module 'regfile64sramnv__parameterized1' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78] 
// Tcl Message: INFO: [Synth 8-3491] module 'cachememnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:43' bound to instance 'cmem1' of component 'cachememnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:761] INFO: [Synth 8-638] synthesizing module 'cachememnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:74] 
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93] INFO: [Synth 8-638] synthesizing module 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:44' bound to instance 'x0' of component 'unisim_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:202] INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:180] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (27#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56] INFO: [Synth 8-256] done synthesizing module 'syncram' (28#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119] INFO: [Synth 8-638] synthesizing module 'syncram__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:44' bound to instance 'x0' of component 'unisim_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:202] INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73540' bound to instance 'r' of component 'RAMB16_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:194] INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73540] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36' (29#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73540] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized1' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56] INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized2' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter sepclk bound to: 2 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211] INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182] INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 1 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:596' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:255] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:610] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:275' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:658] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:294] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 20 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236] INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 20 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 20 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:44' bound to instance 'x0' of component 'unisim_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:202] INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 20 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:180] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized3' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56] INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter sepclk bound to: 2 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 20 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter sepclk bound to: 2 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 20 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 21 - type: integer  	Parameter sepclk bound to: 2 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 20 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 1 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428] INFO: [Synth 8-256] done synthesizing module 'cachememnv' (30#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:74] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter tbuf bound to: 4 - type: integer  	Parameter dwidth bound to: 64 - type: integer  	Parameter proc bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'tbufmemnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:37' bound to instance 'tbmem0' of component 'tbufmemnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:791] INFO: [Synth 8-638] synthesizing module 'tbufmemnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter tbuf bound to: 4 - type: integer  	Parameter dwidth bound to: 64 - type: integer  	Parameter proc bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85] INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  	Parameter abits bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:673' bound to instance 'x0' of component 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:132] INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685] 
// Tcl Message: 	Parameter abits bound to: 6 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:729] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (31#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685] INFO: [Synth 8-256] done synthesizing module 'syncram64' (32#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'tbufmemnv' (33#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:55] 
// Tcl Message: 	Parameter fpulen bound to: 64 - type: integer  	Parameter no_muladd bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'nanofpunv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:61' bound to instance 'nano' of component 'nanofpunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:829] INFO: [Synth 8-638] synthesizing module 'nanofpunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:122] 
// Tcl Message: 	Parameter fpulen bound to: 64 - type: integer  	Parameter no_muladd bound to: 0 - type: integer  	Parameter extmul bound to: 0 - type: integer  	Parameter do_addsel bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-4471] merging register 'srstregs.r_reg[flags_wen]' into 'srstregs.r_reg[wen]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:2724] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'nanofpunv' (34#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:122] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cpucorenv' (35#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:152] INFO: [Synth 8-256] done synthesizing module 'noelvcpu' (36#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:69] 
// Tcl Message: 	Parameter hindex bound to: 7 - type: integer  	Parameter haddr bound to: 4064 - type: integer  	Parameter hmask bound to: 4080 - type: integer  	Parameter nharts bound to: 1 - type: integer  	Parameter tbits bound to: 30 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter kbytes bound to: 2 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rvdm' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:36' bound to instance 'dm0' of component 'rvdm' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:347] INFO: [Synth 8-638] synthesizing module 'rvdm' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:64] 
// Tcl Message: INFO: [Synth 8-3491] module 'rvdmx' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:56' bound to instance 'x0' of component 'rvdmx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:78] INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-638] synthesizing module 'rvdmx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:95] 
// Tcl Message: 	Parameter hindex bound to: 7 - type: integer  	Parameter haddr bound to: 4064 - type: integer  	Parameter hmask bound to: 4080 - type: integer  	Parameter nharts bound to: 1 - type: integer  	Parameter tbits bound to: 30 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter kbytes bound to: 2 - type: integer  	Parameter datacount bound to: 4 - type: integer  	Parameter nscratch bound to: 2 - type: integer  	Parameter unavailtimeout bound to: 64 - type: integer  	Parameter progbufsize bound to: 8 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter size bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'progbuf' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd:47] 
// Tcl Message: 	Parameter size bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'progbuf' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'rvdmx' (38#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:95] INFO: [Synth 8-256] done synthesizing module 'rvdm' (39#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:64] 
// Tcl Message: 	Parameter hindex bound to: 10 - type: integer  	Parameter ioaddr bound to: 0 - type: integer  	Parameter iomask bound to: 3584 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter irq bound to: 0 - type: integer  	Parameter kbytes bound to: 2 - type: integer  	Parameter bwidth bound to: 128 - type: integer  	Parameter ahbfilt bound to: 2 - type: integer  	Parameter ntrace bound to: 2 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter exttimer bound to: 1 - type: integer  	Parameter exten bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ahbtrace_mmb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:65] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram64__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram64__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64__parameterized1' (39#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685] INFO: [Synth 8-256] done synthesizing module 'syncram64__parameterized2' (39#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram__parameterized6' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  	Parameter gatedwr bound to: 1 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized5' (39#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56] INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized6' (39#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbtrace_mmb' (40#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:65] 
// Tcl Message: 	Parameter pindex bound to: 8 - type: integer  	Parameter paddr bound to: 16 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter console bound to: 1 - type: integer  	Parameter pirq bound to: 1 - type: integer  	Parameter parity bound to: 1 - type: integer  	Parameter flow bound to: 1 - type: integer  	Parameter fifosize bound to: 8 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter sbits bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd:63] 
// Tcl Message: 	Parameter pindex bound to: 8 - type: integer  	Parameter paddr bound to: 16 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter console bound to: 1 - type: integer  	Parameter pirq bound to: 1 - type: integer  	Parameter parity bound to: 1 - type: integer  	Parameter flow bound to: 1 - type: integer  	Parameter fifosize bound to: 8 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter sbits bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'apbuart' (41#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd:63] 
// Tcl Message: 	Parameter pindex bound to: 7 - type: integer  	Parameter paddr bound to: 0 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 2 - type: integer  	Parameter sepirq bound to: 1 - type: integer  	Parameter sbits bound to: 16 - type: integer  	Parameter ntimers bound to: 2 - type: integer  	Parameter nbits bound to: 32 - type: integer  	Parameter wdog bound to: 0 - type: integer  	Parameter ewdogen bound to: 0 - type: integer  	Parameter glatch bound to: 0 - type: integer  	Parameter gextclk bound to: 0 - type: integer  	Parameter gset bound to: 0 - type: integer  	Parameter gelatch bound to: 0 - type: integer  	Parameter wdogwin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:83] 
// Tcl Message: 	Parameter pindex bound to: 7 - type: integer  	Parameter paddr bound to: 0 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 2 - type: integer  	Parameter sepirq bound to: 1 - type: integer  	Parameter sbits bound to: 16 - type: integer  	Parameter ntimers bound to: 2 - type: integer  	Parameter nbits bound to: 32 - type: integer  	Parameter wdog bound to: 0 - type: integer  	Parameter ewdogen bound to: 0 - type: integer  	Parameter glatch bound to: 0 - type: integer  	Parameter gextclk bound to: 0 - type: integer  	Parameter gset bound to: 0 - type: integer  	Parameter gelatch bound to: 0 - type: integer  	Parameter wdogwin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:384] INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:384] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'gptimer' (42#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:83] 
// Tcl Message: 	Parameter hindex bound to: 4 - type: integer  	Parameter haddr bound to: 3584 - type: integer  	Parameter hmask bound to: 4095 - type: integer  	Parameter ncpu bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'clint_ahb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd:60] 
// Tcl Message: 	Parameter hindex bound to: 4 - type: integer  	Parameter haddr bound to: 3584 - type: integer  	Parameter hmask bound to: 4095 - type: integer  	Parameter ncpu bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'clint_ahb' (43#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd:60] 
// Tcl Message: 	Parameter hindex bound to: 5 - type: integer  	Parameter haddr bound to: 3968 - type: integer  	Parameter hmask bound to: 4032 - type: integer  	Parameter nsources bound to: 32 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter priorities bound to: 8 - type: integer  	Parameter pendingbuff bound to: 1 - type: integer  	Parameter irqtype bound to: 1 - type: integer  	Parameter thrshld bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grplic_ahb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic_ahb.vhd:71] 
// Tcl Message: 	Parameter hindex bound to: 5 - type: integer  	Parameter haddr bound to: 3968 - type: integer  	Parameter hmask bound to: 4032 - type: integer  	Parameter nsources bound to: 32 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter priorities bound to: 8 - type: integer  	Parameter pendingbuff bound to: 1 - type: integer  	Parameter irqtype bound to: 1 - type: integer  	Parameter thrshld bound to: 1 - type: integer  	Parameter pendingbuff bound to: 1 - type: integer  	Parameter irqtype bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'plic_gateway' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_gateway.vhd:55] 
// Tcl Message: 	Parameter pendingbuff bound to: 1 - type: integer  	Parameter irqtype bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'plic_gateway' (44#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_gateway.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'plic_encoder' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_encoder.vhd:62] 
// Tcl Message: 	Parameter nsources bound to: 32 - type: integer  	Parameter ntargets bound to: 4 - type: integer  	Parameter srcbits bound to: 5 - type: integer  	Parameter prbits bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'plic_encoder' (45#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_encoder.vhd:62] 
// Tcl Message: 	Parameter nsources bound to: 32 - type: integer  	Parameter ntargets bound to: 4 - type: integer  	Parameter srcbits bound to: 5 - type: integer  	Parameter prbits bound to: 3 - type: integer  	Parameter nsources bound to: 32 - type: integer  	Parameter ntargets bound to: 4 - type: integer  	Parameter srcbits bound to: 5 - type: integer  	Parameter prbits bound to: 3 - type: integer  	Parameter nsources bound to: 32 - type: integer  	Parameter ntargets bound to: 4 - type: integer  	Parameter srcbits bound to: 5 - type: integer  	Parameter prbits bound to: 3 - type: integer  	Parameter prbits bound to: 3 - type: integer  	Parameter srcbits bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'plic_target' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_target.vhd:51] 
// Tcl Message: 	Parameter prbits bound to: 3 - type: integer  	Parameter srcbits bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'plic_target' (46#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_target.vhd:51] 
// Tcl Message: 	Parameter prbits bound to: 3 - type: integer  	Parameter srcbits bound to: 5 - type: integer  	Parameter prbits bound to: 3 - type: integer  	Parameter srcbits bound to: 5 - type: integer  	Parameter prbits bound to: 3 - type: integer  	Parameter srcbits bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grplic_ahb' (47#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic_ahb.vhd:71] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'noelvsys' (48#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:101] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter pindex bound to: 6 - type: integer  	Parameter paddr bound to: 2144 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ahbuart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd:55] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter pindex bound to: 6 - type: integer  	Parameter paddr bound to: 2144 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter hindex bound to: 0 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 7 - type: integer  	Parameter version bound to: 0 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 7 - type: integer  	Parameter version bound to: 0 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbmst' (49#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54] 
// Tcl Message: 	Parameter pindex bound to: 6 - type: integer  	Parameter paddr bound to: 2144 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'dcom_uart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:59] 
// Tcl Message: 	Parameter pindex bound to: 6 - type: integer  	Parameter paddr bound to: 2144 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:248] INFO: [Synth 8-256] done synthesizing module 'dcom_uart' (50#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:59] INFO: [Synth 8-638] synthesizing module 'dcom' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd:49] INFO: [Synth 8-256] done synthesizing module 'dcom' (51#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd:49] INFO: [Synth 8-256] done synthesizing module 'ahbuart' (52#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter hindex bound to: 1 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  	Parameter versel bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd:80] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 28 - type: integer  	Parameter version bound to: 2 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized1' (52#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter irlen bound to: 6 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter trsten bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'tap' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd:79] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter irlen bound to: 6 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter trsten bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'artix7_tap' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd:937] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (53#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (53#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876] INFO: [Synth 8-256] done synthesizing module 'artix7_tap' (54#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd:937] INFO: [Synth 8-256] done synthesizing module 'tap' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd:79] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd:38] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter buftype bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd:42] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075] INFO: [Synth 8-6155] done synthesizing module 'BUFG' (56#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075] INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (57#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd:42] INFO: [Synth 8-256] done synthesizing module 'techbuf' (58#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd:38] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grdff' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grdff' (59#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116] 
// Tcl Message: 	Parameter gatetech bound to: 50 - type: integer  	Parameter isel bound to: 1 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:61] 
// Tcl Message: 	Parameter gatetech bound to: 50 - type: integer  	Parameter isel bound to: 1 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:255] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grnand2' (60#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:255] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:325] INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (61#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:61] 
// Tcl Message: 	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'trstmux' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd:42] 
// Tcl Message: 	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'trstmux' (62#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd:42] INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (63#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd:80] 
// Tcl Message: 	Parameter pindex bound to: 2 - type: integer  	Parameter paddr bound to: 2080 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 4 - type: integer  	Parameter nftslv bound to: 1 - type: integer  	Parameter ver bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ahbstat' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbstat.vhd:57] 
// Tcl Message: 	Parameter pindex bound to: 2 - type: integer  	Parameter paddr bound to: 2080 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 4 - type: integer  	Parameter nftslv bound to: 1 - type: integer  	Parameter ver bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbstat' (64#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbstat.vhd:57] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grgpio' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpio.vhd:73] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grgpio' (65#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpio.vhd:73] 
// Tcl Message: 	Parameter pindex bound to: 1 - type: integer  	Parameter paddr bound to: 2064 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter versionnr bound to: 896 - type: integer  	Parameter revisionnr bound to: 130 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grversion' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grversion.vhd:68] 
// Tcl Message: 	Parameter pindex bound to: 1 - type: integer  	Parameter paddr bound to: 2064 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter versionnr bound to: 896 - type: integer  	Parameter revisionnr bound to: 130 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grversion' (66#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grversion.vhd:68] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grethm_mb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_mb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grethc' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:1073] 
// Tcl Message: 	Parameter ifg_gap bound to: 24 - type: integer  	Parameter attempt_limit bound to: 16 - type: integer  	Parameter backoff_limit bound to: 10 - type: integer  	Parameter nsync bound to: 2 - type: integer  	Parameter rmii bound to: 0 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50] 
// Tcl Message: 	Parameter ifg_gap bound to: 24 - type: integer  	Parameter attempt_limit bound to: 16 - type: integer  	Parameter backoff_limit bound to: 10 - type: integer  	Parameter nsync bound to: 2 - type: integer  	Parameter rmii bound to: 0 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40] 
// Tcl Message: 	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:41] INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:42] INFO: [Synth 8-256] done synthesizing module 'eth_rstgen' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40] INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:362] INFO: [Synth 8-256] done synthesizing module 'greth_tx' (68#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50] 
// Tcl Message: 	Parameter nsync bound to: 2 - type: integer  	Parameter rmii bound to: 0 - type: integer  	Parameter multicast bound to: 0 - type: integer  	Parameter maxsize bound to: 1500 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50] 
// Tcl Message: 	Parameter nsync bound to: 2 - type: integer  	Parameter rmii bound to: 0 - type: integer  	Parameter multicast bound to: 0 - type: integer  	Parameter maxsize bound to: 1500 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'greth_rx' (69#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50] INFO: [Synth 8-638] synthesizing module 'eth_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46] INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:130] INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:141] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'eth_ahb_mst' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46] INFO: [Synth 8-638] synthesizing module 'eth_edcl_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47] INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:115] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'eth_edcl_ahb_mst' (71#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47] INFO: [Synth 8-256] done synthesizing module 'grethc' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 1 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:610] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:294] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized3' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:294] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized3' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:610] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized5' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 1 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized1' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized7' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized9' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized9' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 1 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized9' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:610] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:294] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized5' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:294] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized5' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:610] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized9' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 84 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'greth_mb' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93] INFO: [Synth 8-256] done synthesizing module 'grethm_mb' (74#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'noelvcore' (75#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:115] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 12 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'inpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 12 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_inpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39] 
// Tcl Message: 	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 12 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: LVCMOS12 - type: string  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'IBUF__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: LVCMOS12 - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF__parameterized1' (75#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856] INFO: [Synth 8-256] done synthesizing module 'unisim_inpad__parameterized1' (75#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39] INFO: [Synth 8-256] done synthesizing module 'inpad__parameterized1' (75#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220] 
// Tcl Message: 	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVCMOS18 - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVCMOS18 - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'OBUF' (76#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (77#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220] INFO: [Synth 8-256] done synthesizing module 'outpad' (78#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39] INFO: [Synth 8-638] synthesizing module 'ahb2axi_mig3_arty_a7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:81] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ahb2axi4b' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd:78] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ahb2axib' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:78] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized11' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized11' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 1 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 128 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized11' (78#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 128 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 128 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahb2axi_mig3_arty_a7' (83#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:81] INFO: [Synth 8-638] synthesizing module 'ahbrom128' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/ahbrom128.vhd:38] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter haddr bound to: 3072 - type: integer  	Parameter hmask bound to: 3584 - type: integer  	Parameter pipe bound to: 0 - type: integer  	Parameter tech bound to: 0 - type: integer  	Parameter kbytes bound to: 1 - type: integer  	Parameter wideonly bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbrom128' (84#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/ahbrom128.vhd:38] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'rgmii' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:78] 
// Tcl Message: 	Parameter pindex bound to: 5 - type: integer  	Parameter paddr bound to: 2128 - type: integer  	Parameter pmask bound to: 4080 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter gmii bound to: 0 - type: integer  	Parameter debugmem bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter no_clk_mux bound to: 0 - type: integer  	Parameter pirq bound to: 6 - type: integer  	Parameter use90degtxclk bound to: 1 - type: integer  	Parameter mode100 bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter rsel bound to: 0 - type: integer  	Parameter isdummy bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'clkmux' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter rsel bound to: 0 - type: integer  	Parameter isdummy bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'clkmux_unisim' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:949] INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1175] 
// Tcl Message: 	Parameter CLK_SEL_TYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (85#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1175] INFO: [Synth 8-256] done synthesizing module 'clkmux_unisim' (86#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:949] INFO: [Synth 8-256] done synthesizing module 'clkmux' (87#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter rsel bound to: 0 - type: integer  	Parameter isdummy bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter rsel bound to: 0 - type: integer  	Parameter isdummy bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter rsel bound to: 0 - type: integer  	Parameter isdummy bound to: 0 - type: integer  	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  
// Tcl Message: 	Parameter acthigh bound to: 0 - type: integer  	Parameter syncrst bound to: 1 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'rstgen__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49] 
// Tcl Message: 	Parameter acthigh bound to: 0 - type: integer  	Parameter syncrst bound to: 1 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 1 - type: integer  	Parameter tech bound to: 0 - type: integer  	Parameter stages bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncreg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter stages bound to: 2 - type: integer  	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'syncreg' (88#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter stages bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'rstgen__parameterized3' (88#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr_oreg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_oddr_reg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'U0' to cell 'ODDR' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:399] INFO: [Synth 8-256] done synthesizing module 'unisim_oddr_reg' (89#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332] INFO: [Synth 8-256] done synthesizing module 'ddr_oreg' (90#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr_ireg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_ireg.vhd:45] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iddr_reg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:49] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string  	Parameter INIT_Q1 bound to: 1'b0  	Parameter INIT_Q2 bound to: 1'b0  	Parameter SRTYPE bound to: ASYNC - type: string  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'U0' to cell 'IDDR' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:124] INFO: [Synth 8-256] done synthesizing module 'unisim_iddr_reg' (91#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:49] INFO: [Synth 8-256] done synthesizing module 'ddr_ireg' (92#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_ireg.vhd:45] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized13' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized13' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 1 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized13' (92#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:610] 
// Tcl Message: 	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:294] 
// Tcl Message: 	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'RAMB16_S18_S18' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:72065] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S18_S18' (93#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:72065] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized7' (93#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:294] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized7' (93#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:610] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized13' (93#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter rdhold bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'rgmii' (94#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:78] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102] 
// Tcl Message: 	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVCMOS18 - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: LVCMOS18 - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (95#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (96#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102] INFO: [Synth 8-256] done synthesizing module 'iopad' (97#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 1 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 1 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-256] done synthesizing module 'noelvmp' (98#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:114] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 8409.801 ; gain = 1157.125 ; free physical = 6173 ; free virtual = 47916 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 8409.801 ; gain = 1157.125 ; free physical = 6383 ; free virtual = 48126 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 8409.801 ; gain = 1157.125 ; free physical = 6383 ; free virtual = 48126 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_ahb_gen.ddrc/MCB_inst' 
// Tcl Message: Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_ahb_gen.ddrc/MCB_inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:15] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:26] 
// Tcl Message: Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc] 
// Tcl Message: Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/voltage_config.xdc] Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/voltage_config.xdc] Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8828.445 ; gain = 0.000 ; free physical = 5228 ; free virtual = 46980 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 276 instances were transformed.   BUFGMUX => BUFGCTRL (inverted pins: CE0): 4 instances   IOBUF => IOBUF (IBUF, OBUFT): 1 instances   IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances   IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 205 instances   RAMB16_S18_S18 => RAMB18E1: 2 instances   RAMB16_S36 => RAMB36E1: 16 instances   RAMB16_S36_S36 => RAMB36E1: 29 instances  
// [GUI Memory]: 148 MB (+12668kb) [00:06:51]
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:02:00 ; elapsed = 00:01:33 . Memory (MB): peak = 8848.074 ; gain = 1595.398 ; free physical = 5437 ; free virtual = 47190 
// Tcl Message: 475 Infos, 441 Warnings, 2 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// OpenDesignTask elapsed time: 242s
// Tcl Message: synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:34 . Memory (MB): peak = 8848.074 ; gain = 1732.094 ; free physical = 5437 ; free virtual = 47190 
// 'dR' command handler elapsed time: 242 seconds
// S (cl): Critical Messages: addNotify
// [GUI Memory]: 157 MB (+1682kb) [00:06:54]
// Elapsed time: 242 seconds
dismissDialog("Open Elaborated Design"); // by (cl)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 5.3s
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cl)
// [GUI Memory]: 165 MB (+692kb) [00:07:01]
// HMemoryUtils.trashcanNow. Engine heap size: 3,422 MB. GUI used memory: 103 MB. Current time: 1/17/23, 2:56:07 PM CET
