/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:    ddrc16.h
 * Purpose: PHY info for ddrc16
 */


#ifndef _SOC_PHY_DDRC16_H
#define _SOC_PHY_DDRC16_H

#include <soc/register.h>
#include <soc/types.h>

extern int soc_phy_ddrc16_reg32_read(int unit, soc_reg_t reg, int instance, uint32 *data);
extern int soc_phy_ddrc16_reg32_write(int unit, soc_reg_t reg, int instance, uint32 data);
extern int soc_phy_ddrc16_reg_field_set(int unit, soc_reg_t reg, uint32 *regval, soc_field_t field, uint32 value);
extern int soc_phy_ddrc16_reg_field_get(int unit, soc_reg_t reg, uint32 regval, soc_field_t field, uint32* field_val);

extern soc_reg_info_t soc_phy_ddrc16_reg_list[];

extern soc_field_info_t soc_phy_ddrc16_AQ_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_LDO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_L_MACRO_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_L_MAX_VDL_ADDRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_L_MAX_VDL_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_L_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_U_MACRO_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_U_MAX_VDL_ADDRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_U_MAX_VDL_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_AQ_U_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_CK_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_LDO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_MACRO_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_MAX_VDL_CKr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_RESCAL_INIT_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_RESCAL_OPERATION_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_COMMON_STATUS_RESCALr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_INITIALIZERr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_MODIFIERr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_FREQ_CNTR_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_INPUT_SHIFT_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_READ_CLOCK_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_READ_FIFO_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_RESET_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_REVISIONr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_CONTROL_REGS_WRITE_FIFO_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_CDR_N_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_CDR_P_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_CDR_TIMING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_CDR_TRACK_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_CDR_UPDATE_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_CDR_VDL_CAP_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_DATA_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_DDR4_READ_MAX_VDL_FSMr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_DDR4_REN_FIFO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_DDR4_REN_GEN_ERR_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_DDR4_REN_STRETCH_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_DQS_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_GDDR5_READ_ALIGNMENT_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_GDDR5_READ_FSM_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_LDO_R_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_LDO_W_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_MACRO_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MAX_VDL_DQSDNr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MAX_VDL_DQSDPr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MAX_VDL_DQSENr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MAX_VDL_DQSEPr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MAX_VDL_DQS_MASTER_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_BIT1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_BIT2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_BIT3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_BIT4r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_BIT5r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_BIT6r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_BIT7r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_DBIr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_READ_MIN_VDL_EDCr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_CDR_N_VDLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_CDR_P_VDLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_CDR_TIMINGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_CTRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_PTRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_RCMD_MACHr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_RCMD_IDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_RDATA_FIFOr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_REN_FIFOr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_DDR4_REN_GEN_RCMD_IDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERRORr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_GDDR5_FIFO_POINTERSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_VREF_DAC_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MAX_VDL_DQSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_BIT1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_BIT2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_BIT3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_BIT4r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_BIT5r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_BIT6r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_BIT7r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_DBIr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE0_WRITE_MIN_VDL_EDCr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_CDR_N_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_CDR_OPERATION_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_CDR_P_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_CDR_TIMING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_CDR_TRACK_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_CDR_UPDATE_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_CDR_VDL_CAP_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_DATA_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_DDR4_READ_MAX_VDL_FSMr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_DDR4_REN_FIFO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_DDR4_REN_GEN_ERR_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_DDR4_REN_STRETCH_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_DQS_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_GDDR5_READ_ALIGNMENT_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_GDDR5_READ_FSM_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_LDO_R_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_LDO_W_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_MACRO_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MAX_VDL_DQSDNr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MAX_VDL_DQSDPr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MAX_VDL_DQSENr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MAX_VDL_DQSEPr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MAX_VDL_DQS_MASTER_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_BIT1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_BIT2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_BIT3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_BIT4r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_BIT5r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_BIT6r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_BIT7r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_DBIr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_READ_MIN_VDL_EDCr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_CDR_N_VDLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_CDR_OPERATIONr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_CDR_P_VDLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_CDR_TIMINGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_CTRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_PTRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_RCMD_MACHr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_RCMD_IDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_RDATA_FIFOr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_REN_FIFOr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_DDR4_REN_GEN_RCMD_IDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERRORr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_GDDR5_FIFO_POINTERSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_STATUS_WRITE_LEVELINGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_VREF_DAC_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_LEVELING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MAX_VDL_DATAr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MAX_VDL_DQSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_BIT1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_BIT2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_BIT3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_BIT4r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_BIT5r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_BIT6r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_BIT7r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_DBIr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE1_WRITE_MIN_VDL_EDCr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_CDR_N_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_CDR_OPERATION_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_CDR_P_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_CDR_TIMING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_CDR_TRACK_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_CDR_UPDATE_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_CDR_VDL_CAP_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_DATA_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_DDR4_READ_MAX_VDL_FSMr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_DDR4_REN_FIFO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_DDR4_REN_GEN_ERR_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_DDR4_REN_STRETCH_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_DQS_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_GDDR5_READ_ALIGNMENT_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_GDDR5_READ_FSM_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_LDO_R_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_LDO_W_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_MACRO_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MAX_VDL_DQSDNr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MAX_VDL_DQSDPr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MAX_VDL_DQSENr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MAX_VDL_DQSEPr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MAX_VDL_DQS_MASTER_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_BIT1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_BIT2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_BIT3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_BIT4r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_BIT5r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_BIT6r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_BIT7r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_DBIr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_READ_MIN_VDL_EDCr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_CDR_N_VDLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_CDR_OPERATIONr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_CDR_P_VDLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_CDR_TIMINGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_CTRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_PTRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_RCMD_MACHr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_RCMD_IDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_RDATA_FIFOr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_REN_FIFOr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_DDR4_REN_GEN_RCMD_IDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERRORr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_GDDR5_FIFO_POINTERSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_STATUS_WRITE_LEVELINGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_VREF_DAC_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_LEVELING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MAX_VDL_DATAr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MAX_VDL_DQSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_BIT1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_BIT2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_BIT3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_BIT4r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_BIT5r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_BIT6r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_BIT7r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_DBIr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE2_WRITE_MIN_VDL_EDCr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_CDR_N_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_CDR_OPERATION_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_CDR_P_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_CDR_TIMING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_CDR_TRACK_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_CDR_UPDATE_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_CDR_VDL_CAP_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_DATA_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_DDR4_READ_MAX_VDL_FSMr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_DDR4_REN_FIFO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_DDR4_REN_GEN_ERR_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_DDR4_REN_STRETCH_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_DQS_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_GDDR5_READ_ALIGNMENT_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_GDDR5_READ_FSM_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_LDO_R_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_LDO_W_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_MACRO_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MAX_VDL_DQSDNr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MAX_VDL_DQSDPr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MAX_VDL_DQSENr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MAX_VDL_DQSEPr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MAX_VDL_DQS_MASTER_CTRLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_BIT1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_BIT2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_BIT3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_BIT4r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_BIT5r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_BIT6r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_BIT7r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_DBIr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_READ_MIN_VDL_EDCr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_CDR_N_VDLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_CDR_OPERATIONr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_CDR_P_VDLr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_CDR_TIMINGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_CTRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_PTRr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_RCMD_MACHr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_RCMD_IDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_RDATA_FIFOr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_REN_FIFOr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_DDR4_REN_GEN_RCMD_IDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERRORr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_GDDR5_FIFO_POINTERSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_STATUS_WRITE_LEVELINGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_VREF_DAC_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_LEVELING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MAX_VDL_DATAr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MAX_VDL_DQSr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_BIT1r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_BIT2r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_BIT3r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_BIT4r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_BIT5r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_BIT6r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_BIT7r_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_DBIr_fields[];
extern soc_field_info_t soc_phy_ddrc16_DQ_BYTE3_WRITE_MIN_VDL_EDCr_fields[];

typedef enum soc_phy_ddrc16_fields_e {
    SOC_PHY_DDRC16_ACCU_ACTIVEf,
    SOC_PHY_DDRC16_ACCU_ACTIVE_LOSTf,
    SOC_PHY_DDRC16_ACCU_ACTIVE_TIMEOUTf,
    SOC_PHY_DDRC16_ACCU_LOADf,
    SOC_PHY_DDRC16_ACCU_LOAD_VALUEf,
    SOC_PHY_DDRC16_ACCU_POS_THRESHOLDf,
    SOC_PHY_DDRC16_ACCU_VALUEf,
    SOC_PHY_DDRC16_ADDRPATH_ADDITIONAL_LATENCYf,
    SOC_PHY_DDRC16_ADDRPATH_SHIFT_ENABLEf,
    SOC_PHY_DDRC16_A_0f,
    SOC_PHY_DDRC16_A_MINUS_1f,
    SOC_PHY_DDRC16_A_MINUS_2f,
    SOC_PHY_DDRC16_A_MINUS_3f,
    SOC_PHY_DDRC16_A_PLUS_1f,
    SOC_PHY_DDRC16_A_PLUS_2f,
    SOC_PHY_DDRC16_BIAS_CTRLf,
    SOC_PHY_DDRC16_BYPASSf,
    SOC_PHY_DDRC16_CDR_RESET_Nf,
    SOC_PHY_DDRC16_CK_ENABLEf,
    SOC_PHY_DDRC16_CK_PATTERNf,
    SOC_PHY_DDRC16_CLEAR_ACTIVITY_STATSf,
    SOC_PHY_DDRC16_CLEAR_VDL_STATSf,
    SOC_PHY_DDRC16_CLEAR_VDL_STATS_ON_ROLLOVERf,
    SOC_PHY_DDRC16_CLK_DIV_RATIOf,
    SOC_PHY_DDRC16_CLOCK_DIV_RESET_Nf,
    SOC_PHY_DDRC16_COMP_ACKf,
    SOC_PHY_DDRC16_COMP_DONEf,
    SOC_PHY_DDRC16_COMP_ENf,
    SOC_PHY_DDRC16_COMP_ERRORf,
    SOC_PHY_DDRC16_COMP_INIT_FDEPTHf,
    SOC_PHY_DDRC16_COMP_INIT_OFFSETf,
    SOC_PHY_DDRC16_COMP_OFFSET_ENf,
    SOC_PHY_DDRC16_COMP_OFFSET_OPf,
    SOC_PHY_DDRC16_CTRLf,
    SOC_PHY_DDRC16_CURRENT_ERRORf,
    SOC_PHY_DDRC16_CUR_STATEf,
    SOC_PHY_DDRC16_CUR_WCOUNTf,
    SOC_PHY_DDRC16_DATAf,
    SOC_PHY_DDRC16_DATAPATH_ADDITIONAL_LATENCYf,
    SOC_PHY_DDRC16_DATAPATH_SHIFT_ENABLEf,
    SOC_PHY_DDRC16_DATA_READ_UI_SHIFTf,
    SOC_PHY_DDRC16_DATA_READ_UI_SHIFT_LOAD_VALUEf,
    SOC_PHY_DDRC16_DATA_UI_SHIFTf,
    SOC_PHY_DDRC16_DATA_VALID_GEN_ENABLEf,
    SOC_PHY_DDRC16_DATA_VALID_GEN_ERROR_CLEARf,
    SOC_PHY_DDRC16_DATA_VALID_RPf,
    SOC_PHY_DDRC16_DATA_VALID_WPf,
    SOC_PHY_DDRC16_DATA_VALID_WR2RD_DELAYf,
    SOC_PHY_DDRC16_DATA_VALID_WR2RD_DELAY_DECf,
    SOC_PHY_DDRC16_DATA_VALID_WR2RD_DELAY_INCf,
    SOC_PHY_DDRC16_DATA_VALID_WR2RD_DELAY_LOAD_VALUEf,
    SOC_PHY_DDRC16_DBIf,
    SOC_PHY_DDRC16_DCOUNTf,
    SOC_PHY_DDRC16_DDR4_GLUE_RESET_Nf,
    SOC_PHY_DDRC16_DEMf,
    SOC_PHY_DDRC16_DN_VDL_LOAD_VALUEf,
    SOC_PHY_DDRC16_DN_VDL_VALUEf,
    SOC_PHY_DDRC16_DP_VDL_LOAD_VALUEf,
    SOC_PHY_DDRC16_DP_VDL_VALUEf,
    SOC_PHY_DDRC16_DQSf,
    SOC_PHY_DDRC16_DQ_BYTE0_RD2_2G_DELAY_DECf,
    SOC_PHY_DDRC16_DQ_BYTE0_RD2_2G_DELAY_INCf,
    SOC_PHY_DDRC16_DQ_BYTE0_RD2_2G_DELAY_IN_USEf,
    SOC_PHY_DDRC16_DQ_BYTE0_RD2_2G_SELECTf,
    SOC_PHY_DDRC16_DQ_BYTE0_WRITE_ENABLEf,
    SOC_PHY_DDRC16_DQ_BYTE1_RD2_2G_DELAY_DECf,
    SOC_PHY_DDRC16_DQ_BYTE1_RD2_2G_DELAY_INCf,
    SOC_PHY_DDRC16_DQ_BYTE1_RD2_2G_DELAY_IN_USEf,
    SOC_PHY_DDRC16_DQ_BYTE1_RD2_2G_SELECTf,
    SOC_PHY_DDRC16_DQ_BYTE1_WRITE_ENABLEf,
    SOC_PHY_DDRC16_DQ_BYTE2_RD2_2G_DELAY_DECf,
    SOC_PHY_DDRC16_DQ_BYTE2_RD2_2G_DELAY_INCf,
    SOC_PHY_DDRC16_DQ_BYTE2_RD2_2G_DELAY_IN_USEf,
    SOC_PHY_DDRC16_DQ_BYTE2_RD2_2G_SELECTf,
    SOC_PHY_DDRC16_DQ_BYTE2_WRITE_ENABLEf,
    SOC_PHY_DDRC16_DQ_BYTE3_RD2_2G_DELAY_DECf,
    SOC_PHY_DDRC16_DQ_BYTE3_RD2_2G_DELAY_INCf,
    SOC_PHY_DDRC16_DQ_BYTE3_RD2_2G_DELAY_IN_USEf,
    SOC_PHY_DDRC16_DQ_BYTE3_RD2_2G_SELECTf,
    SOC_PHY_DDRC16_DQ_BYTE3_WRITE_ENABLEf,
    SOC_PHY_DDRC16_DRC_1G_RESET_Nf,
    SOC_PHY_DDRC16_EDCf,
    SOC_PHY_DDRC16_EDC_HALF_RATE_ENABLEf,
    SOC_PHY_DDRC16_EDC_HALF_RATE_UI_SELECTf,
    SOC_PHY_DDRC16_EDC_READ_UI_SHIFTf,
    SOC_PHY_DDRC16_EDC_READ_UI_SHIFT_LOAD_VALUEf,
    SOC_PHY_DDRC16_EDC_UI_SHIFTf,
    SOC_PHY_DDRC16_EDC_VALID_RPf,
    SOC_PHY_DDRC16_EDC_VALID_WPf,
    SOC_PHY_DDRC16_EDC_VALID_WR2RD_DELAYf,
    SOC_PHY_DDRC16_EDC_VALID_WR2RD_DELAY_DECf,
    SOC_PHY_DDRC16_EDC_VALID_WR2RD_DELAY_INCf,
    SOC_PHY_DDRC16_EDC_VALID_WR2RD_DELAY_LOAD_VALUEf,
    SOC_PHY_DDRC16_ENABLEf,
    SOC_PHY_DDRC16_EN_EXTERNAL_PHY_2G_WCLKf,
    SOC_PHY_DDRC16_EN_NLDL_CLKOUT_BARf,
    SOC_PHY_DDRC16_EN_VDL_LOAD_VALUEf,
    SOC_PHY_DDRC16_EN_VDL_VALUEf,
    SOC_PHY_DDRC16_EP_VDL_LOAD_VALUEf,
    SOC_PHY_DDRC16_EP_VDL_VALUEf,
    SOC_PHY_DDRC16_ERR1_CLEARf,
    SOC_PHY_DDRC16_ERR2_CLEARf,
    SOC_PHY_DDRC16_ERRORf,
    SOC_PHY_DDRC16_EXP_RCMD_IDf,
    SOC_PHY_DDRC16_FIFO_W2R_MIN_DELAY_2f,
    SOC_PHY_DDRC16_FLEXIBLE_VDL_CAPf,
    SOC_PHY_DDRC16_FORCE_UPDATEf,
    SOC_PHY_DDRC16_FREE_RUNNING_MODEf,
    SOC_PHY_DDRC16_FREQ_CNTR_FC_RESET_Nf,
    SOC_PHY_DDRC16_FREQ_CNTR_RO_RESET_Nf,
    SOC_PHY_DDRC16_HALF_RATE_MODEf,
    SOC_PHY_DDRC16_ID4f,
    SOC_PHY_DDRC16_ID8f,
    SOC_PHY_DDRC16_IMMEDIATE_UPDATE_THRESHOLDf,
    SOC_PHY_DDRC16_INIT_ACCU_ACTIVEf,
    SOC_PHY_DDRC16_INIT_SEARCH_ACTIVEf,
    SOC_PHY_DDRC16_INIT_SEARCH_COMPLETEf,
    SOC_PHY_DDRC16_INIT_TRACK_ACTIVEf,
    SOC_PHY_DDRC16_INIT_TRACK_OPTIONSf,
    SOC_PHY_DDRC16_INIT_TRACK_TRANSITIONf,
    SOC_PHY_DDRC16_MAJORf,
    SOC_PHY_DDRC16_MANUAL_OVERRIDE_ENf,
    SOC_PHY_DDRC16_MASTER_MODEf,
    SOC_PHY_DDRC16_MAX_VDL_STEPf,
    SOC_PHY_DDRC16_MAX_VDL_VALUEf,
    SOC_PHY_DDRC16_MAX_WCOUNTf,
    SOC_PHY_DDRC16_MINORf,
    SOC_PHY_DDRC16_MIN_VDL_STEPf,
    SOC_PHY_DDRC16_MIN_VDL_VALUEf,
    SOC_PHY_DDRC16_NCOMP_CODE_2COREf,
    SOC_PHY_DDRC16_NCOMP_DINf,
    SOC_PHY_DDRC16_NCOMP_ENB_2COREf,
    SOC_PHY_DDRC16_NCOMP_INIT_CODEf,
    SOC_PHY_DDRC16_NDf,
    SOC_PHY_DDRC16_NDONE_2COREf,
    SOC_PHY_DDRC16_NTERMf,
    SOC_PHY_DDRC16_NXT_RCMD_FIFO_WDATA0f,
    SOC_PHY_DDRC16_NXT_RCMD_FIFO_WDATA1f,
    SOC_PHY_DDRC16_NXT_RCMD_FIFO_WR0f,
    SOC_PHY_DDRC16_NXT_RCMD_FIFO_WR1f,
    SOC_PHY_DDRC16_NXT_RD_EN_UI01f,
    SOC_PHY_DDRC16_NXT_RD_EN_UI23f,
    SOC_PHY_DDRC16_NXT_STATEf,
    SOC_PHY_DDRC16_OBS_INTERVALf,
    SOC_PHY_DDRC16_OBS_RCMD_IDf,
    SOC_PHY_DDRC16_OVERRIDE_ENf,
    SOC_PHY_DDRC16_OVERRIDE_MODEf,
    SOC_PHY_DDRC16_OVERRIDE_VALUEf,
    SOC_PHY_DDRC16_PAST_STATE0f,
    SOC_PHY_DDRC16_PAST_STATE1f,
    SOC_PHY_DDRC16_PAST_STATE2f,
    SOC_PHY_DDRC16_PAST_STATE3f,
    SOC_PHY_DDRC16_PAST_STATE4f,
    SOC_PHY_DDRC16_PAST_STATE5f,
    SOC_PHY_DDRC16_PAST_STATE6f,
    SOC_PHY_DDRC16_PAST_STATE7f,
    SOC_PHY_DDRC16_PCOMP_CODE_2COREf,
    SOC_PHY_DDRC16_PCOMP_DINf,
    SOC_PHY_DDRC16_PCOMP_ENB_2COREf,
    SOC_PHY_DDRC16_PCOMP_INIT_CODEf,
    SOC_PHY_DDRC16_PDf,
    SOC_PHY_DDRC16_PDONE_2COREf,
    SOC_PHY_DDRC16_PEAKf,
    SOC_PHY_DDRC16_PHY_1G_RESET_Nf,
    SOC_PHY_DDRC16_PHY_2G_RESET_Nf,
    SOC_PHY_DDRC16_PNCOMP_INIT_DIFFf,
    SOC_PHY_DDRC16_POWERSAVE_ENf,
    SOC_PHY_DDRC16_PTERMf,
    SOC_PHY_DDRC16_PULL_UP_OFF_Bf,
    SOC_PHY_DDRC16_PWRDNf,
    SOC_PHY_DDRC16_QDR_MODEf,
    SOC_PHY_DDRC16_RCMD_1f,
    SOC_PHY_DDRC16_RCMD_2f,
    SOC_PHY_DDRC16_RCMD_3f,
    SOC_PHY_DDRC16_RCMD_4f,
    SOC_PHY_DDRC16_RCMD_5f,
    SOC_PHY_DDRC16_RCMD_6f,
    SOC_PHY_DDRC16_RCMD_7f,
    SOC_PHY_DDRC16_RCMD_8f,
    SOC_PHY_DDRC16_RCMD_ADDITIONAL_LATENCYf,
    SOC_PHY_DDRC16_RCMD_FIFO_RDf,
    SOC_PHY_DDRC16_RCMD_FIFO_RDATAf,
    SOC_PHY_DDRC16_RCMD_FIFO_RESET_Nf,
    SOC_PHY_DDRC16_RCMD_PAIRf,
    SOC_PHY_DDRC16_RCMD_SHIFT_ENABLEf,
    SOC_PHY_DDRC16_RD2_2G_DELAYf,
    SOC_PHY_DDRC16_RDATA_RPf,
    SOC_PHY_DDRC16_RDATA_WPf,
    SOC_PHY_DDRC16_RDATA_WR2RD_DELAYf,
    SOC_PHY_DDRC16_RDATA_WR2RD_DELAY_DECf,
    SOC_PHY_DDRC16_RDATA_WR2RD_DELAY_INCf,
    SOC_PHY_DDRC16_RD_2G_DELAYf,
    SOC_PHY_DDRC16_RD_2G_DELAY_DECf,
    SOC_PHY_DDRC16_RD_2G_DELAY_INCf,
    SOC_PHY_DDRC16_RD_EN_UI01f,
    SOC_PHY_DDRC16_RD_EN_UI23f,
    SOC_PHY_DDRC16_READ_FIFO_RESET_Nf,
    SOC_PHY_DDRC16_REF_EXTf,
    SOC_PHY_DDRC16_REF_SEL_EXTf,
    SOC_PHY_DDRC16_RESCAL_RESET_Nf,
    SOC_PHY_DDRC16_RESERVEDf,
    SOC_PHY_DDRC16_ROLLOVER_AMOUNTf,
    SOC_PHY_DDRC16_ROLLOVER_COUNTf,
    SOC_PHY_DDRC16_ROLLOVER_MODEf,
    SOC_PHY_DDRC16_ROLLOVER_OVERFLOWf,
    SOC_PHY_DDRC16_ROLLOVER_PHASE_GAPf,
    SOC_PHY_DDRC16_RO_OVERFLOWf,
    SOC_PHY_DDRC16_RO_UCOUNTf,
    SOC_PHY_DDRC16_RO_VDL_STEPf,
    SOC_PHY_DDRC16_RPf,
    SOC_PHY_DDRC16_RP0f,
    SOC_PHY_DDRC16_RP0_XMSBf,
    SOC_PHY_DDRC16_RP1f,
    SOC_PHY_DDRC16_RP1_XMSBf,
    SOC_PHY_DDRC16_RP_1Gf,
    SOC_PHY_DDRC16_RP_1G_XMSBf,
    SOC_PHY_DDRC16_RP_2Gf,
    SOC_PHY_DDRC16_RP_2G_XMSBf,
    SOC_PHY_DDRC16_RP_XMSBf,
    SOC_PHY_DDRC16_RXENBf,
    SOC_PHY_DDRC16_RXENB_ALERT_Nf,
    SOC_PHY_DDRC16_RX_BIASf,
    SOC_PHY_DDRC16_SEARCH_ACTIVEf,
    SOC_PHY_DDRC16_SEARCH_ACTIVE_RETRIGGEREDf,
    SOC_PHY_DDRC16_SEARCH_ACTIVE_TIMEOUTf,
    SOC_PHY_DDRC16_SEL_FC_REFCLKf,
    SOC_PHY_DDRC16_START_OBSf,
    SOC_PHY_DDRC16_STATEf,
    SOC_PHY_DDRC16_STATE_0f,
    SOC_PHY_DDRC16_STATE_1f,
    SOC_PHY_DDRC16_STATE_2f,
    SOC_PHY_DDRC16_STATE_3f,
    SOC_PHY_DDRC16_STATE_4f,
    SOC_PHY_DDRC16_STATE_5f,
    SOC_PHY_DDRC16_STATE_6f,
    SOC_PHY_DDRC16_STATE_7f,
    SOC_PHY_DDRC16_STICKY_ERRORf,
    SOC_PHY_DDRC16_SYSTEM_ENABLEf,
    SOC_PHY_DDRC16_TEST_ENf,
    SOC_PHY_DDRC16_TEST_PIN_DIV_SELf,
    SOC_PHY_DDRC16_TRACK_ACTIVEf,
    SOC_PHY_DDRC16_TRACK_ACTIVE_LOSTf,
    SOC_PHY_DDRC16_TRACK_ACTIVE_TIMEOUTf,
    SOC_PHY_DDRC16_UI_SHIFTf,
    SOC_PHY_DDRC16_UPDATE_ENABLE_DELAYf,
    SOC_PHY_DDRC16_UPDATE_MODEf,
    SOC_PHY_DDRC16_VALID_0f,
    SOC_PHY_DDRC16_VALID_1f,
    SOC_PHY_DDRC16_VALID_2f,
    SOC_PHY_DDRC16_VALID_3f,
    SOC_PHY_DDRC16_VALID_4f,
    SOC_PHY_DDRC16_VALID_5f,
    SOC_PHY_DDRC16_VALID_6f,
    SOC_PHY_DDRC16_VALID_7f,
    SOC_PHY_DDRC16_VDL_1G_RESET_Nf,
    SOC_PHY_DDRC16_VDL_LOADf,
    SOC_PHY_DDRC16_VDL_MAX_VALUE_CAPf,
    SOC_PHY_DDRC16_VDL_MIN_VALUE_CAPf,
    SOC_PHY_DDRC16_VDL_SWITCHf,
    SOC_PHY_DDRC16_VDL_UPDATE_GAPf,
    SOC_PHY_DDRC16_W2R_MIN_DELAY_2f,
    SOC_PHY_DDRC16_WFULLf,
    SOC_PHY_DDRC16_WPf,
    SOC_PHY_DDRC16_WP0f,
    SOC_PHY_DDRC16_WP0_XMSBf,
    SOC_PHY_DDRC16_WP1f,
    SOC_PHY_DDRC16_WP1_XMSBf,
    SOC_PHY_DDRC16_WP_XMSBf,
    SOC_PHY_DDRC16_WRITE_ERRORf,
    SOC_PHY_DDRC16_WRITE_LEVELING_MODEf,
    SOC_PHY_DDRC16_NUM_SOC_FIELD
} soc_phy_ddrc16_fields_t;

#ifndef SOC_RESET_VAL_DEC
#    if !defined(SOC_NO_RESET_VALS)
#        define SOC_RESET_VAL_DEC(_lo, _hi) _lo, _hi,
#        define SOC_RESET_MASK_DEC(_lo, _hi) _lo, _hi,
#    else
#        define SOC_RESET_VAL_DEC(_lo, _hi)
#        define SOC_RESET_MASK_DEC(_lo, _hi)
#    endif
#endif

typedef enum soc_phy_ddrc16_reg_e {
    SOC_PHY_DDRC16_REG_AQ_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_AQ_LDO_CONFIGr,
    SOC_PHY_DDRC16_REG_AQ_L_MACRO_RESERVED_REGr,
    SOC_PHY_DDRC16_REG_AQ_L_MAX_VDL_ADDRr,
    SOC_PHY_DDRC16_REG_AQ_L_MAX_VDL_CTRLr,
    SOC_PHY_DDRC16_REG_AQ_L_STATUS_MACRO_RESERVEDr,
    SOC_PHY_DDRC16_REG_AQ_U_MACRO_RESERVED_REGr,
    SOC_PHY_DDRC16_REG_AQ_U_MAX_VDL_ADDRr,
    SOC_PHY_DDRC16_REG_AQ_U_MAX_VDL_CTRLr,
    SOC_PHY_DDRC16_REG_AQ_U_STATUS_MACRO_RESERVEDr,
    SOC_PHY_DDRC16_REG_COMMON_CK_CONFIGr,
    SOC_PHY_DDRC16_REG_COMMON_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_COMMON_LDO_CONFIGr,
    SOC_PHY_DDRC16_REG_COMMON_MACRO_RESERVED_REGr,
    SOC_PHY_DDRC16_REG_COMMON_MAX_VDL_CKr,
    SOC_PHY_DDRC16_REG_COMMON_RESCAL_INIT_CONFIGr,
    SOC_PHY_DDRC16_REG_COMMON_RESCAL_OPERATION_CONFIGr,
    SOC_PHY_DDRC16_REG_COMMON_STATUS_MACRO_RESERVEDr,
    SOC_PHY_DDRC16_REG_COMMON_STATUS_RESCALr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_INITIALIZERr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_MODIFIERr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_READ_CLOCK_CONFIGr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_READ_FIFO_CTRLr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_RESERVED_REGr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_RESET_CTRLr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_REVISIONr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr,
    SOC_PHY_DDRC16_REG_CONTROL_REGS_WRITE_FIFO_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_TIMING_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_TRACK_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_DATA_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_READ_MAX_VDL_FSMr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_FIFO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_GEN_ERR_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_STRETCH_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_DQS_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_GDDR5_READ_ALIGNMENT_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_GDDR5_READ_FSM_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_LDO_R_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_LDO_W_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_MACRO_RESERVED_REGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSDNr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSDPr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSENr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSEPr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQS_MASTER_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_DBIr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_EDCr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_N_VDLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_P_VDLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_TIMINGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_CTRr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_PTRr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACHr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_RCMD_IDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RDATA_FIFOr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_FIFOr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_RCMD_IDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERRORr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_FIFO_POINTERSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_VREF_DAC_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DQSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_DBIr,
    SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_TIMING_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_TRACK_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_DATA_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_READ_MAX_VDL_FSMr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_FIFO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_GEN_ERR_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_STRETCH_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_DQS_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_GDDR5_READ_ALIGNMENT_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_GDDR5_READ_FSM_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_LDO_R_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_LDO_W_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_MACRO_RESERVED_REGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSDNr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSDPr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSENr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSEPr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQS_MASTER_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_DBIr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_EDCr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_N_VDLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_P_VDLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_TIMINGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_CTRr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_PTRr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACHr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_RCMD_IDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RDATA_FIFOr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_FIFOr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_RCMD_IDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERRORr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_FIFO_POINTERSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_VREF_DAC_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DQSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_DBIr,
    SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_TIMING_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_TRACK_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_DATA_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_READ_MAX_VDL_FSMr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_FIFO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_GEN_ERR_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_STRETCH_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_DQS_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_GDDR5_READ_ALIGNMENT_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_GDDR5_READ_FSM_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_LDO_R_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_LDO_W_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_MACRO_RESERVED_REGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSDNr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSDPr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSENr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSEPr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQS_MASTER_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_DBIr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_EDCr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_N_VDLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_P_VDLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_TIMINGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_CTRr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_PTRr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACHr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_RCMD_IDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RDATA_FIFOr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_FIFOr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_RCMD_IDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERRORr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_FIFO_POINTERSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_VREF_DAC_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DQSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_DBIr,
    SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_TIMING_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_TRACK_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_DATA_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_READ_MAX_VDL_FSMr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_FIFO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_GEN_ERR_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_STRETCH_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_DQS_IO_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_GDDR5_READ_ALIGNMENT_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_GDDR5_READ_FSM_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_LDO_R_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_LDO_W_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_MACRO_RESERVED_REGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSDNr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSDPr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSENr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSEPr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQS_MASTER_CTRLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_DBIr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_EDCr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_N_VDLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_P_VDLr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_TIMINGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_CTRr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_PTRr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACHr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_RCMD_IDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RDATA_FIFOr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_FIFOr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_RCMD_IDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERRORr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_FIFO_POINTERSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_VREF_DAC_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DQSr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_DBIr,
    SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr,
    SOC_PHY_DDRC16_NUM_REGS
} soc_phy_ddrc16_reg_t;

#define READ_DDRC16_AQ_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_AQ_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_IO_CONFIGr, instance, rv)

#define READ_DDRC16_AQ_LDO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_LDO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_AQ_LDO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_LDO_CONFIGr, instance, rv)

#define READ_DDRC16_AQ_L_MACRO_RESERVED_REGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_L_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_DDRC16_AQ_L_MACRO_RESERVED_REGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_L_MACRO_RESERVED_REGr, instance, rv)

#define READ_DDRC16_AQ_L_MAX_VDL_ADDRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_L_MAX_VDL_ADDRr, instance, rvp)
#define WRITE_DDRC16_AQ_L_MAX_VDL_ADDRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_L_MAX_VDL_ADDRr, instance, rv)

#define READ_DDRC16_AQ_L_MAX_VDL_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_L_MAX_VDL_CTRLr, instance, rvp)
#define WRITE_DDRC16_AQ_L_MAX_VDL_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_L_MAX_VDL_CTRLr, instance, rv)

#define READ_DDRC16_AQ_L_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_L_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_DDRC16_AQ_L_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_L_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_DDRC16_AQ_U_MACRO_RESERVED_REGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_U_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_DDRC16_AQ_U_MACRO_RESERVED_REGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_U_MACRO_RESERVED_REGr, instance, rv)

#define READ_DDRC16_AQ_U_MAX_VDL_ADDRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_U_MAX_VDL_ADDRr, instance, rvp)
#define WRITE_DDRC16_AQ_U_MAX_VDL_ADDRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_U_MAX_VDL_ADDRr, instance, rv)

#define READ_DDRC16_AQ_U_MAX_VDL_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_U_MAX_VDL_CTRLr, instance, rvp)
#define WRITE_DDRC16_AQ_U_MAX_VDL_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_U_MAX_VDL_CTRLr, instance, rv)

#define READ_DDRC16_AQ_U_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_AQ_U_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_DDRC16_AQ_U_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_AQ_U_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_DDRC16_COMMON_CK_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_CK_CONFIGr, instance, rvp)
#define WRITE_DDRC16_COMMON_CK_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_CK_CONFIGr, instance, rv)

#define READ_DDRC16_COMMON_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_COMMON_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_IO_CONFIGr, instance, rv)

#define READ_DDRC16_COMMON_LDO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_LDO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_COMMON_LDO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_LDO_CONFIGr, instance, rv)

#define READ_DDRC16_COMMON_MACRO_RESERVED_REGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_DDRC16_COMMON_MACRO_RESERVED_REGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_MACRO_RESERVED_REGr, instance, rv)

#define READ_DDRC16_COMMON_MAX_VDL_CKr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_MAX_VDL_CKr, instance, rvp)
#define WRITE_DDRC16_COMMON_MAX_VDL_CKr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_MAX_VDL_CKr, instance, rv)

#define READ_DDRC16_COMMON_RESCAL_INIT_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_RESCAL_INIT_CONFIGr, instance, rvp)
#define WRITE_DDRC16_COMMON_RESCAL_INIT_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_RESCAL_INIT_CONFIGr, instance, rv)

#define READ_DDRC16_COMMON_RESCAL_OPERATION_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_RESCAL_OPERATION_CONFIGr, instance, rvp)
#define WRITE_DDRC16_COMMON_RESCAL_OPERATION_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_RESCAL_OPERATION_CONFIGr, instance, rv)

#define READ_DDRC16_COMMON_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_DDRC16_COMMON_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_DDRC16_COMMON_STATUS_RESCALr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_COMMON_STATUS_RESCALr, instance, rvp)
#define WRITE_DDRC16_COMMON_STATUS_RESCALr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_COMMON_STATUS_RESCALr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_INITIALIZERr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_INITIALIZERr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_INITIALIZERr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_INITIALIZERr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_MODIFIERr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_MODIFIERr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_MODIFIERr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_DDR4_REN_FIFO_CENTRAL_MODIFIERr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_FREQ_CNTR_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_FREQ_CNTR_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_INPUT_SHIFT_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_INPUT_SHIFT_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_READ_CLOCK_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_READ_CLOCK_CONFIGr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_READ_CLOCK_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_READ_CLOCK_CONFIGr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_READ_FIFO_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_READ_FIFO_CTRLr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_READ_FIFO_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_READ_FIFO_CTRLr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_RESERVED_REGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_RESERVED_REGr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_RESERVED_REGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_RESERVED_REGr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_RESET_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_RESET_CTRLr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_RESET_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_RESET_CTRLr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_REVISIONr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_REVISIONr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_REVISIONr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_REVISIONr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_DDRC16_CONTROL_REGS_WRITE_FIFO_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_WRITE_FIFO_CTRLr, instance, rvp)
#define WRITE_DDRC16_CONTROL_REGS_WRITE_FIFO_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_CONTROL_REGS_WRITE_FIFO_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_CDR_N_VDL_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_CDR_N_VDL_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_CDR_OPERATION_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_CDR_OPERATION_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_CDR_P_VDL_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_CDR_P_VDL_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_CDR_TIMING_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_TIMING_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_CDR_TIMING_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_TIMING_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_CDR_TRACK_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_TRACK_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_CDR_TRACK_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_TRACK_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_CDR_UPDATE_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_CDR_UPDATE_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_CDR_VDL_CAP_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_CDR_VDL_CAP_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_DATA_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DATA_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_DATA_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DATA_IO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_DDR4_READ_MAX_VDL_FSMr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_READ_MAX_VDL_FSMr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_DDR4_READ_MAX_VDL_FSMr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_READ_MAX_VDL_FSMr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_DDR4_REN_FIFO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_FIFO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_DDR4_REN_FIFO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_FIFO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_DDR4_REN_GEN_ERR_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_GEN_ERR_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_DDR4_REN_GEN_ERR_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_GEN_ERR_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_DDR4_REN_STRETCH_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_STRETCH_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_DDR4_REN_STRETCH_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DDR4_REN_STRETCH_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_DQS_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DQS_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_DQS_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_DQS_IO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_GDDR5_READ_ALIGNMENT_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_GDDR5_READ_ALIGNMENT_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_GDDR5_READ_ALIGNMENT_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_GDDR5_READ_ALIGNMENT_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_GDDR5_READ_FSM_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_GDDR5_READ_FSM_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_GDDR5_READ_FSM_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_GDDR5_READ_FSM_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_LDO_R_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_LDO_R_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_LDO_R_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_LDO_R_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_LDO_W_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_LDO_W_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_LDO_W_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_LDO_W_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_MACRO_RESERVED_REGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_MACRO_RESERVED_REGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_MACRO_RESERVED_REGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQSDNr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSDNr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQSDNr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSDNr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQSDPr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSDPr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQSDPr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSDPr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQSENr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSENr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQSENr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSENr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQSEPr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSEPr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQSEPr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQSEPr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQS_MASTER_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQS_MASTER_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MAX_VDL_DQS_MASTER_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MAX_VDL_DQS_MASTER_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT0r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT0r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT4r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT4r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT5r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT5r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT6r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT6r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT7r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_BIT7r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_DBIr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_DBIr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_DBIr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_DBIr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_READ_MIN_VDL_EDCr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_EDCr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_READ_MIN_VDL_EDCr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_READ_MIN_VDL_EDCr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_CDR_N_VDLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_N_VDLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_CDR_N_VDLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_N_VDLr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_CDR_OPERATIONr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_CDR_OPERATIONr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_CDR_P_VDLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_P_VDLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_CDR_P_VDLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_P_VDLr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_CDR_TIMINGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_TIMINGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_CDR_TIMINGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_CDR_TIMINGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_CTRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_CTRr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_CTRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_CTRr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_PTRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_PTRr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_PTRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_FIFO_PTRr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACHr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACHr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACHr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACHr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR1r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR2r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_ERR3r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_RCMD_IDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_RCMD_IDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_RCMD_IDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RCMD_MACH_RCMD_IDr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_RDATA_FIFOr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RDATA_FIFOr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_RDATA_FIFOr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_RDATA_FIFOr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_REN_FIFOr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_FIFOr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_REN_FIFOr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_FIFOr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR1r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_ERR2r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_DDR4_REN_GEN_RCMD_IDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_RCMD_IDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_DDR4_REN_GEN_RCMD_IDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_DDR4_REN_GEN_RCMD_IDr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERRORr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERRORr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERRORr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERRORr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_GDDR5_FIFO_POINTERSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_FIFO_POINTERSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_GDDR5_FIFO_POINTERSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_GDDR5_FIFO_POINTERSr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_STATUS_WRITE_LEVELINGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_STATUS_WRITE_LEVELINGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_VREF_DAC_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_VREF_DAC_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_VREF_DAC_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_LEVELING_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_LEVELING_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MAX_VDL_DATAr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MAX_VDL_DATAr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MAX_VDL_DQSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DQSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MAX_VDL_DQSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MAX_VDL_DQSr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT0r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT0r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT4r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT4r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT5r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT5r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT6r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT6r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT7r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_BIT7r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_DBIr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_DBIr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_DBIr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_DBIr, instance, rv)

#define READ_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_EDCr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE0_WRITE_MIN_VDL_EDCr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_CDR_N_VDL_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_CDR_N_VDL_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_CDR_OPERATION_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_CDR_OPERATION_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_CDR_P_VDL_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_CDR_P_VDL_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_CDR_TIMING_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_TIMING_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_CDR_TIMING_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_TIMING_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_CDR_TRACK_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_TRACK_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_CDR_TRACK_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_TRACK_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_CDR_UPDATE_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_CDR_UPDATE_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_CDR_VDL_CAP_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_CDR_VDL_CAP_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_DATA_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DATA_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_DATA_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DATA_IO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_DDR4_READ_MAX_VDL_FSMr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_READ_MAX_VDL_FSMr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_DDR4_READ_MAX_VDL_FSMr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_READ_MAX_VDL_FSMr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_DDR4_REN_FIFO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_FIFO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_DDR4_REN_FIFO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_FIFO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_DDR4_REN_GEN_ERR_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_GEN_ERR_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_DDR4_REN_GEN_ERR_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_GEN_ERR_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_DDR4_REN_STRETCH_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_STRETCH_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_DDR4_REN_STRETCH_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DDR4_REN_STRETCH_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_DQS_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DQS_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_DQS_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_DQS_IO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_GDDR5_READ_ALIGNMENT_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_GDDR5_READ_ALIGNMENT_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_GDDR5_READ_ALIGNMENT_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_GDDR5_READ_ALIGNMENT_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_GDDR5_READ_FSM_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_GDDR5_READ_FSM_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_GDDR5_READ_FSM_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_GDDR5_READ_FSM_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_LDO_R_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_LDO_R_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_LDO_R_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_LDO_R_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_LDO_W_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_LDO_W_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_LDO_W_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_LDO_W_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_MACRO_RESERVED_REGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_MACRO_RESERVED_REGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_MACRO_RESERVED_REGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQSDNr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSDNr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQSDNr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSDNr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQSDPr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSDPr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQSDPr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSDPr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQSENr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSENr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQSENr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSENr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQSEPr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSEPr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQSEPr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQSEPr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQS_MASTER_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQS_MASTER_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MAX_VDL_DQS_MASTER_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MAX_VDL_DQS_MASTER_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT0r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT0r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT4r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT4r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT5r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT5r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT6r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT6r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT7r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_BIT7r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_DBIr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_DBIr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_DBIr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_DBIr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_READ_MIN_VDL_EDCr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_EDCr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_READ_MIN_VDL_EDCr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_READ_MIN_VDL_EDCr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_CDR_N_VDLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_N_VDLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_CDR_N_VDLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_N_VDLr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_CDR_OPERATIONr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_CDR_OPERATIONr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_CDR_P_VDLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_P_VDLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_CDR_P_VDLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_P_VDLr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_CDR_TIMINGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_TIMINGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_CDR_TIMINGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_CDR_TIMINGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_CTRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_CTRr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_CTRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_CTRr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_PTRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_PTRr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_PTRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_FIFO_PTRr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACHr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACHr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACHr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACHr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR1r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR2r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_ERR3r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_RCMD_IDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_RCMD_IDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_RCMD_IDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RCMD_MACH_RCMD_IDr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_RDATA_FIFOr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RDATA_FIFOr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_RDATA_FIFOr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_RDATA_FIFOr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_REN_FIFOr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_FIFOr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_REN_FIFOr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_FIFOr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR1r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_ERR2r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_DDR4_REN_GEN_RCMD_IDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_RCMD_IDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_DDR4_REN_GEN_RCMD_IDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_DDR4_REN_GEN_RCMD_IDr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERRORr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERRORr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERRORr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERRORr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_GDDR5_FIFO_POINTERSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_FIFO_POINTERSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_GDDR5_FIFO_POINTERSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_GDDR5_FIFO_POINTERSr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_STATUS_WRITE_LEVELINGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_STATUS_WRITE_LEVELINGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_VREF_DAC_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_VREF_DAC_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_VREF_DAC_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_LEVELING_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_LEVELING_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MAX_VDL_DATAr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MAX_VDL_DATAr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MAX_VDL_DQSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DQSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MAX_VDL_DQSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MAX_VDL_DQSr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT0r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT0r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT4r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT4r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT5r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT5r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT6r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT6r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT7r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_BIT7r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_DBIr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_DBIr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_DBIr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_DBIr, instance, rv)

#define READ_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_EDCr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE1_WRITE_MIN_VDL_EDCr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_CDR_N_VDL_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_CDR_N_VDL_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_CDR_OPERATION_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_CDR_OPERATION_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_CDR_P_VDL_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_CDR_P_VDL_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_CDR_TIMING_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_TIMING_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_CDR_TIMING_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_TIMING_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_CDR_TRACK_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_TRACK_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_CDR_TRACK_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_TRACK_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_CDR_UPDATE_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_CDR_UPDATE_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_CDR_VDL_CAP_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_CDR_VDL_CAP_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_DATA_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DATA_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_DATA_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DATA_IO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_DDR4_READ_MAX_VDL_FSMr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_READ_MAX_VDL_FSMr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_DDR4_READ_MAX_VDL_FSMr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_READ_MAX_VDL_FSMr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_DDR4_REN_FIFO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_FIFO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_DDR4_REN_FIFO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_FIFO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_DDR4_REN_GEN_ERR_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_GEN_ERR_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_DDR4_REN_GEN_ERR_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_GEN_ERR_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_DDR4_REN_STRETCH_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_STRETCH_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_DDR4_REN_STRETCH_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DDR4_REN_STRETCH_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_DQS_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DQS_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_DQS_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_DQS_IO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_GDDR5_READ_ALIGNMENT_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_GDDR5_READ_ALIGNMENT_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_GDDR5_READ_ALIGNMENT_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_GDDR5_READ_ALIGNMENT_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_GDDR5_READ_FSM_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_GDDR5_READ_FSM_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_GDDR5_READ_FSM_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_GDDR5_READ_FSM_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_LDO_R_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_LDO_R_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_LDO_R_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_LDO_R_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_LDO_W_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_LDO_W_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_LDO_W_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_LDO_W_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_MACRO_RESERVED_REGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_MACRO_RESERVED_REGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_MACRO_RESERVED_REGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQSDNr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSDNr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQSDNr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSDNr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQSDPr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSDPr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQSDPr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSDPr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQSENr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSENr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQSENr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSENr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQSEPr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSEPr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQSEPr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQSEPr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQS_MASTER_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQS_MASTER_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MAX_VDL_DQS_MASTER_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MAX_VDL_DQS_MASTER_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT0r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT0r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT4r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT4r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT5r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT5r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT6r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT6r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT7r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_BIT7r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_DBIr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_DBIr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_DBIr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_DBIr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_READ_MIN_VDL_EDCr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_EDCr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_READ_MIN_VDL_EDCr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_READ_MIN_VDL_EDCr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_CDR_N_VDLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_N_VDLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_CDR_N_VDLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_N_VDLr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_CDR_OPERATIONr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_CDR_OPERATIONr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_CDR_P_VDLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_P_VDLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_CDR_P_VDLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_P_VDLr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_CDR_TIMINGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_TIMINGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_CDR_TIMINGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_CDR_TIMINGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_CTRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_CTRr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_CTRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_CTRr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_PTRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_PTRr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_PTRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_FIFO_PTRr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACHr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACHr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACHr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACHr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR1r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR2r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_ERR3r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_RCMD_IDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_RCMD_IDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_RCMD_IDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RCMD_MACH_RCMD_IDr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_RDATA_FIFOr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RDATA_FIFOr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_RDATA_FIFOr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_RDATA_FIFOr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_REN_FIFOr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_FIFOr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_REN_FIFOr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_FIFOr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR1r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_ERR2r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_DDR4_REN_GEN_RCMD_IDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_RCMD_IDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_DDR4_REN_GEN_RCMD_IDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_DDR4_REN_GEN_RCMD_IDr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERRORr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERRORr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERRORr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERRORr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_GDDR5_FIFO_POINTERSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_FIFO_POINTERSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_GDDR5_FIFO_POINTERSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_GDDR5_FIFO_POINTERSr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_STATUS_WRITE_LEVELINGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_STATUS_WRITE_LEVELINGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_VREF_DAC_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_VREF_DAC_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_VREF_DAC_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_LEVELING_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_LEVELING_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MAX_VDL_DATAr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MAX_VDL_DATAr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MAX_VDL_DQSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DQSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MAX_VDL_DQSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MAX_VDL_DQSr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT0r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT0r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT4r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT4r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT5r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT5r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT6r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT6r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT7r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_BIT7r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_DBIr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_DBIr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_DBIr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_DBIr, instance, rv)

#define READ_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_EDCr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE2_WRITE_MIN_VDL_EDCr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_CDR_N_VDL_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_CDR_N_VDL_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_CDR_OPERATION_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_CDR_OPERATION_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_CDR_P_VDL_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_CDR_P_VDL_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_CDR_TIMING_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_TIMING_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_CDR_TIMING_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_TIMING_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_CDR_TRACK_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_TRACK_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_CDR_TRACK_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_TRACK_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_CDR_UPDATE_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_CDR_UPDATE_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_CDR_VDL_CAP_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_CDR_VDL_CAP_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_DATA_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DATA_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_DATA_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DATA_IO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_DDR4_READ_MAX_VDL_FSMr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_READ_MAX_VDL_FSMr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_DDR4_READ_MAX_VDL_FSMr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_READ_MAX_VDL_FSMr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_DDR4_REN_FIFO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_FIFO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_DDR4_REN_FIFO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_FIFO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_DDR4_REN_GEN_ERR_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_GEN_ERR_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_DDR4_REN_GEN_ERR_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_GEN_ERR_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_DDR4_REN_STRETCH_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_STRETCH_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_DDR4_REN_STRETCH_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DDR4_REN_STRETCH_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_DQS_IO_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DQS_IO_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_DQS_IO_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_DQS_IO_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_GDDR5_READ_ALIGNMENT_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_GDDR5_READ_ALIGNMENT_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_GDDR5_READ_ALIGNMENT_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_GDDR5_READ_ALIGNMENT_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_GDDR5_READ_FSM_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_GDDR5_READ_FSM_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_GDDR5_READ_FSM_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_GDDR5_READ_FSM_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_LDO_R_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_LDO_R_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_LDO_R_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_LDO_R_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_LDO_W_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_LDO_W_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_LDO_W_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_LDO_W_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_MACRO_RESERVED_REGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_MACRO_RESERVED_REGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_MACRO_RESERVED_REGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQSDNr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSDNr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQSDNr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSDNr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQSDPr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSDPr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQSDPr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSDPr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQSENr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSENr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQSENr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSENr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQSEPr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSEPr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQSEPr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQSEPr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQS_MASTER_CTRLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQS_MASTER_CTRLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MAX_VDL_DQS_MASTER_CTRLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MAX_VDL_DQS_MASTER_CTRLr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT0r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT0r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT4r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT4r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT5r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT5r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT6r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT6r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT7r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_BIT7r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_DBIr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_DBIr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_DBIr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_DBIr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_READ_MIN_VDL_EDCr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_EDCr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_READ_MIN_VDL_EDCr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_READ_MIN_VDL_EDCr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_CDR_N_VDLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_N_VDLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_CDR_N_VDLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_N_VDLr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_CDR_OPERATIONr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_CDR_OPERATIONr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_CDR_P_VDLr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_P_VDLr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_CDR_P_VDLr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_P_VDLr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_CDR_TIMINGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_TIMINGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_CDR_TIMINGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_CDR_TIMINGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_CTRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_CTRr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_CTRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_CTRr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_PTRr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_PTRr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_PTRr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_FIFO_PTRr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACHr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACHr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACHr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACHr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR1r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR2r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_ERR3r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_RCMD_IDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_RCMD_IDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_RCMD_IDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RCMD_MACH_RCMD_IDr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_RDATA_FIFOr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RDATA_FIFOr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_RDATA_FIFOr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_RDATA_FIFOr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_REN_FIFOr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_FIFOr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_REN_FIFOr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_FIFOr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR1r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_ERR2r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_DDR4_REN_GEN_RCMD_IDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_RCMD_IDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_DDR4_REN_GEN_RCMD_IDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_DDR4_REN_GEN_RCMD_IDr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERRORr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERRORr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERRORr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERRORr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_STATESr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_ERROR_VALIDSr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_STATESr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_DATA_VALID_GEN_LAST_VALIDSr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_GDDR5_FIFO_POINTERSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_FIFO_POINTERSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_GDDR5_FIFO_POINTERSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_GDDR5_FIFO_POINTERSr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_STATUS_WRITE_LEVELINGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_STATUS_WRITE_LEVELINGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_VREF_DAC_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_VREF_DAC_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_VREF_DAC_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_LEVELING_CONFIGr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_LEVELING_CONFIGr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MAX_VDL_DATAr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MAX_VDL_DATAr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MAX_VDL_DQSr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DQSr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MAX_VDL_DQSr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MAX_VDL_DQSr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT0r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT0r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT1r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT1r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT2r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT2r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT3r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT3r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT4r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT4r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT5r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT5r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT6r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT6r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT7r(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_BIT7r(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_DBIr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_DBIr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_DBIr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_DBIr, instance, rv)

#define READ_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_EDCr(unit, instance, rvp) \
        soc_phy_ddrc16_reg32_read(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr, instance, rvp)
#define WRITE_DDRC16_DQ_BYTE3_WRITE_MIN_VDL_EDCr(unit, instance, rv) \
        soc_phy_ddrc16_reg32_write(unit, SOC_PHY_DDRC16_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr, instance, rv)

#endif /* _SOC_PHY_DDRC16_H */
