// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition"

// DATE "04/14/2024 15:34:10"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MOTOR_PWM_test (
	CLOCK_50,
	HEX0_N,
	KEY_N,
	SW,
	GPIO_0);
input 	CLOCK_50;
output 	[6:0] HEX0_N;
input 	[3:0] KEY_N;
input 	[9:0] SW;
inout 	[35:0] GPIO_0;

// Design Ports Information
// HEX0_N[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0_N[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0_N[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0_N[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0_N[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0_N[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0_N[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY_N[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_N[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_N[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_N[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY_N[1]~input_o ;
wire \KEY_N[2]~input_o ;
wire \KEY_N[3]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \clk_divisor|Add1~85_sumout ;
wire \KEY_N[0]~input_o ;
wire \clk_divisor|Add1~86 ;
wire \clk_divisor|Add1~93_sumout ;
wire \clk_divisor|Add1~94 ;
wire \clk_divisor|Add1~89_sumout ;
wire \clk_divisor|count[2]~DUPLICATE_q ;
wire \clk_divisor|Add1~90 ;
wire \clk_divisor|Add1~5_sumout ;
wire \clk_divisor|count[4]~DUPLICATE_q ;
wire \clk_divisor|Add1~6 ;
wire \clk_divisor|Add1~1_sumout ;
wire \clk_divisor|Equal0~0_combout ;
wire \clk_divisor|Add1~2 ;
wire \clk_divisor|Add1~29_sumout ;
wire \clk_divisor|Add1~30 ;
wire \clk_divisor|Add1~25_sumout ;
wire \clk_divisor|Add1~26 ;
wire \clk_divisor|Add1~21_sumout ;
wire \clk_divisor|Add1~22 ;
wire \clk_divisor|Add1~17_sumout ;
wire \clk_divisor|Add1~18 ;
wire \clk_divisor|Add1~13_sumout ;
wire \clk_divisor|count[9]~DUPLICATE_q ;
wire \clk_divisor|Add1~14 ;
wire \clk_divisor|Add1~9_sumout ;
wire \clk_divisor|Add1~10 ;
wire \clk_divisor|Add1~53_sumout ;
wire \clk_divisor|Add1~54 ;
wire \clk_divisor|Add1~49_sumout ;
wire \clk_divisor|Add1~50 ;
wire \clk_divisor|Add1~45_sumout ;
wire \clk_divisor|count[13]~DUPLICATE_q ;
wire \clk_divisor|Add1~46 ;
wire \clk_divisor|Add1~41_sumout ;
wire \clk_divisor|count[14]~DUPLICATE_q ;
wire \clk_divisor|Add1~42 ;
wire \clk_divisor|Add1~37_sumout ;
wire \clk_divisor|Add1~38 ;
wire \clk_divisor|Add1~33_sumout ;
wire \clk_divisor|Equal0~2_combout ;
wire \clk_divisor|Equal0~1_combout ;
wire \clk_divisor|count[17]~DUPLICATE_q ;
wire \clk_divisor|Add1~34 ;
wire \clk_divisor|Add1~77_sumout ;
wire \clk_divisor|Add1~78 ;
wire \clk_divisor|Add1~73_sumout ;
wire \clk_divisor|Add1~74 ;
wire \clk_divisor|Add1~69_sumout ;
wire \clk_divisor|Add1~70 ;
wire \clk_divisor|Add1~65_sumout ;
wire \clk_divisor|Add1~66 ;
wire \clk_divisor|Add1~61_sumout ;
wire \clk_divisor|count[21]~DUPLICATE_q ;
wire \clk_divisor|Add1~62 ;
wire \clk_divisor|Add1~57_sumout ;
wire \clk_divisor|Equal0~3_combout ;
wire \clk_divisor|Add1~58 ;
wire \clk_divisor|Add1~97_sumout ;
wire \clk_divisor|count[23]~feeder_combout ;
wire \clk_divisor|Add1~98 ;
wire \clk_divisor|Add1~125_sumout ;
wire \clk_divisor|Add1~126 ;
wire \clk_divisor|Add1~121_sumout ;
wire \clk_divisor|count[25]~DUPLICATE_q ;
wire \clk_divisor|Add1~122 ;
wire \clk_divisor|Add1~117_sumout ;
wire \clk_divisor|Add1~118 ;
wire \clk_divisor|Add1~113_sumout ;
wire \clk_divisor|Add1~114 ;
wire \clk_divisor|Add1~109_sumout ;
wire \clk_divisor|Add1~110 ;
wire \clk_divisor|Add1~105_sumout ;
wire \clk_divisor|count[29]~DUPLICATE_q ;
wire \clk_divisor|Add1~106 ;
wire \clk_divisor|Add1~101_sumout ;
wire \clk_divisor|Add1~102 ;
wire \clk_divisor|Add1~81_sumout ;
wire \clk_divisor|count[31]~DUPLICATE_q ;
wire \clk_divisor|Equal0~4_combout ;
wire \clk_divisor|Equal0~5_combout ;
wire \clk_divisor|Equal0~6_combout ;
wire \clk_divisor|internal~0_combout ;
wire \clk_divisor|internal~feeder_combout ;
wire \clk_divisor|internal~q ;
wire \PWM|Add1~13_sumout ;
wire \PWM|Add1~6 ;
wire \PWM|Add1~33_sumout ;
wire \PWM|Add1~34 ;
wire \PWM|Add1~29_sumout ;
wire \PWM|clk_cnt[4]~DUPLICATE_q ;
wire \PWM|Add1~30 ;
wire \PWM|Add1~25_sumout ;
wire \PWM|Add1~26 ;
wire \PWM|Add1~21_sumout ;
wire \PWM|Add1~22 ;
wire \PWM|Add1~57_sumout ;
wire \PWM|Add1~58 ;
wire \PWM|Add1~53_sumout ;
wire \PWM|Add1~54 ;
wire \PWM|Add1~49_sumout ;
wire \PWM|Add1~50 ;
wire \PWM|Add1~45_sumout ;
wire \PWM|clk_cnt[10]~DUPLICATE_q ;
wire \PWM|Add1~46 ;
wire \PWM|Add1~41_sumout ;
wire \PWM|Add1~42 ;
wire \PWM|Add1~37_sumout ;
wire \PWM|Add1~38 ;
wire \PWM|Add1~81_sumout ;
wire \PWM|Add1~82 ;
wire \PWM|Add1~77_sumout ;
wire \PWM|Add1~78 ;
wire \PWM|Add1~117_sumout ;
wire \PWM|Add1~118 ;
wire \PWM|Add1~73_sumout ;
wire \PWM|Add1~74 ;
wire \PWM|Add1~69_sumout ;
wire \PWM|Add1~70 ;
wire \PWM|Add1~65_sumout ;
wire \PWM|clk_cnt[18]~DUPLICATE_q ;
wire \PWM|Add1~66 ;
wire \PWM|Add1~61_sumout ;
wire \PWM|Add1~62 ;
wire \PWM|Add1~17_sumout ;
wire \PWM|Add1~18 ;
wire \PWM|Add1~125_sumout ;
wire \PWM|Add1~126 ;
wire \PWM|Add1~121_sumout ;
wire \PWM|Add1~122 ;
wire \PWM|Add1~85_sumout ;
wire \PWM|Add1~86 ;
wire \PWM|Add1~113_sumout ;
wire \PWM|clk_cnt[24]~DUPLICATE_q ;
wire \PWM|Add1~114 ;
wire \PWM|Add1~109_sumout ;
wire \PWM|Add1~110 ;
wire \PWM|Add1~105_sumout ;
wire \PWM|Add1~106 ;
wire \PWM|Add1~101_sumout ;
wire \PWM|Add1~102 ;
wire \PWM|Add1~97_sumout ;
wire \PWM|Add1~98 ;
wire \PWM|Add1~93_sumout ;
wire \PWM|Add1~94 ;
wire \PWM|Add1~89_sumout ;
wire \PWM|Add1~90 ;
wire \PWM|Add1~1_sumout ;
wire \PWM|clk_cnt~0_combout ;
wire \PWM|LessThan0~4_combout ;
wire \PWM|LessThan0~3_combout ;
wire \PWM|clk_cnt[13]~DUPLICATE_q ;
wire \PWM|LessThan0~2_combout ;
wire \PWM|clk_cnt[12]~DUPLICATE_q ;
wire \PWM|LessThan0~1_combout ;
wire \PWM|clk_cnt[3]~DUPLICATE_q ;
wire \PWM|LessThan0~0_combout ;
wire \PWM|LessThan0~5_combout ;
wire \PWM|LessThan0~6_combout ;
wire \PWM|clk_cnt~1_combout ;
wire \PWM|Add1~14 ;
wire \PWM|Add1~9_sumout ;
wire \PWM|clk_cnt[1]~DUPLICATE_q ;
wire \PWM|Add1~10 ;
wire \PWM|Add1~5_sumout ;
wire \PWM|clk_cnt[2]~DUPLICATE_q ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \PWM|LessThan1~0_combout ;
wire \PWM|LessThan1~1_combout ;
wire \PWM|pwm_out~q ;
wire [31:0] \PWM|clk_cnt ;
wire [31:0] \clk_divisor|count ;


// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0_N[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[0]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[0]~output .bus_hold = "false";
defparam \HEX0_N[0]~output .open_drain_output = "false";
defparam \HEX0_N[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0_N[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[1]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[1]~output .bus_hold = "false";
defparam \HEX0_N[1]~output .open_drain_output = "false";
defparam \HEX0_N[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0_N[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[2]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[2]~output .bus_hold = "false";
defparam \HEX0_N[2]~output .open_drain_output = "false";
defparam \HEX0_N[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0_N[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[3]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[3]~output .bus_hold = "false";
defparam \HEX0_N[3]~output .open_drain_output = "false";
defparam \HEX0_N[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0_N[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[4]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[4]~output .bus_hold = "false";
defparam \HEX0_N[4]~output .open_drain_output = "false";
defparam \HEX0_N[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0_N[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[5]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[5]~output .bus_hold = "false";
defparam \HEX0_N[5]~output .open_drain_output = "false";
defparam \HEX0_N[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0_N[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[6]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[6]~output .bus_hold = "false";
defparam \HEX0_N[6]~output .open_drain_output = "false";
defparam \HEX0_N[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "false";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "false";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(\PWM|pwm_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "false";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \clk_divisor|Add1~85 (
// Equation(s):
// \clk_divisor|Add1~85_sumout  = SUM(( \clk_divisor|count [0] ) + ( VCC ) + ( !VCC ))
// \clk_divisor|Add1~86  = CARRY(( \clk_divisor|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~85_sumout ),
	.cout(\clk_divisor|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~85 .extended_lut = "off";
defparam \clk_divisor|Add1~85 .lut_mask = 64'h00000000000000FF;
defparam \clk_divisor|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY_N[0]~input (
	.i(KEY_N[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[0]~input_o ));
// synopsys translate_off
defparam \KEY_N[0]~input .bus_hold = "false";
defparam \KEY_N[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y3_N2
dffeas \clk_divisor|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[0] .is_wysiwyg = "true";
defparam \clk_divisor|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N3
cyclonev_lcell_comb \clk_divisor|Add1~93 (
// Equation(s):
// \clk_divisor|Add1~93_sumout  = SUM(( \clk_divisor|count [1] ) + ( GND ) + ( \clk_divisor|Add1~86  ))
// \clk_divisor|Add1~94  = CARRY(( \clk_divisor|count [1] ) + ( GND ) + ( \clk_divisor|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~93_sumout ),
	.cout(\clk_divisor|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~93 .extended_lut = "off";
defparam \clk_divisor|Add1~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \clk_divisor|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[1] .is_wysiwyg = "true";
defparam \clk_divisor|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \clk_divisor|Add1~89 (
// Equation(s):
// \clk_divisor|Add1~89_sumout  = SUM(( \clk_divisor|count[2]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~94  ))
// \clk_divisor|Add1~90  = CARRY(( \clk_divisor|count[2]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~89_sumout ),
	.cout(\clk_divisor|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~89 .extended_lut = "off";
defparam \clk_divisor|Add1~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N7
dffeas \clk_divisor|count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N9
cyclonev_lcell_comb \clk_divisor|Add1~5 (
// Equation(s):
// \clk_divisor|Add1~5_sumout  = SUM(( \clk_divisor|count [3] ) + ( GND ) + ( \clk_divisor|Add1~90  ))
// \clk_divisor|Add1~6  = CARRY(( \clk_divisor|count [3] ) + ( GND ) + ( \clk_divisor|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~5_sumout ),
	.cout(\clk_divisor|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~5 .extended_lut = "off";
defparam \clk_divisor|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N11
dffeas \clk_divisor|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[3] .is_wysiwyg = "true";
defparam \clk_divisor|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N43
dffeas \clk_divisor|count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clk_divisor|Add1~1_sumout ),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \clk_divisor|Add1~1 (
// Equation(s):
// \clk_divisor|Add1~1_sumout  = SUM(( \clk_divisor|count[4]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~6  ))
// \clk_divisor|Add1~2  = CARRY(( \clk_divisor|count[4]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~1_sumout ),
	.cout(\clk_divisor|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~1 .extended_lut = "off";
defparam \clk_divisor|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N44
dffeas \clk_divisor|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clk_divisor|Add1~1_sumout ),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[4] .is_wysiwyg = "true";
defparam \clk_divisor|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N24
cyclonev_lcell_comb \clk_divisor|Equal0~0 (
// Equation(s):
// \clk_divisor|Equal0~0_combout  = ( \clk_divisor|count [3] & ( \clk_divisor|count [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_divisor|count [3]),
	.dataf(!\clk_divisor|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~0 .extended_lut = "off";
defparam \clk_divisor|Equal0~0 .lut_mask = 64'h000000000000FFFF;
defparam \clk_divisor|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N15
cyclonev_lcell_comb \clk_divisor|Add1~29 (
// Equation(s):
// \clk_divisor|Add1~29_sumout  = SUM(( \clk_divisor|count [5] ) + ( GND ) + ( \clk_divisor|Add1~2  ))
// \clk_divisor|Add1~30  = CARRY(( \clk_divisor|count [5] ) + ( GND ) + ( \clk_divisor|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~29_sumout ),
	.cout(\clk_divisor|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~29 .extended_lut = "off";
defparam \clk_divisor|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \clk_divisor|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[5] .is_wysiwyg = "true";
defparam \clk_divisor|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \clk_divisor|Add1~25 (
// Equation(s):
// \clk_divisor|Add1~25_sumout  = SUM(( \clk_divisor|count [6] ) + ( GND ) + ( \clk_divisor|Add1~30  ))
// \clk_divisor|Add1~26  = CARRY(( \clk_divisor|count [6] ) + ( GND ) + ( \clk_divisor|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~25_sumout ),
	.cout(\clk_divisor|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~25 .extended_lut = "off";
defparam \clk_divisor|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N20
dffeas \clk_divisor|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[6] .is_wysiwyg = "true";
defparam \clk_divisor|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N21
cyclonev_lcell_comb \clk_divisor|Add1~21 (
// Equation(s):
// \clk_divisor|Add1~21_sumout  = SUM(( \clk_divisor|count [7] ) + ( GND ) + ( \clk_divisor|Add1~26  ))
// \clk_divisor|Add1~22  = CARRY(( \clk_divisor|count [7] ) + ( GND ) + ( \clk_divisor|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~21_sumout ),
	.cout(\clk_divisor|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~21 .extended_lut = "off";
defparam \clk_divisor|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N22
dffeas \clk_divisor|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[7] .is_wysiwyg = "true";
defparam \clk_divisor|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N24
cyclonev_lcell_comb \clk_divisor|Add1~17 (
// Equation(s):
// \clk_divisor|Add1~17_sumout  = SUM(( \clk_divisor|count [8] ) + ( GND ) + ( \clk_divisor|Add1~22  ))
// \clk_divisor|Add1~18  = CARRY(( \clk_divisor|count [8] ) + ( GND ) + ( \clk_divisor|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~17_sumout ),
	.cout(\clk_divisor|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~17 .extended_lut = "off";
defparam \clk_divisor|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N26
dffeas \clk_divisor|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[8] .is_wysiwyg = "true";
defparam \clk_divisor|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N27
cyclonev_lcell_comb \clk_divisor|Add1~13 (
// Equation(s):
// \clk_divisor|Add1~13_sumout  = SUM(( \clk_divisor|count[9]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~18  ))
// \clk_divisor|Add1~14  = CARRY(( \clk_divisor|count[9]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~13_sumout ),
	.cout(\clk_divisor|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~13 .extended_lut = "off";
defparam \clk_divisor|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N28
dffeas \clk_divisor|count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \clk_divisor|Add1~9 (
// Equation(s):
// \clk_divisor|Add1~9_sumout  = SUM(( \clk_divisor|count [10] ) + ( GND ) + ( \clk_divisor|Add1~14  ))
// \clk_divisor|Add1~10  = CARRY(( \clk_divisor|count [10] ) + ( GND ) + ( \clk_divisor|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~9_sumout ),
	.cout(\clk_divisor|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~9 .extended_lut = "off";
defparam \clk_divisor|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N31
dffeas \clk_divisor|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[10] .is_wysiwyg = "true";
defparam \clk_divisor|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \clk_divisor|Add1~53 (
// Equation(s):
// \clk_divisor|Add1~53_sumout  = SUM(( \clk_divisor|count [11] ) + ( GND ) + ( \clk_divisor|Add1~10  ))
// \clk_divisor|Add1~54  = CARRY(( \clk_divisor|count [11] ) + ( GND ) + ( \clk_divisor|Add1~10  ))

	.dataa(!\clk_divisor|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~53_sumout ),
	.cout(\clk_divisor|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~53 .extended_lut = "off";
defparam \clk_divisor|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N35
dffeas \clk_divisor|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[11] .is_wysiwyg = "true";
defparam \clk_divisor|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N36
cyclonev_lcell_comb \clk_divisor|Add1~49 (
// Equation(s):
// \clk_divisor|Add1~49_sumout  = SUM(( \clk_divisor|count [12] ) + ( GND ) + ( \clk_divisor|Add1~54  ))
// \clk_divisor|Add1~50  = CARRY(( \clk_divisor|count [12] ) + ( GND ) + ( \clk_divisor|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~49_sumout ),
	.cout(\clk_divisor|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~49 .extended_lut = "off";
defparam \clk_divisor|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N38
dffeas \clk_divisor|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[12] .is_wysiwyg = "true";
defparam \clk_divisor|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \clk_divisor|Add1~45 (
// Equation(s):
// \clk_divisor|Add1~45_sumout  = SUM(( \clk_divisor|count[13]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~50  ))
// \clk_divisor|Add1~46  = CARRY(( \clk_divisor|count[13]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~50  ))

	.dataa(!\clk_divisor|count[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~45_sumout ),
	.cout(\clk_divisor|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~45 .extended_lut = "off";
defparam \clk_divisor|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N55
dffeas \clk_divisor|count[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clk_divisor|Add1~45_sumout ),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \clk_divisor|Add1~41 (
// Equation(s):
// \clk_divisor|Add1~41_sumout  = SUM(( \clk_divisor|count[14]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~46  ))
// \clk_divisor|Add1~42  = CARRY(( \clk_divisor|count[14]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~41_sumout ),
	.cout(\clk_divisor|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~41 .extended_lut = "off";
defparam \clk_divisor|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N43
dffeas \clk_divisor|count[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N45
cyclonev_lcell_comb \clk_divisor|Add1~37 (
// Equation(s):
// \clk_divisor|Add1~37_sumout  = SUM(( \clk_divisor|count [15] ) + ( GND ) + ( \clk_divisor|Add1~42  ))
// \clk_divisor|Add1~38  = CARRY(( \clk_divisor|count [15] ) + ( GND ) + ( \clk_divisor|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~37_sumout ),
	.cout(\clk_divisor|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~37 .extended_lut = "off";
defparam \clk_divisor|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \clk_divisor|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[15] .is_wysiwyg = "true";
defparam \clk_divisor|count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N44
dffeas \clk_divisor|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[14] .is_wysiwyg = "true";
defparam \clk_divisor|count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N56
dffeas \clk_divisor|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clk_divisor|Add1~45_sumout ),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[13] .is_wysiwyg = "true";
defparam \clk_divisor|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \clk_divisor|Add1~33 (
// Equation(s):
// \clk_divisor|Add1~33_sumout  = SUM(( \clk_divisor|count [16] ) + ( GND ) + ( \clk_divisor|Add1~38  ))
// \clk_divisor|Add1~34  = CARRY(( \clk_divisor|count [16] ) + ( GND ) + ( \clk_divisor|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~33_sumout ),
	.cout(\clk_divisor|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~33 .extended_lut = "off";
defparam \clk_divisor|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N50
dffeas \clk_divisor|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[16] .is_wysiwyg = "true";
defparam \clk_divisor|count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N15
cyclonev_lcell_comb \clk_divisor|Equal0~2 (
// Equation(s):
// \clk_divisor|Equal0~2_combout  = ( !\clk_divisor|count [13] & ( !\clk_divisor|count [16] & ( (!\clk_divisor|count [15] & (!\clk_divisor|count [12] & (!\clk_divisor|count [14] & !\clk_divisor|count [11]))) ) ) )

	.dataa(!\clk_divisor|count [15]),
	.datab(!\clk_divisor|count [12]),
	.datac(!\clk_divisor|count [14]),
	.datad(!\clk_divisor|count [11]),
	.datae(!\clk_divisor|count [13]),
	.dataf(!\clk_divisor|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~2 .extended_lut = "off";
defparam \clk_divisor|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \clk_divisor|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N29
dffeas \clk_divisor|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[9] .is_wysiwyg = "true";
defparam \clk_divisor|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N30
cyclonev_lcell_comb \clk_divisor|Equal0~1 (
// Equation(s):
// \clk_divisor|Equal0~1_combout  = ( !\clk_divisor|count [10] & ( \clk_divisor|count [7] & ( (\clk_divisor|count [5] & (\clk_divisor|count [6] & (!\clk_divisor|count [9] & !\clk_divisor|count [8]))) ) ) )

	.dataa(!\clk_divisor|count [5]),
	.datab(!\clk_divisor|count [6]),
	.datac(!\clk_divisor|count [9]),
	.datad(!\clk_divisor|count [8]),
	.datae(!\clk_divisor|count [10]),
	.dataf(!\clk_divisor|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~1 .extended_lut = "off";
defparam \clk_divisor|Equal0~1 .lut_mask = 64'h0000000010000000;
defparam \clk_divisor|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N52
dffeas \clk_divisor|count[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[17]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N51
cyclonev_lcell_comb \clk_divisor|Add1~77 (
// Equation(s):
// \clk_divisor|Add1~77_sumout  = SUM(( \clk_divisor|count[17]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~34  ))
// \clk_divisor|Add1~78  = CARRY(( \clk_divisor|count[17]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~77_sumout ),
	.cout(\clk_divisor|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~77 .extended_lut = "off";
defparam \clk_divisor|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N53
dffeas \clk_divisor|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[17] .is_wysiwyg = "true";
defparam \clk_divisor|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \clk_divisor|Add1~73 (
// Equation(s):
// \clk_divisor|Add1~73_sumout  = SUM(( \clk_divisor|count [18] ) + ( GND ) + ( \clk_divisor|Add1~78  ))
// \clk_divisor|Add1~74  = CARRY(( \clk_divisor|count [18] ) + ( GND ) + ( \clk_divisor|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~73_sumout ),
	.cout(\clk_divisor|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~73 .extended_lut = "off";
defparam \clk_divisor|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N56
dffeas \clk_divisor|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[18] .is_wysiwyg = "true";
defparam \clk_divisor|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \clk_divisor|Add1~69 (
// Equation(s):
// \clk_divisor|Add1~69_sumout  = SUM(( \clk_divisor|count [19] ) + ( GND ) + ( \clk_divisor|Add1~74  ))
// \clk_divisor|Add1~70  = CARRY(( \clk_divisor|count [19] ) + ( GND ) + ( \clk_divisor|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~69_sumout ),
	.cout(\clk_divisor|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~69 .extended_lut = "off";
defparam \clk_divisor|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N59
dffeas \clk_divisor|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[19] .is_wysiwyg = "true";
defparam \clk_divisor|count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N5
dffeas \clk_divisor|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[21] .is_wysiwyg = "true";
defparam \clk_divisor|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \clk_divisor|Add1~65 (
// Equation(s):
// \clk_divisor|Add1~65_sumout  = SUM(( \clk_divisor|count [20] ) + ( GND ) + ( \clk_divisor|Add1~70  ))
// \clk_divisor|Add1~66  = CARRY(( \clk_divisor|count [20] ) + ( GND ) + ( \clk_divisor|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~65_sumout ),
	.cout(\clk_divisor|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~65 .extended_lut = "off";
defparam \clk_divisor|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N2
dffeas \clk_divisor|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[20] .is_wysiwyg = "true";
defparam \clk_divisor|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \clk_divisor|Add1~61 (
// Equation(s):
// \clk_divisor|Add1~61_sumout  = SUM(( \clk_divisor|count [21] ) + ( GND ) + ( \clk_divisor|Add1~66  ))
// \clk_divisor|Add1~62  = CARRY(( \clk_divisor|count [21] ) + ( GND ) + ( \clk_divisor|Add1~66  ))

	.dataa(!\clk_divisor|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~61_sumout ),
	.cout(\clk_divisor|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~61 .extended_lut = "off";
defparam \clk_divisor|Add1~61 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N4
dffeas \clk_divisor|count[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[21]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \clk_divisor|Add1~57 (
// Equation(s):
// \clk_divisor|Add1~57_sumout  = SUM(( \clk_divisor|count [22] ) + ( GND ) + ( \clk_divisor|Add1~62  ))
// \clk_divisor|Add1~58  = CARRY(( \clk_divisor|count [22] ) + ( GND ) + ( \clk_divisor|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~57_sumout ),
	.cout(\clk_divisor|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~57 .extended_lut = "off";
defparam \clk_divisor|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N7
dffeas \clk_divisor|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[22] .is_wysiwyg = "true";
defparam \clk_divisor|count[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N0
cyclonev_lcell_comb \clk_divisor|Equal0~3 (
// Equation(s):
// \clk_divisor|Equal0~3_combout  = ( !\clk_divisor|count [22] & ( !\clk_divisor|count [20] & ( (!\clk_divisor|count [17] & (!\clk_divisor|count [19] & (!\clk_divisor|count[21]~DUPLICATE_q  & !\clk_divisor|count [18]))) ) ) )

	.dataa(!\clk_divisor|count [17]),
	.datab(!\clk_divisor|count [19]),
	.datac(!\clk_divisor|count[21]~DUPLICATE_q ),
	.datad(!\clk_divisor|count [18]),
	.datae(!\clk_divisor|count [22]),
	.dataf(!\clk_divisor|count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~3 .extended_lut = "off";
defparam \clk_divisor|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \clk_divisor|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N8
dffeas \clk_divisor|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[2] .is_wysiwyg = "true";
defparam \clk_divisor|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N9
cyclonev_lcell_comb \clk_divisor|Add1~97 (
// Equation(s):
// \clk_divisor|Add1~97_sumout  = SUM(( \clk_divisor|count [23] ) + ( GND ) + ( \clk_divisor|Add1~58  ))
// \clk_divisor|Add1~98  = CARRY(( \clk_divisor|count [23] ) + ( GND ) + ( \clk_divisor|Add1~58  ))

	.dataa(!\clk_divisor|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~97_sumout ),
	.cout(\clk_divisor|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~97 .extended_lut = "off";
defparam \clk_divisor|Add1~97 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N51
cyclonev_lcell_comb \clk_divisor|count[23]~feeder (
// Equation(s):
// \clk_divisor|count[23]~feeder_combout  = ( \clk_divisor|Add1~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_divisor|Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|count[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|count[23]~feeder .extended_lut = "off";
defparam \clk_divisor|count[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clk_divisor|count[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N52
dffeas \clk_divisor|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|count[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[23] .is_wysiwyg = "true";
defparam \clk_divisor|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \clk_divisor|Add1~125 (
// Equation(s):
// \clk_divisor|Add1~125_sumout  = SUM(( \clk_divisor|count [24] ) + ( GND ) + ( \clk_divisor|Add1~98  ))
// \clk_divisor|Add1~126  = CARRY(( \clk_divisor|count [24] ) + ( GND ) + ( \clk_divisor|Add1~98  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~125_sumout ),
	.cout(\clk_divisor|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~125 .extended_lut = "off";
defparam \clk_divisor|Add1~125 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N14
dffeas \clk_divisor|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[24] .is_wysiwyg = "true";
defparam \clk_divisor|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \clk_divisor|Add1~121 (
// Equation(s):
// \clk_divisor|Add1~121_sumout  = SUM(( \clk_divisor|count[25]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~126  ))
// \clk_divisor|Add1~122  = CARRY(( \clk_divisor|count[25]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~121_sumout ),
	.cout(\clk_divisor|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~121 .extended_lut = "off";
defparam \clk_divisor|Add1~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N16
dffeas \clk_divisor|count[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[25]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \clk_divisor|Add1~117 (
// Equation(s):
// \clk_divisor|Add1~117_sumout  = SUM(( \clk_divisor|count [26] ) + ( GND ) + ( \clk_divisor|Add1~122  ))
// \clk_divisor|Add1~118  = CARRY(( \clk_divisor|count [26] ) + ( GND ) + ( \clk_divisor|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~117_sumout ),
	.cout(\clk_divisor|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~117 .extended_lut = "off";
defparam \clk_divisor|Add1~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N20
dffeas \clk_divisor|count[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[26] .is_wysiwyg = "true";
defparam \clk_divisor|count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N21
cyclonev_lcell_comb \clk_divisor|Add1~113 (
// Equation(s):
// \clk_divisor|Add1~113_sumout  = SUM(( \clk_divisor|count [27] ) + ( GND ) + ( \clk_divisor|Add1~118  ))
// \clk_divisor|Add1~114  = CARRY(( \clk_divisor|count [27] ) + ( GND ) + ( \clk_divisor|Add1~118  ))

	.dataa(!\clk_divisor|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~113_sumout ),
	.cout(\clk_divisor|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~113 .extended_lut = "off";
defparam \clk_divisor|Add1~113 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N23
dffeas \clk_divisor|count[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[27] .is_wysiwyg = "true";
defparam \clk_divisor|count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \clk_divisor|Add1~109 (
// Equation(s):
// \clk_divisor|Add1~109_sumout  = SUM(( \clk_divisor|count [28] ) + ( GND ) + ( \clk_divisor|Add1~114  ))
// \clk_divisor|Add1~110  = CARRY(( \clk_divisor|count [28] ) + ( GND ) + ( \clk_divisor|Add1~114  ))

	.dataa(!\clk_divisor|count [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~109_sumout ),
	.cout(\clk_divisor|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~109 .extended_lut = "off";
defparam \clk_divisor|Add1~109 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N26
dffeas \clk_divisor|count[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[28] .is_wysiwyg = "true";
defparam \clk_divisor|count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \clk_divisor|Add1~105 (
// Equation(s):
// \clk_divisor|Add1~105_sumout  = SUM(( \clk_divisor|count[29]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~110  ))
// \clk_divisor|Add1~106  = CARRY(( \clk_divisor|count[29]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~105_sumout ),
	.cout(\clk_divisor|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~105 .extended_lut = "off";
defparam \clk_divisor|Add1~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N28
dffeas \clk_divisor|count[29]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[29]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \clk_divisor|Add1~101 (
// Equation(s):
// \clk_divisor|Add1~101_sumout  = SUM(( \clk_divisor|count [30] ) + ( GND ) + ( \clk_divisor|Add1~106  ))
// \clk_divisor|Add1~102  = CARRY(( \clk_divisor|count [30] ) + ( GND ) + ( \clk_divisor|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~101_sumout ),
	.cout(\clk_divisor|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~101 .extended_lut = "off";
defparam \clk_divisor|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N31
dffeas \clk_divisor|count[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[30] .is_wysiwyg = "true";
defparam \clk_divisor|count[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N35
dffeas \clk_divisor|count[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[31] .is_wysiwyg = "true";
defparam \clk_divisor|count[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N33
cyclonev_lcell_comb \clk_divisor|Add1~81 (
// Equation(s):
// \clk_divisor|Add1~81_sumout  = SUM(( \clk_divisor|count [31] ) + ( GND ) + ( \clk_divisor|Add1~102  ))

	.dataa(!\clk_divisor|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~81 .extended_lut = "off";
defparam \clk_divisor|Add1~81 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N34
dffeas \clk_divisor|count[31]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[31]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N36
cyclonev_lcell_comb \clk_divisor|Equal0~4 (
// Equation(s):
// \clk_divisor|Equal0~4_combout  = ( !\clk_divisor|count [30] & ( !\clk_divisor|count[31]~DUPLICATE_q  & ( (!\clk_divisor|count [2] & (!\clk_divisor|count [23] & (!\clk_divisor|count [1] & \clk_divisor|count [0]))) ) ) )

	.dataa(!\clk_divisor|count [2]),
	.datab(!\clk_divisor|count [23]),
	.datac(!\clk_divisor|count [1]),
	.datad(!\clk_divisor|count [0]),
	.datae(!\clk_divisor|count [30]),
	.dataf(!\clk_divisor|count[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~4 .extended_lut = "off";
defparam \clk_divisor|Equal0~4 .lut_mask = 64'h0080000000000000;
defparam \clk_divisor|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N17
dffeas \clk_divisor|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[25] .is_wysiwyg = "true";
defparam \clk_divisor|count[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N29
dffeas \clk_divisor|count[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[29] .is_wysiwyg = "true";
defparam \clk_divisor|count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \clk_divisor|Equal0~5 (
// Equation(s):
// \clk_divisor|Equal0~5_combout  = ( !\clk_divisor|count [29] & ( !\clk_divisor|count [28] & ( (!\clk_divisor|count [27] & (!\clk_divisor|count [25] & (!\clk_divisor|count [24] & !\clk_divisor|count [26]))) ) ) )

	.dataa(!\clk_divisor|count [27]),
	.datab(!\clk_divisor|count [25]),
	.datac(!\clk_divisor|count [24]),
	.datad(!\clk_divisor|count [26]),
	.datae(!\clk_divisor|count [29]),
	.dataf(!\clk_divisor|count [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~5 .extended_lut = "off";
defparam \clk_divisor|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \clk_divisor|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N57
cyclonev_lcell_comb \clk_divisor|Equal0~6 (
// Equation(s):
// \clk_divisor|Equal0~6_combout  = ( \clk_divisor|Equal0~4_combout  & ( \clk_divisor|Equal0~5_combout  & ( (\clk_divisor|Equal0~0_combout  & (\clk_divisor|Equal0~2_combout  & (\clk_divisor|Equal0~1_combout  & \clk_divisor|Equal0~3_combout ))) ) ) )

	.dataa(!\clk_divisor|Equal0~0_combout ),
	.datab(!\clk_divisor|Equal0~2_combout ),
	.datac(!\clk_divisor|Equal0~1_combout ),
	.datad(!\clk_divisor|Equal0~3_combout ),
	.datae(!\clk_divisor|Equal0~4_combout ),
	.dataf(!\clk_divisor|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~6 .extended_lut = "off";
defparam \clk_divisor|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \clk_divisor|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N18
cyclonev_lcell_comb \clk_divisor|internal~0 (
// Equation(s):
// \clk_divisor|internal~0_combout  = ( !\clk_divisor|Equal0~6_combout  & ( \clk_divisor|internal~q  ) ) # ( \clk_divisor|Equal0~6_combout  & ( !\clk_divisor|internal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_divisor|Equal0~6_combout ),
	.dataf(!\clk_divisor|internal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|internal~0 .extended_lut = "off";
defparam \clk_divisor|internal~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \clk_divisor|internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N6
cyclonev_lcell_comb \clk_divisor|internal~feeder (
// Equation(s):
// \clk_divisor|internal~feeder_combout  = ( \clk_divisor|internal~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_divisor|internal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|internal~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|internal~feeder .extended_lut = "off";
defparam \clk_divisor|internal~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clk_divisor|internal~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N8
dffeas \clk_divisor|internal (
	.clk(\CLOCK_50~input_o ),
	.d(\clk_divisor|internal~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|internal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|internal .is_wysiwyg = "true";
defparam \clk_divisor|internal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \PWM|Add1~13 (
// Equation(s):
// \PWM|Add1~13_sumout  = SUM(( \PWM|clk_cnt [0] ) + ( VCC ) + ( !VCC ))
// \PWM|Add1~14  = CARRY(( \PWM|clk_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\PWM|clk_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~13_sumout ),
	.cout(\PWM|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~13 .extended_lut = "off";
defparam \PWM|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \PWM|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \PWM|clk_cnt[2] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[2] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \PWM|Add1~5 (
// Equation(s):
// \PWM|Add1~5_sumout  = SUM(( \PWM|clk_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~10  ))
// \PWM|Add1~6  = CARRY(( \PWM|clk_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~10  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~5_sumout ),
	.cout(\PWM|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~5 .extended_lut = "off";
defparam \PWM|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \PWM|Add1~33 (
// Equation(s):
// \PWM|Add1~33_sumout  = SUM(( \PWM|clk_cnt [3] ) + ( GND ) + ( \PWM|Add1~6  ))
// \PWM|Add1~34  = CARRY(( \PWM|clk_cnt [3] ) + ( GND ) + ( \PWM|Add1~6  ))

	.dataa(!\PWM|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~33_sumout ),
	.cout(\PWM|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~33 .extended_lut = "off";
defparam \PWM|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \PWM|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \PWM|clk_cnt[3] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[3] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \PWM|Add1~29 (
// Equation(s):
// \PWM|Add1~29_sumout  = SUM(( \PWM|clk_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~34  ))
// \PWM|Add1~30  = CARRY(( \PWM|clk_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~34  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~29_sumout ),
	.cout(\PWM|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~29 .extended_lut = "off";
defparam \PWM|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \PWM|clk_cnt[4]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N15
cyclonev_lcell_comb \PWM|Add1~25 (
// Equation(s):
// \PWM|Add1~25_sumout  = SUM(( \PWM|clk_cnt [5] ) + ( GND ) + ( \PWM|Add1~30  ))
// \PWM|Add1~26  = CARRY(( \PWM|clk_cnt [5] ) + ( GND ) + ( \PWM|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~25_sumout ),
	.cout(\PWM|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~25 .extended_lut = "off";
defparam \PWM|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PWM|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \PWM|clk_cnt[5] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[5] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \PWM|Add1~21 (
// Equation(s):
// \PWM|Add1~21_sumout  = SUM(( \PWM|clk_cnt [6] ) + ( GND ) + ( \PWM|Add1~26  ))
// \PWM|Add1~22  = CARRY(( \PWM|clk_cnt [6] ) + ( GND ) + ( \PWM|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~21_sumout ),
	.cout(\PWM|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~21 .extended_lut = "off";
defparam \PWM|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PWM|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \PWM|clk_cnt[6] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[6] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N21
cyclonev_lcell_comb \PWM|Add1~57 (
// Equation(s):
// \PWM|Add1~57_sumout  = SUM(( \PWM|clk_cnt [7] ) + ( GND ) + ( \PWM|Add1~22  ))
// \PWM|Add1~58  = CARRY(( \PWM|clk_cnt [7] ) + ( GND ) + ( \PWM|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM|clk_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~57_sumout ),
	.cout(\PWM|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~57 .extended_lut = "off";
defparam \PWM|Add1~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \PWM|clk_cnt[7] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[7] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \PWM|Add1~53 (
// Equation(s):
// \PWM|Add1~53_sumout  = SUM(( \PWM|clk_cnt [8] ) + ( GND ) + ( \PWM|Add1~58  ))
// \PWM|Add1~54  = CARRY(( \PWM|clk_cnt [8] ) + ( GND ) + ( \PWM|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM|clk_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~53_sumout ),
	.cout(\PWM|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~53 .extended_lut = "off";
defparam \PWM|Add1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \PWM|clk_cnt[8] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[8] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N27
cyclonev_lcell_comb \PWM|Add1~49 (
// Equation(s):
// \PWM|Add1~49_sumout  = SUM(( \PWM|clk_cnt [9] ) + ( GND ) + ( \PWM|Add1~54  ))
// \PWM|Add1~50  = CARRY(( \PWM|clk_cnt [9] ) + ( GND ) + ( \PWM|Add1~54  ))

	.dataa(!\PWM|clk_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~49_sumout ),
	.cout(\PWM|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~49 .extended_lut = "off";
defparam \PWM|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \PWM|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \PWM|clk_cnt[9] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[9] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \PWM|Add1~45 (
// Equation(s):
// \PWM|Add1~45_sumout  = SUM(( \PWM|clk_cnt[10]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~50  ))
// \PWM|Add1~46  = CARRY(( \PWM|clk_cnt[10]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~50  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~45_sumout ),
	.cout(\PWM|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~45 .extended_lut = "off";
defparam \PWM|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \PWM|clk_cnt[10]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \PWM|Add1~41 (
// Equation(s):
// \PWM|Add1~41_sumout  = SUM(( \PWM|clk_cnt [11] ) + ( GND ) + ( \PWM|Add1~46  ))
// \PWM|Add1~42  = CARRY(( \PWM|clk_cnt [11] ) + ( GND ) + ( \PWM|Add1~46  ))

	.dataa(!\PWM|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~41_sumout ),
	.cout(\PWM|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~41 .extended_lut = "off";
defparam \PWM|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \PWM|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N35
dffeas \PWM|clk_cnt[11] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[11] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \PWM|Add1~37 (
// Equation(s):
// \PWM|Add1~37_sumout  = SUM(( \PWM|clk_cnt [12] ) + ( GND ) + ( \PWM|Add1~42  ))
// \PWM|Add1~38  = CARRY(( \PWM|clk_cnt [12] ) + ( GND ) + ( \PWM|Add1~42  ))

	.dataa(!\PWM|clk_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~37_sumout ),
	.cout(\PWM|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~37 .extended_lut = "off";
defparam \PWM|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \PWM|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N38
dffeas \PWM|clk_cnt[12] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[12] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \PWM|Add1~81 (
// Equation(s):
// \PWM|Add1~81_sumout  = SUM(( \PWM|clk_cnt [13] ) + ( GND ) + ( \PWM|Add1~38  ))
// \PWM|Add1~82  = CARRY(( \PWM|clk_cnt [13] ) + ( GND ) + ( \PWM|Add1~38  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~81_sumout ),
	.cout(\PWM|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~81 .extended_lut = "off";
defparam \PWM|Add1~81 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N40
dffeas \PWM|clk_cnt[13] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[13] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \PWM|Add1~77 (
// Equation(s):
// \PWM|Add1~77_sumout  = SUM(( \PWM|clk_cnt [14] ) + ( GND ) + ( \PWM|Add1~82  ))
// \PWM|Add1~78  = CARRY(( \PWM|clk_cnt [14] ) + ( GND ) + ( \PWM|Add1~82  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~77_sumout ),
	.cout(\PWM|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~77 .extended_lut = "off";
defparam \PWM|Add1~77 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N43
dffeas \PWM|clk_cnt[14] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[14] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \PWM|Add1~117 (
// Equation(s):
// \PWM|Add1~117_sumout  = SUM(( \PWM|clk_cnt [15] ) + ( GND ) + ( \PWM|Add1~78  ))
// \PWM|Add1~118  = CARRY(( \PWM|clk_cnt [15] ) + ( GND ) + ( \PWM|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~117_sumout ),
	.cout(\PWM|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~117 .extended_lut = "off";
defparam \PWM|Add1~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PWM|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N46
dffeas \PWM|clk_cnt[15] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[15] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \PWM|Add1~73 (
// Equation(s):
// \PWM|Add1~73_sumout  = SUM(( \PWM|clk_cnt [16] ) + ( GND ) + ( \PWM|Add1~118  ))
// \PWM|Add1~74  = CARRY(( \PWM|clk_cnt [16] ) + ( GND ) + ( \PWM|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~73_sumout ),
	.cout(\PWM|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~73 .extended_lut = "off";
defparam \PWM|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PWM|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \PWM|clk_cnt[16] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[16] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \PWM|Add1~69 (
// Equation(s):
// \PWM|Add1~69_sumout  = SUM(( \PWM|clk_cnt [17] ) + ( GND ) + ( \PWM|Add1~74  ))
// \PWM|Add1~70  = CARRY(( \PWM|clk_cnt [17] ) + ( GND ) + ( \PWM|Add1~74  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~69_sumout ),
	.cout(\PWM|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~69 .extended_lut = "off";
defparam \PWM|Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N52
dffeas \PWM|clk_cnt[17] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[17] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \PWM|Add1~65 (
// Equation(s):
// \PWM|Add1~65_sumout  = SUM(( \PWM|clk_cnt[18]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~70  ))
// \PWM|Add1~66  = CARRY(( \PWM|clk_cnt[18]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM|clk_cnt[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~65_sumout ),
	.cout(\PWM|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~65 .extended_lut = "off";
defparam \PWM|Add1~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N55
dffeas \PWM|clk_cnt[18]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[18]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \PWM|Add1~61 (
// Equation(s):
// \PWM|Add1~61_sumout  = SUM(( \PWM|clk_cnt [19] ) + ( GND ) + ( \PWM|Add1~66  ))
// \PWM|Add1~62  = CARRY(( \PWM|clk_cnt [19] ) + ( GND ) + ( \PWM|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~61_sumout ),
	.cout(\PWM|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~61 .extended_lut = "off";
defparam \PWM|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PWM|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N58
dffeas \PWM|clk_cnt[19] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[19] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \PWM|Add1~17 (
// Equation(s):
// \PWM|Add1~17_sumout  = SUM(( \PWM|clk_cnt [20] ) + ( GND ) + ( \PWM|Add1~62  ))
// \PWM|Add1~18  = CARRY(( \PWM|clk_cnt [20] ) + ( GND ) + ( \PWM|Add1~62  ))

	.dataa(!\PWM|clk_cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~17_sumout ),
	.cout(\PWM|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~17 .extended_lut = "off";
defparam \PWM|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \PWM|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N1
dffeas \PWM|clk_cnt[20] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[20] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N3
cyclonev_lcell_comb \PWM|Add1~125 (
// Equation(s):
// \PWM|Add1~125_sumout  = SUM(( \PWM|clk_cnt [21] ) + ( GND ) + ( \PWM|Add1~18  ))
// \PWM|Add1~126  = CARRY(( \PWM|clk_cnt [21] ) + ( GND ) + ( \PWM|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM|clk_cnt [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~125_sumout ),
	.cout(\PWM|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~125 .extended_lut = "off";
defparam \PWM|Add1~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N5
dffeas \PWM|clk_cnt[21] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[21] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N6
cyclonev_lcell_comb \PWM|Add1~121 (
// Equation(s):
// \PWM|Add1~121_sumout  = SUM(( \PWM|clk_cnt [22] ) + ( GND ) + ( \PWM|Add1~126  ))
// \PWM|Add1~122  = CARRY(( \PWM|clk_cnt [22] ) + ( GND ) + ( \PWM|Add1~126  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~121_sumout ),
	.cout(\PWM|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~121 .extended_lut = "off";
defparam \PWM|Add1~121 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N8
dffeas \PWM|clk_cnt[22] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[22] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N9
cyclonev_lcell_comb \PWM|Add1~85 (
// Equation(s):
// \PWM|Add1~85_sumout  = SUM(( \PWM|clk_cnt [23] ) + ( GND ) + ( \PWM|Add1~122  ))
// \PWM|Add1~86  = CARRY(( \PWM|clk_cnt [23] ) + ( GND ) + ( \PWM|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM|clk_cnt [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~85_sumout ),
	.cout(\PWM|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~85 .extended_lut = "off";
defparam \PWM|Add1~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N10
dffeas \PWM|clk_cnt[23] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[23] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \PWM|Add1~113 (
// Equation(s):
// \PWM|Add1~113_sumout  = SUM(( \PWM|clk_cnt[24]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~86  ))
// \PWM|Add1~114  = CARRY(( \PWM|clk_cnt[24]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~86  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~113_sumout ),
	.cout(\PWM|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~113 .extended_lut = "off";
defparam \PWM|Add1~113 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N13
dffeas \PWM|clk_cnt[24]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[24]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N15
cyclonev_lcell_comb \PWM|Add1~109 (
// Equation(s):
// \PWM|Add1~109_sumout  = SUM(( \PWM|clk_cnt [25] ) + ( GND ) + ( \PWM|Add1~114  ))
// \PWM|Add1~110  = CARRY(( \PWM|clk_cnt [25] ) + ( GND ) + ( \PWM|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~109_sumout ),
	.cout(\PWM|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~109 .extended_lut = "off";
defparam \PWM|Add1~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PWM|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N17
dffeas \PWM|clk_cnt[25] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[25] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \PWM|Add1~105 (
// Equation(s):
// \PWM|Add1~105_sumout  = SUM(( \PWM|clk_cnt [26] ) + ( GND ) + ( \PWM|Add1~110  ))
// \PWM|Add1~106  = CARRY(( \PWM|clk_cnt [26] ) + ( GND ) + ( \PWM|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~105_sumout ),
	.cout(\PWM|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~105 .extended_lut = "off";
defparam \PWM|Add1~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PWM|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N20
dffeas \PWM|clk_cnt[26] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[26] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N21
cyclonev_lcell_comb \PWM|Add1~101 (
// Equation(s):
// \PWM|Add1~101_sumout  = SUM(( \PWM|clk_cnt [27] ) + ( GND ) + ( \PWM|Add1~106  ))
// \PWM|Add1~102  = CARRY(( \PWM|clk_cnt [27] ) + ( GND ) + ( \PWM|Add1~106  ))

	.dataa(!\PWM|clk_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~101_sumout ),
	.cout(\PWM|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~101 .extended_lut = "off";
defparam \PWM|Add1~101 .lut_mask = 64'h0000FFFF00005555;
defparam \PWM|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N22
dffeas \PWM|clk_cnt[27] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[27] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N24
cyclonev_lcell_comb \PWM|Add1~97 (
// Equation(s):
// \PWM|Add1~97_sumout  = SUM(( \PWM|clk_cnt [28] ) + ( GND ) + ( \PWM|Add1~102  ))
// \PWM|Add1~98  = CARRY(( \PWM|clk_cnt [28] ) + ( GND ) + ( \PWM|Add1~102  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~97_sumout ),
	.cout(\PWM|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~97 .extended_lut = "off";
defparam \PWM|Add1~97 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N25
dffeas \PWM|clk_cnt[28] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[28] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N27
cyclonev_lcell_comb \PWM|Add1~93 (
// Equation(s):
// \PWM|Add1~93_sumout  = SUM(( \PWM|clk_cnt [29] ) + ( GND ) + ( \PWM|Add1~98  ))
// \PWM|Add1~94  = CARRY(( \PWM|clk_cnt [29] ) + ( GND ) + ( \PWM|Add1~98  ))

	.dataa(!\PWM|clk_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~93_sumout ),
	.cout(\PWM|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~93 .extended_lut = "off";
defparam \PWM|Add1~93 .lut_mask = 64'h0000FFFF00005555;
defparam \PWM|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N29
dffeas \PWM|clk_cnt[29] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[29] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \PWM|Add1~89 (
// Equation(s):
// \PWM|Add1~89_sumout  = SUM(( \PWM|clk_cnt [30] ) + ( GND ) + ( \PWM|Add1~94  ))
// \PWM|Add1~90  = CARRY(( \PWM|clk_cnt [30] ) + ( GND ) + ( \PWM|Add1~94  ))

	.dataa(gnd),
	.datab(!\PWM|clk_cnt [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~89_sumout ),
	.cout(\PWM|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~89 .extended_lut = "off";
defparam \PWM|Add1~89 .lut_mask = 64'h0000FFFF00003333;
defparam \PWM|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N32
dffeas \PWM|clk_cnt[30] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[30] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N33
cyclonev_lcell_comb \PWM|Add1~1 (
// Equation(s):
// \PWM|Add1~1_sumout  = SUM(( \PWM|clk_cnt [31] ) + ( GND ) + ( \PWM|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~1 .extended_lut = "off";
defparam \PWM|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PWM|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N54
cyclonev_lcell_comb \PWM|clk_cnt~0 (
// Equation(s):
// \PWM|clk_cnt~0_combout  = ( \PWM|Add1~1_sumout  & ( !\PWM|LessThan0~6_combout  ) )

	.dataa(!\PWM|LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PWM|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|clk_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|clk_cnt~0 .extended_lut = "off";
defparam \PWM|clk_cnt~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \PWM|clk_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N56
dffeas \PWM|clk_cnt[31] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|clk_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[31] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N14
dffeas \PWM|clk_cnt[24] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[24] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \PWM|LessThan0~4 (
// Equation(s):
// \PWM|LessThan0~4_combout  = ( !\PWM|clk_cnt [22] & ( !\PWM|clk_cnt [24] & ( (!\PWM|clk_cnt [25] & (!\PWM|clk_cnt [21] & !\PWM|clk_cnt [15])) ) ) )

	.dataa(!\PWM|clk_cnt [25]),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [21]),
	.datad(!\PWM|clk_cnt [15]),
	.datae(!\PWM|clk_cnt [22]),
	.dataf(!\PWM|clk_cnt [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan0~4 .extended_lut = "off";
defparam \PWM|LessThan0~4 .lut_mask = 64'hA000000000000000;
defparam \PWM|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N36
cyclonev_lcell_comb \PWM|LessThan0~3 (
// Equation(s):
// \PWM|LessThan0~3_combout  = ( !\PWM|clk_cnt [23] & ( !\PWM|clk_cnt [30] & ( (!\PWM|clk_cnt [29] & (!\PWM|clk_cnt [27] & (!\PWM|clk_cnt [26] & !\PWM|clk_cnt [28]))) ) ) )

	.dataa(!\PWM|clk_cnt [29]),
	.datab(!\PWM|clk_cnt [27]),
	.datac(!\PWM|clk_cnt [26]),
	.datad(!\PWM|clk_cnt [28]),
	.datae(!\PWM|clk_cnt [23]),
	.dataf(!\PWM|clk_cnt [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan0~3 .extended_lut = "off";
defparam \PWM|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \PWM|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \PWM|clk_cnt[18] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[18] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N41
dffeas \PWM|clk_cnt[13]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \PWM|LessThan0~2 (
// Equation(s):
// \PWM|LessThan0~2_combout  = ( !\PWM|clk_cnt[13]~DUPLICATE_q  & ( !\PWM|clk_cnt [17] & ( (!\PWM|clk_cnt [19] & (!\PWM|clk_cnt [14] & (!\PWM|clk_cnt [18] & !\PWM|clk_cnt [16]))) ) ) )

	.dataa(!\PWM|clk_cnt [19]),
	.datab(!\PWM|clk_cnt [14]),
	.datac(!\PWM|clk_cnt [18]),
	.datad(!\PWM|clk_cnt [16]),
	.datae(!\PWM|clk_cnt[13]~DUPLICATE_q ),
	.dataf(!\PWM|clk_cnt [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan0~2 .extended_lut = "off";
defparam \PWM|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \PWM|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \PWM|clk_cnt[10] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[10] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N37
dffeas \PWM|clk_cnt[12]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \PWM|LessThan0~1 (
// Equation(s):
// \PWM|LessThan0~1_combout  = ( !\PWM|clk_cnt[12]~DUPLICATE_q  & ( !\PWM|clk_cnt [9] & ( (!\PWM|clk_cnt [7] & (!\PWM|clk_cnt [11] & (!\PWM|clk_cnt [8] & !\PWM|clk_cnt [10]))) ) ) )

	.dataa(!\PWM|clk_cnt [7]),
	.datab(!\PWM|clk_cnt [11]),
	.datac(!\PWM|clk_cnt [8]),
	.datad(!\PWM|clk_cnt [10]),
	.datae(!\PWM|clk_cnt[12]~DUPLICATE_q ),
	.dataf(!\PWM|clk_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan0~1 .extended_lut = "off";
defparam \PWM|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \PWM|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \PWM|clk_cnt[4] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[4] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \PWM|clk_cnt[3]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \PWM|LessThan0~0 (
// Equation(s):
// \PWM|LessThan0~0_combout  = ( !\PWM|clk_cnt [5] & ( !\PWM|clk_cnt [6] & ( (!\PWM|clk_cnt [4] & !\PWM|clk_cnt[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM|clk_cnt [4]),
	.datad(!\PWM|clk_cnt[3]~DUPLICATE_q ),
	.datae(!\PWM|clk_cnt [5]),
	.dataf(!\PWM|clk_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan0~0 .extended_lut = "off";
defparam \PWM|LessThan0~0 .lut_mask = 64'hF000000000000000;
defparam \PWM|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \PWM|LessThan0~5 (
// Equation(s):
// \PWM|LessThan0~5_combout  = ( \PWM|LessThan0~1_combout  & ( \PWM|LessThan0~0_combout  & ( (\PWM|LessThan0~4_combout  & (\PWM|LessThan0~3_combout  & (!\PWM|clk_cnt [20] & \PWM|LessThan0~2_combout ))) ) ) )

	.dataa(!\PWM|LessThan0~4_combout ),
	.datab(!\PWM|LessThan0~3_combout ),
	.datac(!\PWM|clk_cnt [20]),
	.datad(!\PWM|LessThan0~2_combout ),
	.datae(!\PWM|LessThan0~1_combout ),
	.dataf(!\PWM|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan0~5 .extended_lut = "off";
defparam \PWM|LessThan0~5 .lut_mask = 64'h0000000000000010;
defparam \PWM|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \PWM|LessThan0~6 (
// Equation(s):
// \PWM|LessThan0~6_combout  = ( \PWM|LessThan0~5_combout  & ( (\PWM|clk_cnt [2] & (!\PWM|clk_cnt [31] & (\PWM|clk_cnt [0] & \PWM|clk_cnt [1]))) ) ) # ( !\PWM|LessThan0~5_combout  & ( !\PWM|clk_cnt [31] ) )

	.dataa(!\PWM|clk_cnt [2]),
	.datab(!\PWM|clk_cnt [31]),
	.datac(!\PWM|clk_cnt [0]),
	.datad(!\PWM|clk_cnt [1]),
	.datae(gnd),
	.dataf(!\PWM|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan0~6 .extended_lut = "off";
defparam \PWM|LessThan0~6 .lut_mask = 64'hCCCCCCCC00040004;
defparam \PWM|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \PWM|clk_cnt[1] (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[1] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \PWM|clk_cnt~1 (
// Equation(s):
// \PWM|clk_cnt~1_combout  = ( \PWM|clk_cnt [2] & ( \PWM|LessThan0~5_combout  & ( (\PWM|Add1~13_sumout  & ((!\PWM|clk_cnt [0]) # ((!\PWM|clk_cnt [1]) # (\PWM|clk_cnt [31])))) ) ) ) # ( !\PWM|clk_cnt [2] & ( \PWM|LessThan0~5_combout  & ( \PWM|Add1~13_sumout  
// ) ) ) # ( \PWM|clk_cnt [2] & ( !\PWM|LessThan0~5_combout  & ( (\PWM|Add1~13_sumout  & \PWM|clk_cnt [31]) ) ) ) # ( !\PWM|clk_cnt [2] & ( !\PWM|LessThan0~5_combout  & ( (\PWM|Add1~13_sumout  & \PWM|clk_cnt [31]) ) ) )

	.dataa(!\PWM|Add1~13_sumout ),
	.datab(!\PWM|clk_cnt [0]),
	.datac(!\PWM|clk_cnt [1]),
	.datad(!\PWM|clk_cnt [31]),
	.datae(!\PWM|clk_cnt [2]),
	.dataf(!\PWM|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|clk_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|clk_cnt~1 .extended_lut = "off";
defparam \PWM|clk_cnt~1 .lut_mask = 64'h0055005555555455;
defparam \PWM|clk_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \PWM|clk_cnt[0] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\PWM|clk_cnt~1_combout ),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[0] .is_wysiwyg = "true";
defparam \PWM|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_lcell_comb \PWM|Add1~9 (
// Equation(s):
// \PWM|Add1~9_sumout  = SUM(( \PWM|clk_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~14  ))
// \PWM|Add1~10  = CARRY(( \PWM|clk_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \PWM|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM|clk_cnt[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM|Add1~9_sumout ),
	.cout(\PWM|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \PWM|Add1~9 .extended_lut = "off";
defparam \PWM|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N4
dffeas \PWM|clk_cnt[1]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \PWM|clk_cnt[2]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(\PWM|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|clk_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|clk_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PWM|clk_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \PWM|LessThan1~0 (
// Equation(s):
// \PWM|LessThan1~0_combout  = ( \SW[2]~input_o  & ( (!\PWM|clk_cnt [1] & ((!\PWM|clk_cnt [0]) # (\SW[3]~input_o ))) # (\PWM|clk_cnt [1] & (!\PWM|clk_cnt [0] & \SW[3]~input_o )) ) ) # ( !\SW[2]~input_o  & ( (!\PWM|clk_cnt [1] & \SW[3]~input_o ) ) )

	.dataa(!\PWM|clk_cnt [1]),
	.datab(!\PWM|clk_cnt [0]),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan1~0 .extended_lut = "off";
defparam \PWM|LessThan1~0 .lut_mask = 64'h0A0A0A0A8E8E8E8E;
defparam \PWM|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N51
cyclonev_lcell_comb \PWM|LessThan1~1 (
// Equation(s):
// \PWM|LessThan1~1_combout  = ( \PWM|LessThan1~0_combout  & ( !\PWM|clk_cnt [31] & ( (!\PWM|LessThan0~5_combout ) # ((\PWM|clk_cnt[2]~DUPLICATE_q  & !\SW[4]~input_o )) ) ) ) # ( !\PWM|LessThan1~0_combout  & ( !\PWM|clk_cnt [31] & ( 
// ((!\PWM|LessThan0~5_combout ) # (!\SW[4]~input_o )) # (\PWM|clk_cnt[2]~DUPLICATE_q ) ) ) )

	.dataa(!\PWM|clk_cnt[2]~DUPLICATE_q ),
	.datab(!\PWM|LessThan0~5_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\PWM|LessThan1~0_combout ),
	.dataf(!\PWM|clk_cnt [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM|LessThan1~1 .extended_lut = "off";
defparam \PWM|LessThan1~1 .lut_mask = 64'hFDFDDCDC00000000;
defparam \PWM|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N52
dffeas \PWM|pwm_out (
	.clk(\clk_divisor|internal~q ),
	.d(\PWM|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY_N[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM|pwm_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM|pwm_out .is_wysiwyg = "true";
defparam \PWM|pwm_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY_N[1]~input (
	.i(KEY_N[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[1]~input_o ));
// synopsys translate_off
defparam \KEY_N[1]~input .bus_hold = "false";
defparam \KEY_N[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY_N[2]~input (
	.i(KEY_N[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[2]~input_o ));
// synopsys translate_off
defparam \KEY_N[2]~input .bus_hold = "false";
defparam \KEY_N[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY_N[3]~input (
	.i(KEY_N[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[3]~input_o ));
// synopsys translate_off
defparam \KEY_N[3]~input .bus_hold = "false";
defparam \KEY_N[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
