// Seed: 3841297332
program module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = (1);
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1,
    id_4,
    input  tri0 id_2
);
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_11, id_12, id_13, id_14, id_15;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri1 id_1
);
  logic [7:0][1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
