{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 16:02:28 2012 " "Info: Processing started: Tue Jul 17 16:02:28 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase_ctrl -c Phase_ctrl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phase_ctrl -c Phase_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Phase_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Phase_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_ctrl-func " "Info: Found design unit 1: phase_ctrl-func" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 phase_ctrl " "Info: Found entity 1: phase_ctrl" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-func " "Info: Found design unit 1: delay-func" {  } { { "delay.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/delay.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Info: Found entity 1: delay" {  } { { "delay.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/delay.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-func " "Info: Found design unit 1: Decoder-func" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-func " "Info: Found design unit 1: Encoder-func" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Info: Found entity 1: Encoder" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Phase_ctrl " "Info: Elaborating entity \"Phase_ctrl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "start_test Phase_ctrl.vhd(45) " "Warning (10036): Verilog HDL or VHDL warning at Phase_ctrl.vhd(45): object \"start_test\" assigned a value but never read" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:PWM_delay1 " "Info: Elaborating entity \"delay\" for hierarchy \"delay:PWM_delay1\"" {  } { { "Phase_ctrl.vhd" "PWM_delay1" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 165 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "counter_up_reset delay.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at delay.vhd(27): object \"counter_up_reset\" assigned a value but never read" {  } { { "delay.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/delay.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "counter_down_reset delay.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at delay.vhd(27): object \"counter_down_reset\" assigned a value but never read" {  } { { "delay.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/delay.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset delay.vhd(72) " "Warning (10492): VHDL Process Statement warning at delay.vhd(72): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "delay.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/delay.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_up_f delay.vhd(72) " "Warning (10492): VHDL Process Statement warning at delay.vhd(72): signal \"counter_up_f\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "delay.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/delay.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset delay.vhd(81) " "Warning (10492): VHDL Process Statement warning at delay.vhd(81): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "delay.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/delay.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_down_f delay.vhd(81) " "Warning (10492): VHDL Process Statement warning at delay.vhd(81): signal \"counter_down_f\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "delay.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/delay.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:receive " "Info: Elaborating entity \"Decoder\" for hierarchy \"Decoder:receive\"" {  } { { "Phase_ctrl.vhd" "receive" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 227 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:send " "Info: Elaborating entity \"Encoder\" for hierarchy \"Encoder:send\"" {  } { { "Phase_ctrl.vhd" "send" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 251 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Encoder.vhd(30) " "Warning (10492): VHDL Process Statement warning at Encoder.vhd(30): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Encoder:send\|data_temp\[10\] data_in GND " "Warning: Reduced register \"Encoder:send\|data_temp\[10\]\" with stuck data_in port to stuck value GND" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Encoder:send\|data_temp\[11\] data_in GND " "Warning: Reduced register \"Encoder:send\|data_temp\[11\]\" with stuck data_in port to stuck value GND" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Encoder:send\|data_temp\[12\] data_in GND " "Warning: Reduced register \"Encoder:send\|data_temp\[12\]\" with stuck data_in port to stuck value GND" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Encoder:send\|data_temp\[13\] data_in GND " "Warning: Reduced register \"Encoder:send\|data_temp\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Encoder:send\|data_temp\[14\] data_in GND " "Warning: Reduced register \"Encoder:send\|data_temp\[14\]\" with stuck data_in port to stuck value GND" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[5\] " "Warning: The bidir \"io\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[6\] " "Warning: The bidir \"io\[6\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[7\] " "Warning: The bidir \"io\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[8\] " "Warning: The bidir \"io\[8\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[9\] " "Warning: The bidir \"io\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[10\] " "Warning: The bidir \"io\[10\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io\[1\]~3 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus io\[1\]~3 that it feeds" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 35 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io\[2\]~2 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus io\[2\]~2 that it feeds" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 35 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io\[3\]~1 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus io\[3\]~1 that it feeds" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 35 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io\[4\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus io\[4\]~0 that it feeds" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 35 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "io\[1\]~20 " "Warning: Node \"io\[1\]~20\"" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "io\[2\]~21 " "Warning: Node \"io\[2\]~21\"" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "io\[3\]~22 " "Warning: Node \"io\[3\]~22\"" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "io\[4\]~23 " "Warning: Node \"io\[4\]~23\"" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "AD_TriState GND " "Warning: Pin \"AD_TriState\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "AD_STBY GND " "Warning: Pin \"AD_STBY\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rest\[1\] GND " "Warning: Pin \"rest\[1\]\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rest\[2\] GND " "Warning: Pin \"rest\[2\]\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rest\[3\] GND " "Warning: Pin \"rest\[3\]\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rest\[4\] GND " "Warning: Pin \"rest\[4\]\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rest\[5\] GND " "Warning: Pin \"rest\[5\]\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rest\[6\] GND " "Warning: Pin \"rest\[6\]\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rest\[7\] GND " "Warning: Pin \"rest\[7\]\" stuck at GND" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 11 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 81 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "AD_OTR " "Warning: No output dependent on input pin \"AD_OTR\"" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 18 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "669 " "Info: Implemented 669 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "30 " "Info: Implemented 30 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "10 " "Info: Implemented 10 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "593 " "Info: Implemented 593 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 16:02:33 2012 " "Info: Processing ended: Tue Jul 17 16:02:33 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
