<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>control/mmwavelink/dfptest/common/dfptest_config.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_56ea320f36428fc096e6ea8f45d8dae0.html">control</a></li><li class="navelem"><a class="el" href="dir_118ff5efaebde8ab2c0e3042bd5744e3.html">mmwavelink</a></li><li class="navelem"><a class="el" href="dir_2efa026326c089abe44a2033f4286746.html">dfptest</a></li><li class="navelem"><a class="el" href="dir_059ed7936721671dab19c7b3a5f38f46.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dfptest_config.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *   @file  dfptest_config.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   @brief</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *      Header file for DFP test configuration </span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  \par</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  NOTE:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *      (C) Copyright 2019 Texas Instruments, Inc.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef DFPTEST_CONFIG_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define DFPTEST_CONFIG_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;ti/sysbios/knl/Semaphore.h&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* mmwave SDK include files */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/mmwavelink.h&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/dfptest/common/dfptest_config.h&gt;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;ti/control/mmwavelink/dfptest/common/dfptest_monitoring.h&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DFPTEST_MAX_NUM_PROFCFG  4</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DFPTEST_MAX_NUM_CHIRPCFG 20</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DFPTEST_MAX_NUM_BPMCHIRPCFG 20</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DFPTEST_MAX_NUM_PHASESHCFG 2</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define DFPTEST_MAX_NUM_DYNPHASESHCFG 10</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Config settings */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define CQ_NUM_SLICES    13U</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Tx Channel Configuration */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define TX_CHANNEL_1_ENABLE                 (1U &lt;&lt; 0U)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define TX_CHANNEL_2_ENABLE                 (1U &lt;&lt; 1U)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define TX_CHANNEL_3_ENABLE                 (1U &lt;&lt; 2U)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define TX_CHANNEL_1_2_ENABLE               (TX_CHANNEL_1_ENABLE | TX_CHANNEL_2_ENABLE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define TX_CHANNEL_2_3_ENABLE               (TX_CHANNEL_2_ENABLE | TX_CHANNEL_3_ENABLE)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define TX_CHANNEL_1_3_ENABLE               (TX_CHANNEL_1_ENABLE | TX_CHANNEL_3_ENABLE)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define TX_CHANNEL_1_2_3_ENABLE             (TX_CHANNEL_1_ENABLE | TX_CHANNEL_2_ENABLE | TX_CHANNEL_3_ENABLE)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* Rx Channel Configuration */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define RX_CHANNEL_1_ENABLE                 (1U &lt;&lt; 0U)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define RX_CHANNEL_2_ENABLE                 (1U &lt;&lt; 1U)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define RX_CHANNEL_3_ENABLE                 (1U &lt;&lt; 2U)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define RX_CHANNEL_4_ENABLE                 (1U &lt;&lt; 3U)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define RX_CHANNEL_1_2_ENABLE               (RX_CHANNEL_1_ENABLE | RX_CHANNEL_2_ENABLE)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define RX_CHANNEL_1_3_ENABLE               (RX_CHANNEL_1_ENABLE | RX_CHANNEL_3_ENABLE)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define RX_CHANNEL_1_4_ENABLE               (RX_CHANNEL_1_ENABLE | RX_CHANNEL_4_ENABLE)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define RX_CHANNEL_2_3_ENABLE               (RX_CHANNEL_2_ENABLE | RX_CHANNEL_3_ENABLE)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define RX_CHANNEL_2_4_ENABLE               (RX_CHANNEL_2_ENABLE | RX_CHANNEL_4_ENABLE)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define RX_CHANNEL_3_4_ENABLE               (RX_CHANNEL_3_ENABLE | RX_CHANNEL_4_ENABLE)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define RX_CHANNEL_1_2_3_ENABLE             (RX_CHANNEL_1_ENABLE | RX_CHANNEL_2_ENABLE | RX_CHANNEL_3_ENABLE)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define RX_CHANNEL_2_3_4_ENABLE             (RX_CHANNEL_2_ENABLE | RX_CHANNEL_3_ENABLE | RX_CHANNEL_4_ENABLE)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define RX_CHANNEL_1_3_4_ENABLE             (RX_CHANNEL_1_ENABLE | RX_CHANNEL_3_ENABLE | RX_CHANNEL_4_ENABLE)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define RX_CHANNEL_1_2_3_4_ENABLE           (RX_CHANNEL_1_ENABLE | RX_CHANNEL_2_ENABLE | RX_CHANNEL_3_ENABLE | RX_CHANNEL_4_ENABLE)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* ADC Config Settings */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ADC_BITS_12                         (0U)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ADC_BITS_14                         (1U)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC_BITS_16                         (2U)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ADC_FORMAT_REAL                     (0U)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ADC_FORMAT_COMPLEX                  (1U)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ADC_FORMAT_CPMLEX_WITH_IMG_BAND     (2U)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ADC_I_FIRST                         (0U)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define ADC_Q_FIRST                         (1U)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ADC_INTERLEAVED_MODE                (0U)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ADC_NON_INTERLEAVED_MODE            (1U)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* Data Path Configuration */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DATA_PATH_CSI2                      (0U)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define DATA_PATH_LVDS                      (1U)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DATA_PATH_FMT1_SUPRESS              (0U)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DATA_PATH_FMT1_CP_CQ                (1U)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DATA_PATH_FMT1_CQ_CP                (2U)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DATA_PATH_FMT0_ADC_DATA_ONLY        (0U)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DATA_PATH_FMT0_CP_ADC_DATA          (1U)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define DATA_PATH_FMT0_ADC_CP_DATA          (2U)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define DATA_PATH_FMT0_CP_ADC_CQ_DATA       (3U)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DATA_PATH_CQ_FMT_BITS_12            (0U)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DATA_PATH_CQ_FMT_BITS_14            (1U)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DATA_PATH_CQ_FMT_BITS_16            (2U)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* LVDS Clock Configuration */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define LVDS_LANE_CLOCK_SDR                 (0U)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define LVDS_LANE_CLOCK_DDR                 (1U)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define LVDS_ALL_LANE_EN                    (0xFU)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define LVDS_DATA_RATE_900                  (0U)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define LVDS_DATA_RATE_600                  (1U)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define LVDS_DATA_RATE_450                  (2U)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define LVDS_DATA_RATE_400                  (3U)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define LVDS_DATA_RATE_300                  (4U)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define LVDS_DATA_RATE_225                  (5U)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define LVDS_DATA_RATE_150                  (6U)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* LCDS Lane Configuration */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define LVDS_LANE1_DISABLE                  (0U)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define LVDS_LANE1_FORMAT_0                 (1U)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define LVDS_LANE1_FORMAT_1                 (2U)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define LVDS_LANE2_DISABLE                  (0U)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define LVDS_LANE2_FORMAT_0                 (1U)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define LVDS_LANE2_FORMAT_1                 (2U)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define LVDS_LANE3_DISABLE                  (0U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define LVDS_LANE3_FORMAT_0                 (1U)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define LVDS_LANE3_FORMAT_1                 (2U)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define LVDS_LANE4_DISABLE                  (0U)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define LVDS_LANE4_FORMAT_0                 (1U)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define LVDS_LANE4_FORMAT_1                 (2U)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define LVDS_LANE_MSB_FIRST_ENABLE          (1U)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define LVDS_LANE_MSB_FIRST_DISABLE         (0U)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define LVDS_LANE_PACKET_END_PULSE_ENABLE   (1U)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define LVDS_LANE_PACKET_END_PULSE_DISABLE  (0U)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define LVDS_LANE_CRC_ENABLE                (1U)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define LVDS_LANE_CRC_DISABLE               (0U)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LVDS_LANE_TI_MODE_ENABLE            (1U)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LVDS_LANE_TI_MODE_DISABLE           (0U)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Advanced configuration */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define ANA_CHANNEL_COMPLEX_CHAIN           (0U)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define ANA_CHANNEL_REAL_CHAIN              (1U)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define LP_ADC_MODE_REGULAR                 (0U)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define LP_ADC_MODE_LOW_POWER               (1U)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define NOISE_FIGURE_LOW                    (0U)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define NOISE_FIGURE_HIGH                   (1U)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* CHIRP tab settings */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* CHIRP Sub-tab */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define CHIRP_START_FREQ_VAL            (0U)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define CHIRP_FREQ_SLOPE_VAL            (0U)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define CHIRP_IDLE_TIME_VAL             (0U)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define CHIRP_ADC_START_TIME_VAL        (0U)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define CHIRP_TX_CHANNEL                CHIRP_TX_1_2_3_CHANNEL_ENABLE</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* PROFILE Sub-tab */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define PROFILE_HPFCORNER_FREQ1_VAL     CHIRP_HPF1_CORNER_FREQ_175K</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define PROFILE_HPFCORNER_FREQ2_VAL     CHIRP_HPF2_CORNER_FREQ_350K</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define PROFILE_RX_GAIN_VAL             (30U)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define PROFILE_DIGOUT_SAMPLERATE_VAL1  6000U</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define PROFILE_DIGOUT_SAMPLERATE_VAL2  12500U</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define PROFILE_ADC_SAMPLE_VAL          (256U)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define PROFILE_IDLE_TIME_VAL           1000U </span><span class="comment">/* 10 usec */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define PROFILE_IDLE_TIME_VAL_16_98us   1698U</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define PROFILE_IDLE_TIME_VAL_89_41us   8941U</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define PROFILE_RAMP_END_TIME_VAL       6500U </span><span class="comment">/* 65 usec */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define PROFILE_RAMP_END_TIME_VAL_67_04us 6704U</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define PROFILE_START_FREQ_VAL_60GHz    (1497521874U)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define PROFILE_START_FREQ_VAL          (1435384036U)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define PROFILE_START_FREQ_VAL_76_024GHz (1417190077U)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define PROFILE_START_FREQ_VAL_76_5GHz   (1426063360U)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define PROFILE_TXOUT_POWER_BACKOFF     (0U)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define PROFILE_TXPHASESHIFTER_VAL      (0U)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define PROFILE_FREQ_SLOPE_VAL_60GHz    828U</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define PROFILE_FREQ_SLOPE_VAL          621U</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define PROFILE_FREQ_SLOPE_VAL_14001k   290U</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define PROFILE_TX_START_TIME_VAL       0</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define PROFILE_TX_START_TIME_VAL_1us   100U</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define PROFILE_ADC_START_TIME_VAL      600U</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* FRAME Sub-tab */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define FRAME_LOOP_COUNT                (1)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define FRAME_PRIODICITY_VAL            (40000000) </span><span class="comment">/* 200 mSec */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define FRAME_TRIGGER_DELAY_VAL         (0U)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define FRAME_ADC_SAMPLE_NUM            (512U)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* CHIRP Tx Channel Settings */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define CHIRP_TX_1_CHANNEL_ENABLE           (1U &lt;&lt; 0U)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define CHIRP_TX_2_CHANNEL_ENABLE           (1U &lt;&lt; 1U)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define CHIRP_TX_3_CHANNEL_ENABLE           (1U &lt;&lt; 2U)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define CHIRP_TX_1_2_CHANNEL_ENABLE         (CHIRP_TX_1_CHANNEL_ENABLE | CHIRP_TX_2_CHANNEL_ENABLE)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define CHIRP_TX_1_3_CHANNEL_ENABLE         (CHIRP_TX_2_CHANNEL_ENABLE | CHIRP_TX_3_CHANNEL_ENABLE)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define CHIRP_TX_2_3_CHANNEL_ENABLE         (CHIRP_TX_2_CHANNEL_ENABLE | CHIRP_TX_3_CHANNEL_ENABLE)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define CHIRP_TX_1_2_3_CHANNEL_ENABLE       (CHIRP_TX_1_CHANNEL_ENABLE | CHIRP_TX_2_CHANNEL_ENABLE | CHIRP_TX_3_CHANNEL_ENABLE)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* CHIRP Profile Settings */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define CHIRP_HPF1_CORNER_FREQ_175K         (0U)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define CHIRP_HPF1_CORNER_FREQ_235K         (1U)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define CHIRP_HPF1_CORNER_FREQ_350K         (2U)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define CHIRP_HPF1_CORNER_FREQ_700K         (3u)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define CHIRP_HPF2_CORNER_FREQ_350K         (0U)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define CHIRP_HPF2_CORNER_FREQ_700K         (1U)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define CHIRP_HPF2_CORNER_FREQ_1_4M         (2U)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define CHIRP_HPF2_CORNER_FREQ_2_8M         (3U)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define CHIRP_HPF2_CORNER_FREQ_5M           (4U)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define CHIRP_HPF2_CORNER_FREQ_7_5M         (5U)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define CHIRP_HPF2_CORNER_FREQ_10M          (6U)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define CHIRP_HPF2_CORNER_FREQ_15M          (7U)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Monitoring Settings */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define MON_REPORT_MODE_PERIODIC_WITHOUT_THRESHOLD_CHECK    (0U)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define MON_REPORT_MODE_AT_FAILURE_ONLY                     (1U)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define MON_REPORT_MODE_PERIODIC_WITH_THRESHOLD_CHECK       (2U)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define LOWEST_RF_FRQ_IN_PROFILES_SWEEP_BW                    (0U)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define CENTER_RF_FRQ_IN_PROFILES_SWEEP_BW                    (1U)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define HIGHEST_RF_FRQ_IN_PROFILES_SWEEP_BW                    (2U)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define HIGHEST_CENTER_LOWEST_RF_FRQ_IN_PROFILES_SWEEP_BW    (7U)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Dynamic Chirp Settings */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define NUM_OF_DYNAMIC_CHIRP_CONFIG_SEG        (4U)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Bit manipulations */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define GET_BIT_VALUE(data, noOfBits, location)    ((((rlUInt32_t)(data)) &gt;&gt; (location)) &amp;\</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">                                               (((rlUInt32_t)((rlUInt32_t)1U &lt;&lt; (noOfBits))) - (rlUInt32_t)1U))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Maximum number of start stop with reconfiguration in between*/</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define MMWAVELINK_TEST_MAX_NUM_STARTSTOP_RECONFIG 50</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/*Start/stop/reconfigure configuration*/</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>dfpTestStartStopCfg</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;{</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="comment">/* Number of startStop to be run without reconfiguration in between*/</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    uint32_t numStartStopNoReconfig;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">/* Number of startStop to be run with reconfiguration in between*/</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    uint32_t numStartStopReconfig;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">/* If numStartStopReconfig &gt; 0, this array stores which test number to switch to after</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">       each stop*/</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    uint32_t testNumberSwitchAfterStop[MMWAVELINK_TEST_MAX_NUM_STARTSTOP_RECONFIG];</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}dfpTestStartStopCfg_t;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*Test miscellaneous configuration*/</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>dfpTestMiscCfg</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">/*Set to &quot;true&quot; if the device has the “Second digital temp sensor” (tmpDig1Sens in rlRfTempData_t).*/</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordtype">bool</span> dig1TempSensor;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">/*Set to &quot;true&quot; if this is a test with advanced frame. </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">      Set to &quot;false&quot; if this is a test with legacy frame.*/</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordtype">bool</span> testAdvancedFrame;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">/*Number of latent fault API calls before frame start*/</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    uint32_t numLatentFaultBeforeFrameStart;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">/*Number of latent fault API calls after frame stop*/</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    uint32_t numLatentFaultAfterFrameStop;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">/* Indicates how many chirps configurations are used in the test*/</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    uint16_t numChirpConfigs;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">/* Indicates how many BPM chirp configs are used in the test.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">       Set it to zero if no BPM chirp configuration are used.*/</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    uint16_t numBpmChirpConfigs;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* Indicates how many profiles are configured for the test*/</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    uint16_t numProfiles;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">/* Bitmask indicating which monitoring features are expected to </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">       generate a failure report and fail status flag*/</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    uint32_t failFeatureMask;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">/* Holds the expected status flag for the respective fail monitoring feature.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">       The value of the failed status flag depends on the induced failure.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">       For instance, suppose that for the temperature monitoring the anaTempThreshMax</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">       was set such that it will fail, then the corresponding bit STATUS_ANA_TEMP_MAX</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">       in the status flag for the temperature monitor report should be zero and this is</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">       reflected in this array. The position for the temperature monitoring status flag</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">       is failStatusFlag[MMWAVELINK_TEST_MON_TEMP]*/</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    uint32_t failStatusFlag[MMWAVELINK_TEST_MAX_NUM_MON];</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}dfpTestMiscCfg_t;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_chan_cfg__t.html">rlChanCfg_t</a> chCfg;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_adc_out_cfg__t.html">rlAdcOutCfg_t</a> adcOutCfgArgs;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_low_power_mode_cfg__t.html">rlLowPowerModeCfg_t</a> lowPowerModeCfg;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_dev_hsi_clk__t.html">rlDevHsiClk_t</a> deviceHsiClk;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_profile_cfg__t.html">rlProfileCfg_t</a>  profileCfg[DFPTEST_MAX_NUM_PROFCFG];</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_chirp_cfg__t.html">rlChirpCfg_t</a>  chirpCfg[DFPTEST_MAX_NUM_CHIRPCFG];</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_dyn_chirp_cfg__t.html">rlDynChirpCfg_t</a> dynChirpCfg[10];</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a> rxSatMonCfg;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a> sigImgMonCfg;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_frame_cfg__t.html">rlFrameCfg_t</a>  frameCfg;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rf_cal_mon_time_unt_conf__t.html">rlRfCalMonTimeUntConf_t</a> calMonTimeUnitConf;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rf_cal_mon_freq_limit_conf__t.html">rlRfCalMonFreqLimitConf_t</a> freqLimit;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rf_init_cal_conf__t.html">rlRfInitCalConf_t</a> rfInitCalib;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_run_time_calib_conf__t.html">rlRunTimeCalibConf_t</a> runTimeCalib;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_adv_frame_cfg__t.html">rlAdvFrameCfg_t</a> advFrameCfg;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_bpm_common_cfg__t.html">rlBpmCommonCfg_t</a> bpmCommonCfg;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_bpm_chirp_cfg__t.html">rlBpmChirpCfg_t</a> bpmChirpCfg[DFPTEST_MAX_NUM_BPMCHIRPCFG];</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_cont_mode_cfg__t.html">rlContModeCfg_t</a> contModeCfg;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_cont_mode_en__t.html">rlContModeEn_t</a> contModeEn;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_dyn_pwr_save__t.html">rlDynPwrSave_t</a> dynPwrSave;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_gp_adc_cfg__t.html">rlGpAdcCfg_t</a> gpAdcCfg;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rf_ldo_bypass_cfg__t.html">rlRfLdoBypassCfg_t</a> rfLdoBypassCfg;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a> monAnaEnables;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a> monDigEnables;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a> monDigPeriodicCfg;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a> tempMonCfg;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a> rxGainPhaseMonCfg;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a> rxNoiseMonCfg;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a> monRxIfStageCfg;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> tx0PowMonCfg;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> tx1PowMonCfg;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> tx2PowMonCfg;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a> allTxPowMonCfg;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> tx0BallBreakMonCfg;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> tx1BallBreakMonCfg;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> tx2BallBreakMonCfg;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a> allTxBallbreakMonCfg;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a> txGainPhMisMatchMonCfg;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> tx0BpmMonCfg;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> tx1BpmMonCfg;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> tx2BpmMonCfg;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_all_tx_bpm_mon_conf__t.html">rlAllTxBpmMonConf_t</a> allTxBpmMonCfg;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a> synthFreqMonCfg;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a> extAnaSigMonCfg;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> tx0IntAnaSigMonCfg;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> tx1IntAnaSigMonCfg;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> tx2IntAnaSigMonCfg;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a> allTxanaSigMonCfg;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keyword">extern</span> rlRxIntAnaSignalsMonConf_t rxIntAnaSigMonCfg;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a> pmClkLoIntAnaSigMonCfg;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a> gpadcIntAnaSigMonCfg;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a> pllConVoltMonCfg;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a> dualClkCompMonCfg;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a> rxMixInpwrMonCfg;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rf_prog_filt_conf__t.html">rlRfProgFiltConf_t</a> progFiltCfg;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rf_prog_filt_coeff__t.html">rlRfProgFiltCoeff_t</a> progFiltCoef;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_sub_frame_start_cfg__t.html">rlSubFrameStartCfg_t</a> subFrameTrigCfg;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rf_misc_conf__t.html">rlRfMiscConf_t</a> miscCfg;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rf_phase_shift_cfg__t.html">rlRfPhaseShiftCfg_t</a> phaseShiftCfg[DFPTEST_MAX_NUM_PHASESHCFG];</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_dyn_per_chirp_ph_shft_cfg__t.html">rlDynPerChirpPhShftCfg_t</a> dynPhaseShiftCfg[DFPTEST_MAX_NUM_DYNPHASESHCFG];</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_inter_rx_gain_ph_conf__t.html">rlInterRxGainPhConf_t</a> interRxGainPhCfg;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_test_source__t.html">rlTestSource_t</a> testSourceCfg;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_test_source_enable__t.html">rlTestSourceEnable_t</a> testSourceEn;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_rx_gain_temp_lut_read_req__t.html">rlRxGainTempLutReadReq_t</a> rxGainTempLutReadCfg;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="keyword">extern</span> <a class="code" href="structrl_tx_gain_temp_lut_read_req__t.html">rlTxGainTempLutReadReq_t</a> txGainTempLutReadCfg;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="keyword">extern</span> dfpTestStartStopCfg_t gTestStartStopCfg;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keyword">extern</span> dfpTestMiscCfg_t gTestMiscCfg;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keyword">extern</span> uint32_t gTestNumber;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keyword">extern</span> uint16_t gNumberOfFrames;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">bool</span> gIwrDeviceFlag;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_001(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_002(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_003(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_004(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_005(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_006(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_007(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_008(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_009(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="keywordtype">void</span> dfpTestLoadCfg_010(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef DFPTEST_CONFIG_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structrl_rf_ldo_bypass_cfg__t_html"><div class="ttname"><a href="structrl_rf_ldo_bypass_cfg__t.html">rlRfLdoBypassCfg_t</a></div><div class="ttdoc">Radar RF LDO bypass enable/disable configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l01936">rl_sensor.h:1936</a></div></div>
<div class="ttc" id="structrl_adc_out_cfg__t_html"><div class="ttname"><a href="structrl_adc_out_cfg__t.html">rlAdcOutCfg_t</a></div><div class="ttdoc">ADC format and payload justification Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l00337">rl_sensor.h:337</a></div></div>
<div class="ttc" id="structrl_test_source_enable__t_html"><div class="ttname"><a href="structrl_test_source_enable__t.html">rlTestSourceEnable_t</a></div><div class="ttdoc">Test source Enable API parameters RL_RF_TEST_SOURCE_ENABLE_SB. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l01598">rl_sensor.h:1598</a></div></div>
<div class="ttc" id="structrl_rf_cal_mon_time_unt_conf__t_html"><div class="ttname"><a href="structrl_rf_cal_mon_time_unt_conf__t.html">rlRfCalMonTimeUntConf_t</a></div><div class="ttdoc">Radar RF Calibration monitoring time unit configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02421">rl_sensor.h:2421</a></div></div>
<div class="ttc" id="structrl_adv_frame_cfg__t_html"><div class="ttname"><a href="structrl_adv_frame_cfg__t.html">rlAdvFrameCfg_t</a></div><div class="ttdoc">Advance Frame Sequence config API parameters rlAdvFrameCfg, 148 bytes. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l01296">rl_sensor.h:1296</a></div></div>
<div class="ttc" id="structrl_gp_adc_cfg__t_html"><div class="ttname"><a href="structrl_gp_adc_cfg__t.html">rlGpAdcCfg_t</a></div><div class="ttdoc">API radarSS GPADC API MEAS SET SBC M_API_AR_RF_GPADC_API_SET_SB. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l01874">rl_sensor.h:1874</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a></div><div class="ttdoc">TX power monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00669">rl_monitoring.h:669</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a></div><div class="ttdoc">Internal signals for DCC based clock monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01751">rl_monitoring.h:1751</a></div></div>
<div class="ttc" id="structrl_test_source__t_html"><div class="ttname"><a href="structrl_test_source__t.html">rlTestSource_t</a></div><div class="ttdoc">Test source config API parameters E_API_AR_TEST_SOURCE_CONF_SB. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l01575">rl_sensor.h:1575</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a></div><div class="ttdoc">Signal and image band energy monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01902">rl_monitoring.h:1902</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a></div><div class="ttdoc">External analog signals monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01267">rl_monitoring.h:1267</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a></div><div class="ttdoc">RX saturation monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01804">rl_monitoring.h:1804</a></div></div>
<div class="ttc" id="structrl_chirp_cfg__t_html"><div class="ttname"><a href="structrl_chirp_cfg__t.html">rlChirpCfg_t</a></div><div class="ttdoc">Chirp config API parameters. This structure contains fine dithering to coarse profile defined in rlPr...</div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l00806">rl_sensor.h:806</a></div></div>
<div class="ttc" id="structrl_frame_cfg__t_html"><div class="ttname"><a href="structrl_frame_cfg__t.html">rlFrameCfg_t</a></div><div class="ttdoc">Frame config API parameters. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l00884">rl_sensor.h:884</a></div></div>
<div class="ttc" id="structrl_rf_init_cal_conf__t_html"><div class="ttname"><a href="structrl_rf_init_cal_conf__t.html">rlRfInitCalConf_t</a></div><div class="ttdoc">Radar RF Init Calibration configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02508">rl_sensor.h:2508</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a></div><div class="ttdoc">Digital monitoring latent fault reporting configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00147">rl_monitoring.h:147</a></div></div>
<div class="ttc" id="structrl_dev_hsi_clk__t_html"><div class="ttname"><a href="structrl_dev_hsi_clk__t.html">rlDevHsiClk_t</a></div><div class="ttdoc">mmwave radar high speed clock configuration </div><div class="ttdef"><b>Definition:</b> <a href="rl__device_8h_source.html#l01001">rl_device.h:1001</a></div></div>
<div class="ttc" id="structrl_low_power_mode_cfg__t_html"><div class="ttname"><a href="structrl_low_power_mode_cfg__t.html">rlLowPowerModeCfg_t</a></div><div class="ttdoc">Low Power mode configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l00505">rl_sensor.h:505</a></div></div>
<div class="ttc" id="structrl_sub_frame_start_cfg__t_html"><div class="ttname"><a href="structrl_sub_frame_start_cfg__t.html">rlSubFrameStartCfg_t</a></div><div class="ttdoc">Sub-frame trigger API. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l03995">rl_sensor.h:3995</a></div></div>
<div class="ttc" id="structrl_dyn_pwr_save__t_html"><div class="ttname"><a href="structrl_dyn_pwr_save__t.html">rlDynPwrSave_t</a></div><div class="ttdoc">Dynamic power saving API parameters. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l01704">rl_sensor.h:1704</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a></div><div class="ttdoc">Internal signals for PLL control voltage monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01692">rl_monitoring.h:1692</a></div></div>
<div class="ttc" id="structrl_rf_phase_shift_cfg__t_html"><div class="ttname"><a href="structrl_rf_phase_shift_cfg__t.html">rlRfPhaseShiftCfg_t</a></div><div class="ttdoc">Radar RF Phase Shift enable/disable configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02003">rl_sensor.h:2003</a></div></div>
<div class="ttc" id="structrl_rf_cal_mon_freq_limit_conf__t_html"><div class="ttname"><a href="structrl_rf_cal_mon_freq_limit_conf__t.html">rlRfCalMonFreqLimitConf_t</a></div><div class="ttdoc">Radar RF Calibration monitoring Frequency Limit configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02468">rl_sensor.h:2468</a></div></div>
<div class="ttc" id="structrl_tx_gain_temp_lut_read_req__t_html"><div class="ttname"><a href="structrl_tx_gain_temp_lut_read_req__t.html">rlTxGainTempLutReadReq_t</a></div><div class="ttdoc">TX gain temperature LUT read. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02739">rl_sensor.h:2739</a></div></div>
<div class="ttc" id="structrl_rf_prog_filt_coeff__t_html"><div class="ttname"><a href="structrl_rf_prog_filt_coeff__t.html">rlRfProgFiltCoeff_t</a></div><div class="ttdoc">Array of coefficients for the RF programmable filter. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02279">rl_sensor.h:2279</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html">rlAllTxBpmMonConf_t</a></div><div class="ttdoc">TX BPM monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01173">rl_monitoring.h:1173</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a></div><div class="ttdoc">TX power monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00777">rl_monitoring.h:777</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a></div><div class="ttdoc">TX BPM monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01042">rl_monitoring.h:1042</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a></div><div class="ttdoc">RX noise monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00501">rl_monitoring.h:501</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a></div><div class="ttdoc">RX IF stage monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00593">rl_monitoring.h:593</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a></div><div class="ttdoc">TX ballbreak monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00844">rl_monitoring.h:844</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals in the TX path monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01500">rl_monitoring.h:1500</a></div></div>
<div class="ttc" id="structrl_dyn_chirp_cfg__t_html"><div class="ttname"><a href="structrl_dyn_chirp_cfg__t.html">rlDynChirpCfg_t</a></div><div class="ttdoc">Dynamic chirp configuration for 16 chirp configurations. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l03492">rl_sensor.h:3492</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a></div><div class="ttdoc">TX gain and phase mismatch monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00863">rl_monitoring.h:863</a></div></div>
<div class="ttc" id="structrl_bpm_chirp_cfg__t_html"><div class="ttname"><a href="structrl_bpm_chirp_cfg__t.html">rlBpmChirpCfg_t</a></div><div class="ttdoc">Binary phase modulation common configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l00470">rl_sensor.h:470</a></div></div>
<div class="ttc" id="structrl_dyn_per_chirp_ph_shft_cfg__t_html"><div class="ttname"><a href="structrl_dyn_per_chirp_ph_shft_cfg__t.html">rlDynPerChirpPhShftCfg_t</a></div><div class="ttdoc">Dynamic per chirp phase shifter configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l03612">rl_sensor.h:3612</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a></div><div class="ttdoc">TX ballbreak monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00796">rl_monitoring.h:796</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a></div><div class="ttdoc">Synthesizer frequency monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01192">rl_monitoring.h:1192</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html"><div class="ttname"><a href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a></div><div class="ttdoc">Digital monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00072">rl_monitoring.h:72</a></div></div>
<div class="ttc" id="structrl_chan_cfg__t_html"><div class="ttname"><a href="structrl_chan_cfg__t.html">rlChanCfg_t</a></div><div class="ttdoc">Rx/Tx Channel Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l00200">rl_sensor.h:200</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals for GPADC monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01652">rl_monitoring.h:1652</a></div></div>
<div class="ttc" id="structrl_bpm_common_cfg__t_html"><div class="ttname"><a href="structrl_bpm_common_cfg__t.html">rlBpmCommonCfg_t</a></div><div class="ttdoc">Binary phase modulation common configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l00439">rl_sensor.h:439</a></div></div>
<div class="ttc" id="structrl_rf_misc_conf__t_html"><div class="ttname"><a href="structrl_rf_misc_conf__t.html">rlRfMiscConf_t</a></div><div class="ttdoc">Radar RF Miscconfiguration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02402">rl_sensor.h:2402</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a></div><div class="ttdoc">RX mixer input power monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01953">rl_monitoring.h:1953</a></div></div>
<div class="ttc" id="structrl_run_time_calib_conf__t_html"><div class="ttname"><a href="structrl_run_time_calib_conf__t.html">rlRunTimeCalibConf_t</a></div><div class="ttdoc">Radar RF Run time calibration configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02572">rl_sensor.h:2572</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html"><div class="ttname"><a href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a></div><div class="ttdoc">Analog monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00196">rl_monitoring.h:196</a></div></div>
<div class="ttc" id="structrl_cont_mode_en__t_html"><div class="ttname"><a href="structrl_cont_mode_en__t.html">rlContModeEn_t</a></div><div class="ttdoc">Continous Mode Enable API parameters. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l01451">rl_sensor.h:1451</a></div></div>
<div class="ttc" id="structrl_rf_prog_filt_conf__t_html"><div class="ttname"><a href="structrl_rf_prog_filt_conf__t.html">rlRfProgFiltConf_t</a></div><div class="ttdoc">Radar RF programmable filter configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02330">rl_sensor.h:2330</a></div></div>
<div class="ttc" id="structrl_profile_cfg__t_html"><div class="ttname"><a href="structrl_profile_cfg__t.html">rlProfileCfg_t</a></div><div class="ttdoc">Profile config API parameters. A profile contains coarse parameters of FMCW chirp such as start frequ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l00524">rl_sensor.h:524</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html"><div class="ttname"><a href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a></div><div class="ttdoc">Temperature sensor monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00250">rl_monitoring.h:250</a></div></div>
<div class="ttc" id="structrl_cont_mode_cfg__t_html"><div class="ttname"><a href="structrl_cont_mode_cfg__t.html">rlContModeCfg_t</a></div><div class="ttdoc">Continous Mode config API parameters. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l01311">rl_sensor.h:1311</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals in the TX path monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01455">rl_monitoring.h:1455</a></div></div>
<div class="ttc" id="structrl_rx_gain_temp_lut_read_req__t_html"><div class="ttname"><a href="structrl_rx_gain_temp_lut_read_req__t.html">rlRxGainTempLutReadReq_t</a></div><div class="ttdoc">RX gain temperature LUT read. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l02709">rl_sensor.h:2709</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals for PM, CLK and LO monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01560">rl_monitoring.h:1560</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a></div><div class="ttdoc">RX gain and phase monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00335">rl_monitoring.h:335</a></div></div>
<div class="ttc" id="structrl_inter_rx_gain_ph_conf__t_html"><div class="ttname"><a href="structrl_inter_rx_gain_ph_conf__t.html">rlInterRxGainPhConf_t</a></div><div class="ttdoc">Inter-Rx gain and phase offset configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__sensor_8h_source.html#l03752">rl_sensor.h:3752</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
