A. Agarwal, Performance Tradeoffs in Multithreaded Processors, IEEE Transactions on Parallel and Distributed Systems, v.3 n.5, p.525-539, September 1992[doi>10.1109/71.159037]
Austin, T. M. and Sohi, G. S. 1993. Tetra: evaluation of serial program performance on fine-grain parallel processors. Tech. rep. 1163, Computer Science Department, University of Wisconsin, Madison.
Baker, F. 1995. Requirements for IP version 4 routers. RFC 1812, Network Working Group.
D. P. Bhandarkar, Analysis of Memory Interference in Multiprocessors, IEEE Transactions on Computers, v.24 n.9, p.897-908, September 1975[doi>10.1109/T-C.1975.224335]
Daemen, J. and Rijmen, V. 2000. The block cipher Rijndael. Lecture Notes in Computer Science. Vol. 1820. Springer-Verlag, Berlin, Germany, 288--296.
L. W. Dowdy , E. Rosti , G. Serazzi , E. Smirni, Scheduling issues in high-performance computing, ACM SIGMETRICS Performance Evaluation Review, v.26 n.4, p.60-69, March 1999[doi>10.1145/309746.309756]
Ian Foster , Carl Kesselman, The grid: blueprint for a new computing infrastructure, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Franklin, M. A. and Wolf, T. 2002. A network processor performance and design model with benchmark parameterization. In Proceedings of the 1st Network Processor Workshop (NP-1) in Conjunction with the 8th International Symposium on High-Performance Computer Architecture (HPCA-8). ACM, New York, 63--74.
Franklin, M. A. and Wolf, T. 2003. Power considerations in network processor design. In Proceedings of the 2nd Network Processor Workshop (NP-2) in Conjunction with 9th International Symposium on High-Performance Computer Architecture (HPCA-9). ACM, New York, 10--22.
Goglin, S. D., Hooper, D., Kumar, A., and Yavatkar, R. 2003. Advanced software framework, tools, and languages for the IXP family. Intel Tech. J. 7, 4, 64--76.
Grasso et al., P. A. 1984. Memory interference in multimicroprocessor systems with a time-shared bus. Proc. IEEE 131, 10.
Gries, M., Kulkarni, C., Sauer, C., and Keutzer, K. 2003. Exploring trade-offs in performance and programmability of processing element topologies for network processors. In Proceedings of the 2nd Network Processor Workshop (NP-2) in Conjunction with 9th International Symposium on High-Performance Computer Architecture (HPCA-9). ACM, New York, 75--87.
C. H. Hoogendoorn, A General Model for Memory Interference in Multiprocessors, IEEE Transactions on Computers, v.26 n.10, p.998-1005, October 1977[doi>10.1109/TC.1977.1674734]
Intel Corporation 2003. Intel IXA software developers Kit 2.01.
Ujval J. Kapasi , Scott Rixner , William J. Dally , Brucek Khailany , Jung Ho Ahn , Peter Mattson , John D. Owens, Programmable Stream Processors, Computer, v.36 n.8, p.54-62, August 2003[doi>10.1109/MC.2003.1220582]
Richard M. Karp, An introduction to randomized algorithms, Discrete Applied Mathematics, v.34 n.1-3, p.165-201, Nov. 1991[doi>10.1016/0166-218X(91)90086-C]
Eddie Kohler , Robert Morris , Benjie Chen , John Jannotti , M. Frans Kaashoek, The click modular router, ACM Transactions on Computer Systems (TOCS), v.18 n.3, p.263-297, Aug. 2000[doi>10.1145/354871.354874]
Kokku, R., Riché, T., Kunze, A., Mudigonda, J., Jason, J., and Vin, H. 2003. A case for run-time adaptation in packet processing systems. In Proceedings of the 2nd Workshop on Hot Topics in Networks (HOTNETSII). Cambridge, MA.
Yu-Kwong Kwok , Ishfaq Ahmad, Static scheduling algorithms for allocating directed task graphs to multiprocessors, ACM Computing Surveys (CSUR), v.31 n.4, p.406-471, Dec. 1999[doi>10.1145/344588.344618]
Vijay Lakamraju , Israel Koren , C. M. Krishna, Filtering Random Graphs to Synthesize Interconnection Networks with Multiple Objectives, IEEE Transactions on Parallel and Distributed Systems, v.13 n.11, p.1139-1149, November 2002[doi>10.1109/TPDS.2002.1058097]
B. A. Malloy , E. L. Lloyd , M. L. Soffa, Scheduling DAG's for Asynchronous Multiprocessor Execution, IEEE Transactions on Parallel and Distributed Systems, v.5 n.5, p.498-508, May 1994[doi>10.1109/71.282560]
Rajeev Motwani , Prabhakar Raghavan, Randomized algorithms, Cambridge University Press, New York, NY, 1995
S. Nilsson , G. Karlsson, IP-address lookup using LC-tries, IEEE Journal on Selected Areas in Communications, v.17 n.6, p.1083-1092, September 2006[doi>10.1109/49.772439]
Ramaswamy, R., Weng, N., and Wolf, T. 2004. Application analysis and resource mapping for heterogeneous network processor architectures. In Proceedings of the 3rd Workshop on Network Processors and Applications (NP-3) in Conjunction with the 10th International Symposium on High Performance Computer Architecture (HPCA-10). ACM, New York, 103--119.
R. Ramaswamy , Ning Weng , T. Wolf, Analysis of Network Processing Workloads, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.226-235, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430577]
Ramaswamy, R. and Wolf, T. 2003. PacketBench: A tool for workload characterization of network processing. In Proceedings of the IEEE 6th Annual Workshop on Workload Characterization (WWC-6). IEEE, Los Alamitos, CA, 42--50.
Gerald L. Reijns , Arjan J. C. van Gemund, Analysis of a shared-memory multiprocessor via a novel queuing model, Journal of Systems Architecture: the EUROMICRO Journal, v.45 n.14, p.1189-1193, July 1999[doi>10.1016/S1383-7621(98)00028-9]
Shah, N., Plishker, W., and Keutzer, K. 2003. NP-Click: A programming model for the intel IXP1200. In Proceedings of the 2nd Network Processor Workshop (NP-2) in Conjunction with 9th International Symposium on High-Performance Computer Architecture (HPCA-9). ACM, New York, 100--111.
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Teja Technologies. 2003. TejaNP datasheet. Teja Technologies. http://www.teja.com.
Thiele, L., Chakraborty, S., Gries, M., and Künzli, S. 2002. Design space exploration of network processor architectures. In Proceedings of the 1st Network Processor Workshop (NP-1) in Conjunction with the 8th International Symposium on High-Performance Computer Architecture (HPCA-8). ACM, New York, 30--41.
Arjan J. C. van Gemund, Performance prediction of parallel processing systems: the PAMELA methodology, Proceedings of the 7th international conference on Supercomputing, p.318-327, July 19-23, 1993, Tokyo, Japan[doi>10.1145/165939.166002]
Wei, Y.-C. and Cheng, C.-K. 1991. Ratio cut partitioning for hierarchical designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 10, 7, 911--921.
T. Wolf , M. Franklin, CommBench-a telecommunications benchmark for network processors, Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software, p.154-162, April 24-25, 2000
Tilman Wolf , Ning Weng , Chia-Hui Tai, Design considerations for network processor operating systems, Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems, October 26-28, 2005, Princeton, NJ, USA[doi>10.1145/1095890.1095901]
