{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607986783521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607986783522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:59:43 2020 " "Processing started: Mon Dec 14 19:59:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607986783522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607986783522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioFinal -c relogioFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioFinal -c relogioFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607986783522 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607986784478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogioFinal-teste_relogioFinal " "Found design unit 1: relogioFinal-teste_relogioFinal" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785275 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogioFinal " "Found entity 1: relogioFinal" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986785275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadormod60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadormod60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorMOD60-SYN " "Found design unit 1: contadorMOD60-SYN" {  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785280 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorMOD60 " "Found entity 1: contadorMOD60" {  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986785280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contahora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contahora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contaHora-SYN " "Found design unit 1: contaHora-SYN" {  } { { "contaHora.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785284 ""} { "Info" "ISGN_ENTITY_NAME" "1 contaHora " "Found entity 1: contaHora" {  } { { "contaHora.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986785284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg_rel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode7seg_rel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode7seg_rel-teste_decode7seg_rel " "Found design unit 1: decode7seg_rel-teste_decode7seg_rel" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785289 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode7seg_rel " "Found entity 1: decode7seg_rel" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986785289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorfrequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorFrequencia-teste_divisorFrequencia " "Found design unit 1: divisorFrequencia-teste_divisorFrequencia" {  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/divisorFrequencia.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785293 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorFrequencia " "Found entity 1: divisorFrequencia" {  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/divisorFrequencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986785293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986785293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogioFinal " "Elaborating entity \"relogioFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607986792201 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pisca_placa relogioFinal.vhd(22) " "VHDL Signal Declaration warning at relogioFinal.vhd(22): used implicit default value for signal \"pisca_placa\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1607986792204 "|relogioFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ot_mux relogioFinal.vhd(92) " "Verilog HDL or VHDL warning at relogioFinal.vhd(92): object \"ot_mux\" assigned a value but never read" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607986792204 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_mux relogioFinal.vhd(106) " "VHDL Process Statement warning at relogioFinal.vhd(106): signal \"sel_mux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792204 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(107) " "VHDL Process Statement warning at relogioFinal.vhd(107): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792204 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(112) " "VHDL Process Statement warning at relogioFinal.vhd(112): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792204 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(113) " "VHDL Process Statement warning at relogioFinal.vhd(113): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(114) " "VHDL Process Statement warning at relogioFinal.vhd(114): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(115) " "VHDL Process Statement warning at relogioFinal.vhd(115): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_u relogioFinal.vhd(120) " "VHDL Process Statement warning at relogioFinal.vhd(120): signal \"dado_paralelo_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_u relogioFinal.vhd(121) " "VHDL Process Statement warning at relogioFinal.vhd(121): signal \"dado_paralelo_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_d relogioFinal.vhd(122) " "VHDL Process Statement warning at relogioFinal.vhd(122): signal \"dado_paralelo_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_d relogioFinal.vhd(123) " "VHDL Process Statement warning at relogioFinal.vhd(123): signal \"dado_paralelo_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_c relogioFinal.vhd(124) " "VHDL Process Statement warning at relogioFinal.vhd(124): signal \"dado_paralelo_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_c relogioFinal.vhd(125) " "VHDL Process Statement warning at relogioFinal.vhd(125): signal \"dado_paralelo_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_m relogioFinal.vhd(126) " "VHDL Process Statement warning at relogioFinal.vhd(126): signal \"dado_paralelo_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_m relogioFinal.vhd(127) " "VHDL Process Statement warning at relogioFinal.vhd(127): signal \"dado_paralelo_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792205 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_dm relogioFinal.vhd(128) " "VHDL Process Statement warning at relogioFinal.vhd(128): signal \"dado_paralelo_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792206 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_dm relogioFinal.vhd(129) " "VHDL Process Statement warning at relogioFinal.vhd(129): signal \"dado_paralelo_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792206 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_u relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_u\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792206 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_d relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_d\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792206 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_c relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_c\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792206 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_m relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_m\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792206 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_dm relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_dm\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792206 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_u relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_u\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_d relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_d\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_c relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_c\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_m relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_m\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_dm relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_dm\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count relogioFinal.vhd(223) " "VHDL Process Statement warning at relogioFinal.vhd(223): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 223 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count2 relogioFinal.vhd(223) " "VHDL Process Statement warning at relogioFinal.vhd(223): inferring latch(es) for signal or variable \"count2\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 223 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag1 relogioFinal.vhd(223) " "VHDL Process Statement warning at relogioFinal.vhd(223): inferring latch(es) for signal or variable \"flag1\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 223 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led\[4..7\] relogioFinal.vhd(23) " "Using initial value X (don't care) for net \"led\[4..7\]\" at relogioFinal.vhd(23)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1 relogioFinal.vhd(257) " "Inferred latch for \"flag1\" at relogioFinal.vhd(257)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] relogioFinal.vhd(253) " "Inferred latch for \"count\[0\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792207 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] relogioFinal.vhd(253) " "Inferred latch for \"count\[1\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] relogioFinal.vhd(253) " "Inferred latch for \"count\[2\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] relogioFinal.vhd(253) " "Inferred latch for \"count\[3\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] relogioFinal.vhd(253) " "Inferred latch for \"count\[4\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] relogioFinal.vhd(253) " "Inferred latch for \"count\[5\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] relogioFinal.vhd(253) " "Inferred latch for \"count\[6\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] relogioFinal.vhd(253) " "Inferred latch for \"count\[7\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] relogioFinal.vhd(253) " "Inferred latch for \"count\[8\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count2\[0\] relogioFinal.vhd(253) " "Inferred latch for \"count2\[0\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count2\[1\] relogioFinal.vhd(253) " "Inferred latch for \"count2\[1\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count2\[2\] relogioFinal.vhd(253) " "Inferred latch for \"count2\[2\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count2\[3\] relogioFinal.vhd(253) " "Inferred latch for \"count2\[3\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792208 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792209 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792210 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792211 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792212 "|relogioFinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFrequencia divisorFrequencia:div_f0 " "Elaborating entity \"divisorFrequencia\" for hierarchy \"divisorFrequencia:div_f0\"" {  } { { "relogioFinal.vhd" "div_f0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7seg_rel decode7seg_rel:d_0 " "Elaborating entity \"decode7seg_rel\" for hierarchy \"decode7seg_rel:d_0\"" {  } { { "relogioFinal.vhd" "d_0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor decode7seg_rel.vhd(19) " "VHDL Process Statement warning at decode7seg_rel.vhd(19): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792219 "|relogioFinal|decode7seg_rel:d_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor decode7seg_rel.vhd(47) " "VHDL Process Statement warning at decode7seg_rel.vhd(47): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986792219 "|relogioFinal|decode7seg_rel:d_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segmentos decode7seg_rel.vhd(16) " "VHDL Process Statement warning at decode7seg_rel.vhd(16): inferring latch(es) for signal or variable \"segmentos\", which holds its previous value in one or more paths through the process" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986792219 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[6\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792220 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[5\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792220 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[4\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792220 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[3\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792220 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[2\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792220 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[1\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792220 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[0\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986792220 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorMOD60 contadorMOD60:u_c " "Elaborating entity \"contadorMOD60\" for hierarchy \"contadorMOD60:u_c\"" {  } { { "relogioFinal.vhd" "u_c" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorMOD60.vhd" "LPM_COUNTER_component" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607986792367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792368 ""}  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607986792368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9vj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9vj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9vj " "Found entity 1: cntr_9vj" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986792469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986792469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9vj contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated " "Elaborating entity \"cntr_9vj\" for hierarchy \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986792570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986792570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9cc contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|cmpr_9cc:cmpr2 " "Elaborating entity \"cmpr_9cc\" for hierarchy \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|cmpr_9cc:cmpr2\"" {  } { { "db/cntr_9vj.tdf" "cmpr2" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorMOD60 contadorMOD60:d_c " "Elaborating entity \"contadorMOD60\" for hierarchy \"contadorMOD60:d_c\"" {  } { { "relogioFinal.vhd" "d_c" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorMOD60.vhd" "LPM_COUNTER_component" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607986792694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 6 " "Parameter \"lpm_modulus\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792694 ""}  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607986792694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_utj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_utj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_utj " "Found entity 1: cntr_utj" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986792811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986792811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_utj contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated " "Elaborating entity \"cntr_utj\" for hierarchy \"contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contaHora contaHora:dm_c " "Elaborating entity \"contaHora\" for hierarchy \"contaHora:dm_c\"" {  } { { "relogioFinal.vhd" "dm_c" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contaHora:dm_c\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contaHora.vhd" "LPM_COUNTER_component" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contaHora:dm_c\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contaHora.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607986792923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contaHora:dm_c\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 24 " "Parameter \"lpm_modulus\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986792923 ""}  } { { "contaHora.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607986792923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9k " "Found entity 1: cntr_b9k" {  } { { "db/cntr_b9k.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_b9k.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986793039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986793039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b9k contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\|cntr_b9k:auto_generated " "Elaborating entity \"cntr_b9k\" for hierarchy \"contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\|cntr_b9k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986793041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986793366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count2\[2\] " "Latch count2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794044 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count2\[3\] " "Latch count2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794044 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count2\[0\] " "Latch count2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794044 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count2\[1\] " "Latch count2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794044 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[8\] " "Latch count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794045 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE flag\[3\] " "Ports ENA and PRE on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794045 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[7\] " "Latch count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794045 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794045 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[6\] " "Latch count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794046 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794046 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[5\] " "Latch count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794046 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE flag\[3\] " "Ports ENA and PRE on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794046 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[4\] " "Latch count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794048 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794048 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794049 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE flag\[3\] " "Ports ENA and PRE on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794049 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794049 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE flag\[3\] " "Ports ENA and PRE on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794049 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794099 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794099 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794100 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794100 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[4\] " "Latch dado_paralelo_dm\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794101 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[3\] " "Latch dado_paralelo_dm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794101 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[2\] " "Latch dado_paralelo_dm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794102 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[1\] " "Latch dado_paralelo_dm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794102 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[0\] " "Latch dado_paralelo_dm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794104 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[0\] " "Latch dado_paralelo_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794104 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[3\] " "Latch dado_paralelo_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794105 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[4\] " "Latch dado_paralelo_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794105 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[1\] " "Latch dado_paralelo_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794105 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[2\] " "Latch dado_paralelo_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986794106 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986794106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pisca_placa\[0\] GND " "Pin \"pisca_placa\[0\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986794307 "|relogioFinal|pisca_placa[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pisca_placa\[1\] GND " "Pin \"pisca_placa\[1\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986794307 "|relogioFinal|pisca_placa[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986794307 "|relogioFinal|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986794307 "|relogioFinal|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986794307 "|relogioFinal|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986794307 "|relogioFinal|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb\[5\] VCC " "Pin \"sb\[5\]\" is stuck at VCC" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986794307 "|relogioFinal|sb[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607986794307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607986795284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607986795284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607986795459 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607986795459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607986795459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607986795459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607986795550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:59:55 2020 " "Processing ended: Mon Dec 14 19:59:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607986795550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607986795550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607986795550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607986795550 ""}
