ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"RTC.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ConfigRTC,"ax",%progbits
  18              		.align	1
  19              		.global	ConfigRTC
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ConfigRTC:
  25              	.LFB65:
  26              		.file 1 "Drivers/RTC/RTC.c"
   1:Drivers/RTC/RTC.c **** #include "RTC.h"
   2:Drivers/RTC/RTC.c **** #include "stdint.h"
   3:Drivers/RTC/RTC.c **** #include "stdbool.h"
   4:Drivers/RTC/RTC.c **** 
   5:Drivers/RTC/RTC.c **** 
   6:Drivers/RTC/RTC.c **** /*Pick RTC Alarm Value beeteewn 10 - 100000ms*/
   7:Drivers/RTC/RTC.c **** void ConfigRTC(uint16_t Prescaler, uint16_t ValALRL ) /*LSI 40000Hz - to get 1s */
   8:Drivers/RTC/RTC.c **** {
  27              		.loc 1 8 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33              	.L2:
   9:Drivers/RTC/RTC.c **** 
  10:Drivers/RTC/RTC.c **** 		while ( (RTC->CRL & RTC_CRL_RSF) == 0);
  34              		.loc 1 10 41 discriminator 1 view .LVU1
  35              		.loc 1 10 9 discriminator 1 view .LVU2
  36              		.loc 1 10 15 is_stmt 0 discriminator 1 view .LVU3
  37 0000 214B     		ldr	r3, .L5
  38 0002 5B68     		ldr	r3, [r3, #4]
  39              		.loc 1 10 9 discriminator 1 view .LVU4
  40 0004 13F0080F 		tst	r3, #8
  41 0008 FAD0     		beq	.L2
  42              	.L3:
  11:Drivers/RTC/RTC.c **** 		while ( (RTC->CRL & RTC_CRL_RTOFF) ==0);
  43              		.loc 1 11 42 is_stmt 1 discriminator 1 view .LVU5
  44              		.loc 1 11 9 discriminator 1 view .LVU6
  45              		.loc 1 11 15 is_stmt 0 discriminator 1 view .LVU7
  46 000a 1F4B     		ldr	r3, .L5
  47 000c 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 2


  48              		.loc 1 11 9 discriminator 1 view .LVU8
  49 000e 13F0200F 		tst	r3, #32
  50 0012 FAD0     		beq	.L3
  12:Drivers/RTC/RTC.c **** 		RTC->CRL |= RTC_CRL_CNF; /*Disable RTC Write Protection*/
  51              		.loc 1 12 3 is_stmt 1 view .LVU9
  52              		.loc 1 12 12 is_stmt 0 view .LVU10
  53 0014 1C4B     		ldr	r3, .L5
  54 0016 5A68     		ldr	r2, [r3, #4]
  55 0018 42F01002 		orr	r2, r2, #16
  56 001c 5A60     		str	r2, [r3, #4]
  13:Drivers/RTC/RTC.c **** 
  14:Drivers/RTC/RTC.c **** 		RTC->CNTH = (0 >> 16U);
  57              		.loc 1 14 3 is_stmt 1 view .LVU11
  58              		.loc 1 14 13 is_stmt 0 view .LVU12
  59 001e 0022     		movs	r2, #0
  60 0020 9A61     		str	r2, [r3, #24]
  15:Drivers/RTC/RTC.c **** 		RTC->CNTL = (0 & RTC_CNTL_RTC_CNT); /*Beginning values...*/
  61              		.loc 1 15 3 is_stmt 1 view .LVU13
  62              		.loc 1 15 13 is_stmt 0 view .LVU14
  63 0022 DA61     		str	r2, [r3, #28]
  16:Drivers/RTC/RTC.c **** 		RTC->ALRH = (0 >> 16U);
  64              		.loc 1 16 3 is_stmt 1 view .LVU15
  65              		.loc 1 16 13 is_stmt 0 view .LVU16
  66 0024 1A62     		str	r2, [r3, #32]
  17:Drivers/RTC/RTC.c **** 		RTC->ALRL = (ValALRL & RTC_ALRL_RTC_ALR); /*When obtain this value generate alarm */
  67              		.loc 1 17 3 is_stmt 1 view .LVU17
  68              		.loc 1 17 13 is_stmt 0 view .LVU18
  69 0026 5962     		str	r1, [r3, #36]
  18:Drivers/RTC/RTC.c **** 		RTC->CRL &= ~(RTC_CRL_SECF | RTC_CRL_OWF); /* Clear Second and overflow flags */
  70              		.loc 1 18 3 is_stmt 1 view .LVU19
  71              		.loc 1 18 12 is_stmt 0 view .LVU20
  72 0028 5A68     		ldr	r2, [r3, #4]
  73 002a 22F00502 		bic	r2, r2, #5
  74 002e 5A60     		str	r2, [r3, #4]
  19:Drivers/RTC/RTC.c **** 		RTC->CRH |= RTC_CRH_ALRIE; /* Configure the Alarm interrupt */
  75              		.loc 1 19 3 is_stmt 1 view .LVU21
  76              		.loc 1 19 12 is_stmt 0 view .LVU22
  77 0030 1A68     		ldr	r2, [r3]
  78 0032 42F00202 		orr	r2, r2, #2
  79 0036 1A60     		str	r2, [r3]
  20:Drivers/RTC/RTC.c **** 		RTC->CRL &= ~RTC_CRL_ALRF;
  80              		.loc 1 20 3 is_stmt 1 view .LVU23
  81              		.loc 1 20 12 is_stmt 0 view .LVU24
  82 0038 5A68     		ldr	r2, [r3, #4]
  83 003a 22F00202 		bic	r2, r2, #2
  84 003e 5A60     		str	r2, [r3, #4]
  21:Drivers/RTC/RTC.c **** 
  22:Drivers/RTC/RTC.c **** 		RTC->PRLL = Prescaler-1; /*Prescaler*/
  85              		.loc 1 22 3 is_stmt 1 view .LVU25
  86              		.loc 1 22 24 is_stmt 0 view .LVU26
  87 0040 0138     		subs	r0, r0, #1
  88              	.LVL1:
  89              		.loc 1 22 13 view .LVU27
  90 0042 D860     		str	r0, [r3, #12]
  23:Drivers/RTC/RTC.c **** 		
  24:Drivers/RTC/RTC.c **** 		RTC->CRL &= ~RTC_CRL_CNF; /*Enable RTC Write Protection*/
  91              		.loc 1 24 3 is_stmt 1 view .LVU28
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 3


  92              		.loc 1 24 12 is_stmt 0 view .LVU29
  93 0044 5A68     		ldr	r2, [r3, #4]
  94 0046 22F01002 		bic	r2, r2, #16
  95 004a 5A60     		str	r2, [r3, #4]
  25:Drivers/RTC/RTC.c **** 		while ( (RTC->CRL & RTC_CRL_RTOFF) ==0); /*Wait for Synchro */
  96              		.loc 1 25 3 is_stmt 1 view .LVU30
  97              	.L4:
  98              		.loc 1 25 42 discriminator 1 view .LVU31
  99              		.loc 1 25 9 discriminator 1 view .LVU32
 100              		.loc 1 25 15 is_stmt 0 discriminator 1 view .LVU33
 101 004c 0E4B     		ldr	r3, .L5
 102 004e 5B68     		ldr	r3, [r3, #4]
 103              		.loc 1 25 9 discriminator 1 view .LVU34
 104 0050 13F0200F 		tst	r3, #32
 105 0054 FAD0     		beq	.L4
  26:Drivers/RTC/RTC.c **** 
  27:Drivers/RTC/RTC.c **** 		/* RTC Alarm Interrupt Configuration: EXTI configuration */
  28:Drivers/RTC/RTC.c **** 		EXTI->IMR |= EXTI_IMR_MR17;
 106              		.loc 1 28 3 is_stmt 1 view .LVU35
 107              		.loc 1 28 13 is_stmt 0 view .LVU36
 108 0056 0D4B     		ldr	r3, .L5+4
 109 0058 1A68     		ldr	r2, [r3]
 110 005a 42F40032 		orr	r2, r2, #131072
 111 005e 1A60     		str	r2, [r3]
  29:Drivers/RTC/RTC.c **** 		EXTI->RTSR |= EXTI_IMR_MR17;
 112              		.loc 1 29 3 is_stmt 1 view .LVU37
 113              		.loc 1 29 14 is_stmt 0 view .LVU38
 114 0060 9A68     		ldr	r2, [r3, #8]
 115 0062 42F40032 		orr	r2, r2, #131072
 116 0066 9A60     		str	r2, [r3, #8]
  30:Drivers/RTC/RTC.c **** 
  31:Drivers/RTC/RTC.c **** 		/*Enable RTC Interruppt*/
  32:Drivers/RTC/RTC.c **** 		NVIC_ClearPendingIRQ(RTC_IRQn);
 117              		.loc 1 32 3 is_stmt 1 view .LVU39
 118              	.LVL2:
 119              	.LBB10:
 120              	.LBI10:
 121              		.file 2 "Drivers/CMSIS/Core/Include/core_cm3.h"
   1:Drivers/CMSIS/Core/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Core/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Core/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Core/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Core/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Core/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Core/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Core/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Core/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Core/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 4


  20:Drivers/CMSIS/Core/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Core/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Core/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Core/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Core/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Core/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Core/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Core/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Core/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Core/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Core/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Core/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Core/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Core/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Core/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Core/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Core/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Core/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Core/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Core/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Core/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Core/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Core/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Core/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Core/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Core/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Core/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Core/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Core/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Core/Include/core_cm3.h **** #define __FPU_USED       0U
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 5


  77:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Core/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Core/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Core/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Core/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Core/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Core/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Core/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Core/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Core/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Core/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Core/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Core/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Core/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Core/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Core/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Core/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Core/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Core/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Core/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Core/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Core/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Core/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Core/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Core/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Core/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Core/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Core/Include/core_cm3.h **** /* check device defines and use defaults */
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 6


 134:Drivers/CMSIS/Core/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Core/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Core/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Core/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Core/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Core/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Core/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Core/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Core/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Core/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Core/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Core/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Core/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Core/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Core/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Core/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Core/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Core/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Core/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Core/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Core/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Core/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Core/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Core/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Core/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Core/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Core/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Core/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Core/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Core/Include/core_cm3.h ****  ******************************************************************************/
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 7


 191:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Core/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Core/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Core/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Core/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Core/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Core/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Core/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Core/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Core/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Core/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 8


 248:Drivers/CMSIS/Core/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Core/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Core/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Core/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Core/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Core/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Core/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Core/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Core/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Core/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Core/Include/core_cm3.h **** 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 9


 305:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Core/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Core/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Core/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Core/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Core/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Core/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Core/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Core/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Core/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Core/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Core/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 10


 362:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Core/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Core/Include/core_cm3.h **** 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 11


 419:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Core/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Core/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 12


 476:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 13


 533:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Core/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Core/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 14


 590:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Core/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 15


 647:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Core/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Core/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Core/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Core/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Core/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Core/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 16


 704:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Core/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Core/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Core/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Core/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Core/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Core/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 17


 761:Drivers/CMSIS/Core/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Core/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Core/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Core/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Core/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Core/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Core/Include/core_cm3.h **** 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 18


 818:Drivers/CMSIS/Core/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Core/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Core/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Core/Include/core_cm3.h **** } DWT_Type;
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 19


 875:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Core/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Core/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 20


 932:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Core/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Core/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Core/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Core/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Core/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Core/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 21


 989:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Core/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Core/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Core/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 22


1046:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 23


1103:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Core/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Core/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Core/Include/core_cm3.h **** {
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 24


1160:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Core/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Core/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Core/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Core/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Core/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Core/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 25


1217:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Core/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Core/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Core/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Core/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Core/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Core/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 26


1274:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Core/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Core/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Core/Include/core_cm3.h **** 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 27


1331:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Core/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Core/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Core/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Core/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Core/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Core/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Core/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 28


1388:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Core/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Core/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Core/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Core/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Core/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Core/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Core/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Core/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Core/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Core/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Core/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Core/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Core/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Core/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Core/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Core/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Core/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Core/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Core/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Core/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Core/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Core/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Core/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 29


1445:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Core/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Core/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Core/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Core/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Core/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Core/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Core/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Core/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Core/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Core/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Core/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Core/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Core/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Core/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Core/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Core/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Core/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Core/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Core/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Core/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Core/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Core/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Core/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Core/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Core/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Core/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Core/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Core/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Core/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Core/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Core/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Core/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 30


1502:Drivers/CMSIS/Core/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Core/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Core/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Core/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Core/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Core/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Core/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Core/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Core/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Core/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Core/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Core/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Core/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Core/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Core/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Core/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Core/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Core/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Core/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Core/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Core/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Core/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Core/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Core/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Core/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 31


1559:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Core/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Core/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Core/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Core/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Core/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Core/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Core/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Core/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Core/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Core/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Core/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Core/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Core/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Core/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Core/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Core/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Core/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Core/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Core/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Core/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Core/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Core/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Core/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Core/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 122              		.loc 2 1600 22 view .LVU40
 123              	.LBB11:
1601:Drivers/CMSIS/Core/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Core/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
 124              		.loc 2 1602 3 view .LVU41
1603:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Core/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 125              		.loc 2 1604 5 view .LVU42
 126              		.loc 2 1604 43 is_stmt 0 view .LVU43
 127 0068 094B     		ldr	r3, .L5+8
 128 006a 0822     		movs	r2, #8
 129 006c C3F88021 		str	r2, [r3, #384]
 130              	.LVL3:
 131              		.loc 2 1604 43 view .LVU44
 132              	.LBE11:
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 32


 133              	.LBE10:
  33:Drivers/RTC/RTC.c **** 		NVIC_EnableIRQ(RTC_IRQn);
 134              		.loc 1 33 3 is_stmt 1 view .LVU45
 135              	.LBB12:
 136              	.LBI12:
1511:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 137              		.loc 2 1511 22 view .LVU46
 138              	.LBB13:
1513:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
 139              		.loc 2 1513 3 view .LVU47
1515:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
 140              		.loc 2 1515 5 view .LVU48
1515:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
 141              		.loc 2 1515 43 is_stmt 0 view .LVU49
 142 0070 1A60     		str	r2, [r3]
 143              	.LVL4:
1515:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
 144              		.loc 2 1515 43 view .LVU50
 145              	.LBE13:
 146              	.LBE12:
  34:Drivers/RTC/RTC.c **** 
  35:Drivers/RTC/RTC.c **** 		NVIC_ClearPendingIRQ(RTC_Alarm_IRQn);
 147              		.loc 1 35 3 is_stmt 1 view .LVU51
 148              	.LBB14:
 149              	.LBI14:
1600:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 150              		.loc 2 1600 22 view .LVU52
 151              	.LBB15:
1602:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
 152              		.loc 2 1602 3 view .LVU53
 153              		.loc 2 1604 5 view .LVU54
 154              		.loc 2 1604 43 is_stmt 0 view .LVU55
 155 0072 4FF40072 		mov	r2, #512
 156 0076 C3F88421 		str	r2, [r3, #388]
 157              	.LVL5:
 158              		.loc 2 1604 43 view .LVU56
 159              	.LBE15:
 160              	.LBE14:
  36:Drivers/RTC/RTC.c **** 		NVIC_EnableIRQ(RTC_Alarm_IRQn);
 161              		.loc 1 36 3 is_stmt 1 view .LVU57
 162              	.LBB16:
 163              	.LBI16:
1511:Drivers/CMSIS/Core/Include/core_cm3.h **** {
 164              		.loc 2 1511 22 view .LVU58
 165              	.LBB17:
1513:Drivers/CMSIS/Core/Include/core_cm3.h ****   {
 166              		.loc 2 1513 3 view .LVU59
1515:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
 167              		.loc 2 1515 5 view .LVU60
1515:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
 168              		.loc 2 1515 43 is_stmt 0 view .LVU61
 169 007a 5A60     		str	r2, [r3, #4]
 170              	.LVL6:
1515:Drivers/CMSIS/Core/Include/core_cm3.h ****   }
 171              		.loc 2 1515 43 view .LVU62
 172              	.LBE17:
 173              	.LBE16:
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 33


  37:Drivers/RTC/RTC.c **** 
  38:Drivers/RTC/RTC.c **** 		/* Clear all related wakeup flags */
  39:Drivers/RTC/RTC.c **** 		/*Imporatant info: clear this flag here may do problems!!!!!!*/
  40:Drivers/RTC/RTC.c **** 		PWR->CR |= PWR_CSR_WUF << 2; /* Clear DeepSleep flag (Set because cleared by HW) */
 174              		.loc 1 40 3 is_stmt 1 view .LVU63
 175              		.loc 1 40 11 is_stmt 0 view .LVU64
 176 007c 054A     		ldr	r2, .L5+12
 177 007e 1368     		ldr	r3, [r2]
 178 0080 43F00403 		orr	r3, r3, #4
 179 0084 1360     		str	r3, [r2]
  41:Drivers/RTC/RTC.c **** 
  42:Drivers/RTC/RTC.c **** }
 180              		.loc 1 42 1 view .LVU65
 181 0086 7047     		bx	lr
 182              	.L6:
 183              		.align	2
 184              	.L5:
 185 0088 00280040 		.word	1073752064
 186 008c 00040140 		.word	1073808384
 187 0090 00E100E0 		.word	-536813312
 188 0094 00700040 		.word	1073770496
 189              		.cfi_endproc
 190              	.LFE65:
 192              		.section	.text.RTC_Alarm_IRQHandler,"ax",%progbits
 193              		.align	1
 194              		.global	RTC_Alarm_IRQHandler
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	RTC_Alarm_IRQHandler:
 200              	.LFB66:
  43:Drivers/RTC/RTC.c **** 
  44:Drivers/RTC/RTC.c **** bool RTC_AlarmFlag;
  45:Drivers/RTC/RTC.c **** /**************************************************************************************************
  46:Drivers/RTC/RTC.c **** void RTC_Alarm_IRQHandler(void)
  47:Drivers/RTC/RTC.c **** {
 201              		.loc 1 47 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
  48:Drivers/RTC/RTC.c **** 	EXTI->PR |= EXTI_RTSR_TR18; /*Cleared when set..*/
 206              		.loc 1 48 2 view .LVU67
 207              		.loc 1 48 11 is_stmt 0 view .LVU68
 208 0000 044A     		ldr	r2, .L8
 209 0002 5369     		ldr	r3, [r2, #20]
 210 0004 43F48023 		orr	r3, r3, #262144
 211 0008 5361     		str	r3, [r2, #20]
  49:Drivers/RTC/RTC.c **** 	RTC_AlarmFlag = true;
 212              		.loc 1 49 2 is_stmt 1 view .LVU69
 213              		.loc 1 49 16 is_stmt 0 view .LVU70
 214 000a 034B     		ldr	r3, .L8+4
 215 000c 0122     		movs	r2, #1
 216 000e 1A70     		strb	r2, [r3]
  50:Drivers/RTC/RTC.c **** 	
  51:Drivers/RTC/RTC.c **** }
 217              		.loc 1 51 1 view .LVU71
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 34


 218 0010 7047     		bx	lr
 219              	.L9:
 220 0012 00BF     		.align	2
 221              	.L8:
 222 0014 00040140 		.word	1073808384
 223 0018 00000000 		.word	.LANCHOR0
 224              		.cfi_endproc
 225              	.LFE66:
 227              		.section	.text.RTC_IRQHandler,"ax",%progbits
 228              		.align	1
 229              		.global	RTC_IRQHandler
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 234              	RTC_IRQHandler:
 235              	.LFB67:
  52:Drivers/RTC/RTC.c **** /**************************************************************************************************
  53:Drivers/RTC/RTC.c **** void RTC_IRQHandler(void) /*Re_Enable RTC*/
  54:Drivers/RTC/RTC.c **** {
 236              		.loc 1 54 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		@ link register save eliminated.
  55:Drivers/RTC/RTC.c **** 	if ( RTC->CRL & RTC_CRL_ALRF )
 241              		.loc 1 55 2 view .LVU73
 242              		.loc 1 55 10 is_stmt 0 view .LVU74
 243 0000 1A4B     		ldr	r3, .L16
 244 0002 5B68     		ldr	r3, [r3, #4]
 245              		.loc 1 55 5 view .LVU75
 246 0004 13F0020F 		tst	r3, #2
 247 0008 1FD0     		beq	.L11
  56:Drivers/RTC/RTC.c **** 	{
  57:Drivers/RTC/RTC.c **** 		RTC_AlarmFlag = true;
 248              		.loc 1 57 3 is_stmt 1 view .LVU76
 249              		.loc 1 57 17 is_stmt 0 view .LVU77
 250 000a 194B     		ldr	r3, .L16+4
 251 000c 0122     		movs	r2, #1
 252 000e 1A70     		strb	r2, [r3]
  58:Drivers/RTC/RTC.c **** 		while ( (RTC->CRL & RTC_CRL_RTOFF) == 0 );
 253              		.loc 1 58 3 is_stmt 1 view .LVU78
 254              	.L12:
 255              		.loc 1 58 44 discriminator 1 view .LVU79
 256              		.loc 1 58 9 discriminator 1 view .LVU80
 257              		.loc 1 58 15 is_stmt 0 discriminator 1 view .LVU81
 258 0010 164B     		ldr	r3, .L16
 259 0012 5B68     		ldr	r3, [r3, #4]
 260              		.loc 1 58 9 discriminator 1 view .LVU82
 261 0014 13F0200F 		tst	r3, #32
 262 0018 FAD0     		beq	.L12
  59:Drivers/RTC/RTC.c **** 		RTC->CRL |= RTC_CRL_CNF;
 263              		.loc 1 59 3 is_stmt 1 view .LVU83
 264              		.loc 1 59 12 is_stmt 0 view .LVU84
 265 001a 144B     		ldr	r3, .L16
 266 001c 5A68     		ldr	r2, [r3, #4]
 267 001e 42F01002 		orr	r2, r2, #16
 268 0022 5A60     		str	r2, [r3, #4]
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 35


  60:Drivers/RTC/RTC.c **** 		RTC->CRL &= ~RTC_CRL_ALRF;
 269              		.loc 1 60 3 is_stmt 1 view .LVU85
 270              		.loc 1 60 12 is_stmt 0 view .LVU86
 271 0024 5A68     		ldr	r2, [r3, #4]
 272 0026 22F00202 		bic	r2, r2, #2
 273 002a 5A60     		str	r2, [r3, #4]
  61:Drivers/RTC/RTC.c **** 		RTC->CNTH = (0 >> 16U);
 274              		.loc 1 61 3 is_stmt 1 view .LVU87
 275              		.loc 1 61 13 is_stmt 0 view .LVU88
 276 002c 0022     		movs	r2, #0
 277 002e 9A61     		str	r2, [r3, #24]
  62:Drivers/RTC/RTC.c **** 		RTC->CNTL = (0 & RTC_CNTL_RTC_CNT); /*Beginning values...*/
 278              		.loc 1 62 3 is_stmt 1 view .LVU89
 279              		.loc 1 62 13 is_stmt 0 view .LVU90
 280 0030 DA61     		str	r2, [r3, #28]
  63:Drivers/RTC/RTC.c **** 		RTC->ALRH = (0 >> 16U);
 281              		.loc 1 63 3 is_stmt 1 view .LVU91
 282              		.loc 1 63 13 is_stmt 0 view .LVU92
 283 0032 1A62     		str	r2, [r3, #32]
  64:Drivers/RTC/RTC.c **** 		RTC->ALRL = (1 & RTC_ALRL_RTC_ALR); /*When obtain this value generate alarm */
 284              		.loc 1 64 3 is_stmt 1 view .LVU93
 285              		.loc 1 64 13 is_stmt 0 view .LVU94
 286 0034 0122     		movs	r2, #1
 287 0036 5A62     		str	r2, [r3, #36]
  65:Drivers/RTC/RTC.c **** 		RTC->CRL &= ~RTC_CRL_CNF;
 288              		.loc 1 65 3 is_stmt 1 view .LVU95
 289              		.loc 1 65 12 is_stmt 0 view .LVU96
 290 0038 5A68     		ldr	r2, [r3, #4]
 291 003a 22F01002 		bic	r2, r2, #16
 292 003e 5A60     		str	r2, [r3, #4]
  66:Drivers/RTC/RTC.c **** 		while ( (RTC->CRL & RTC_CRL_RTOFF) == 0 );
 293              		.loc 1 66 3 is_stmt 1 view .LVU97
 294              	.L13:
 295              		.loc 1 66 44 discriminator 1 view .LVU98
 296              		.loc 1 66 9 discriminator 1 view .LVU99
 297              		.loc 1 66 15 is_stmt 0 discriminator 1 view .LVU100
 298 0040 0A4B     		ldr	r3, .L16
 299 0042 5B68     		ldr	r3, [r3, #4]
 300              		.loc 1 66 9 discriminator 1 view .LVU101
 301 0044 13F0200F 		tst	r3, #32
 302 0048 FAD0     		beq	.L13
 303              	.L11:
  67:Drivers/RTC/RTC.c **** 	}
  68:Drivers/RTC/RTC.c **** 	if ( (RTC->CRL & RTC_CRL_SECF) == 1 )
 304              		.loc 1 68 2 is_stmt 1 view .LVU102
 305              		.loc 1 68 11 is_stmt 0 view .LVU103
 306 004a 084B     		ldr	r3, .L16
 307 004c 5B68     		ldr	r3, [r3, #4]
 308              		.loc 1 68 5 view .LVU104
 309 004e 13F0010F 		tst	r3, #1
 310 0052 09D0     		beq	.L10
 311              	.L15:
  69:Drivers/RTC/RTC.c **** 	{
  70:Drivers/RTC/RTC.c **** 		while ( (RTC->CRL & RTC_CRL_RTOFF) == 0 );
 312              		.loc 1 70 44 is_stmt 1 discriminator 1 view .LVU105
 313              		.loc 1 70 9 discriminator 1 view .LVU106
 314              		.loc 1 70 15 is_stmt 0 discriminator 1 view .LVU107
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 36


 315 0054 054B     		ldr	r3, .L16
 316 0056 5B68     		ldr	r3, [r3, #4]
 317              		.loc 1 70 9 discriminator 1 view .LVU108
 318 0058 13F0200F 		tst	r3, #32
 319 005c FAD0     		beq	.L15
  71:Drivers/RTC/RTC.c **** 		RTC->CRL &=  ~RTC_CRL_SECF;
 320              		.loc 1 71 3 is_stmt 1 view .LVU109
 321              		.loc 1 71 12 is_stmt 0 view .LVU110
 322 005e 034A     		ldr	r2, .L16
 323 0060 5368     		ldr	r3, [r2, #4]
 324 0062 23F00103 		bic	r3, r3, #1
 325 0066 5360     		str	r3, [r2, #4]
 326              	.L10:
  72:Drivers/RTC/RTC.c **** 	}
  73:Drivers/RTC/RTC.c **** }...
 327              		.loc 1 73 1 view .LVU111
 328 0068 7047     		bx	lr
 329              	.L17:
 330 006a 00BF     		.align	2
 331              	.L16:
 332 006c 00280040 		.word	1073752064
 333 0070 00000000 		.word	.LANCHOR0
 334              		.cfi_endproc
 335              	.LFE67:
 337              		.global	RTC_AlarmFlag
 338              		.section	.bss.RTC_AlarmFlag,"aw",%nobits
 339              		.set	.LANCHOR0,. + 0
 342              	RTC_AlarmFlag:
 343 0000 00       		.space	1
 344              		.text
 345              	.Letext0:
 346              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 347              		.file 4 "d:\\gnu_tools\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machine\\_
 348              		.file 5 "d:\\gnu_tools\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdi
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 RTC.c
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:18     .text.ConfigRTC:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:24     .text.ConfigRTC:00000000 ConfigRTC
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:185    .text.ConfigRTC:00000088 $d
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:193    .text.RTC_Alarm_IRQHandler:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:199    .text.RTC_Alarm_IRQHandler:00000000 RTC_Alarm_IRQHandler
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:222    .text.RTC_Alarm_IRQHandler:00000014 $d
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:228    .text.RTC_IRQHandler:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:234    .text.RTC_IRQHandler:00000000 RTC_IRQHandler
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:332    .text.RTC_IRQHandler:0000006c $d
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:342    .bss.RTC_AlarmFlag:00000000 RTC_AlarmFlag
C:\Users\Teodor\AppData\Local\Temp\cc1UWIX0.s:343    .bss.RTC_AlarmFlag:00000000 $d

NO UNDEFINED SYMBOLS
