2025-02-18 10:59:11     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 10:59:11     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/tech_align.csv', 'pins_align': './demo/cell_apr/settings/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 10:59:11     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-18 10:59:11     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-18 10:59:11     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-18 11:15:01     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 11:15:01     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/tech_align.csv', 'pins_align': './demo/cell_apr/settings/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 11:15:02     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-18 11:15:02     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-18 11:15:02     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-18 11:22:38     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 11:22:38     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/tech_align.csv', 'pins_align': './demo/cell_apr/settings/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 11:23:10     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 11:23:10     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/tech_align.csv', 'pins_align': './demo/cell_apr/settings/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 11:23:11     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-18 11:23:11     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-18 11:23:11     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-18 11:45:04     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 11:45:04     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/tech_align.csv', 'pins_align': './demo/cell_apr/settings/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 11:45:07     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 11:45:07     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/tech_align.csv', 'pins_align': './demo/cell_apr/settings/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 11:45:17     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 11:45:17     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/tech_align.csv', 'pins_align': './demo/cell_apr/settings/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 11:45:18     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-18 11:45:18     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-18 11:45:18     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-18 11:46:06     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 11:46:06     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/tech_align.csv', 'pins_align': './demo/cell_apr/settings/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 11:46:07     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-18 11:46:07     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-18 11:46:07     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-18 15:33:51     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 15:33:51     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/c110/tech_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 15:33:52     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-18 15:34:30     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 15:34:30     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'tech_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 15:34:31     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-18 15:37:00     INFO: ************Create Cell Apr: c110 Logger************
2025-02-18 15:37:00     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-18 15:37:01     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-18 15:37:01     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-18 15:37:01     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 10:39:27     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 10:39:27     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 10:39:58     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 10:39:58     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 10:39:59     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 10:39:59     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 10:39:59     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 12:00:07     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 12:00:07     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 12:00:08     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 12:00:08     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 12:00:08     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 12:00:28     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 12:00:28     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 12:00:29     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 12:00:29     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 12:00:29     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 12:00:57     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 12:00:57     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 12:00:58     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 12:00:58     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 12:00:58     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 12:01:54     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 12:01:54     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 12:01:55     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 12:01:55     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 12:01:55     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:13:16     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:13:16     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:13:17     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:13:17     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:13:17     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:19:06     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:19:06     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:19:07     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:19:07     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:19:07     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:23:32     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:23:32     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:23:33     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:23:33     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:23:33     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:24:19     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:24:19     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:24:20     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:24:20     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:24:20     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:25:38     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:25:38     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:25:39     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:25:39     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:25:39     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:27:56     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:27:56     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:27:57     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:27:57     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:27:57     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:28:43     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:28:43     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:28:44     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:28:44     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:28:44     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:29:22     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:29:22     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:29:23     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:29:23     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:29:23     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:34:30     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:34:30     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:34:31     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:34:31     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:34:31     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 15:41:30     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 15:41:30     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 15:41:31     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 15:41:31     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 15:41:31     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:04:06     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:04:06     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:04:07     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:04:07     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:04:07     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:05:58     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:05:58     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:05:59     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:05:59     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:05:59     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:06:10     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:06:10     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:06:11     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:06:11     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:06:11     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:07:16     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:07:16     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:07:17     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:07:17     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:07:17     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:07:46     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:07:46     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:07:47     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:07:47     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:07:47     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:16:56     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:16:56     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:16:57     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:16:57     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:16:57     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:17:32     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:17:32     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:17:33     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:17:33     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:17:33     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:19:14     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:19:14     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:19:15     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:19:15     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:19:15     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:25:26     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:25:26     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:25:27     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:25:27     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:25:27     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:26:08     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:26:08     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:26:09     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:26:09     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:26:09     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:28:50     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:28:50     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:28:51     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:28:51     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:28:51     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 16:29:02     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 16:29:02     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 16:29:03     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 16:29:03     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 16:29:03     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 17:18:43     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 17:18:43     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 17:18:44     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 17:18:44     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 17:18:44     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-19 17:19:26     INFO: ************Create Cell Apr: c110 Logger************
2025-02-19 17:19:26     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-19 17:19:26     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-19 17:19:26     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-19 17:19:26     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:23:09     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:23:09     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:23:10     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:23:10     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:23:10     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:23:17     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:23:17     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:23:18     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:23:18     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:23:18     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:25:08     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:25:08     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:25:09     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:25:09     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:25:09     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:29:37     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:29:37     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:29:38     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:29:38     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:29:38     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:30:30     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:30:30     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:30:30     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:30:30     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:30:30     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:33:31     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:33:31     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:33:32     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:33:32     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:33:32     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:34:20     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:34:20     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:34:21     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:34:21     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:34:21     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:36:10     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:36:10     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:36:11     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:36:11     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:36:11     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:37:06     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:37:06     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:37:07     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:37:07     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:37:07     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:38:37     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:38:37     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:38:38     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:38:38     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:38:38     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 10:41:26     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 10:41:26     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 10:41:27     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 10:41:27     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 10:41:27     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 11:12:33     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 11:12:33     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 11:12:34     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 11:12:34     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 11:12:34     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 11:14:19     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 11:14:19     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 11:14:20     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 11:14:20     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 11:14:20     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 11:15:15     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 11:15:15     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': 'all', 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 11:15:16     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 11:15:16     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 11:15:16     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 11:23:59     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 11:23:59     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['all'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 11:24:00     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 11:24:00     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 11:24:00     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-20 11:24:54     INFO: ************Create Cell Apr: c110 Logger************
2025-02-20 11:24:54     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-20 11:24:56     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-20 11:24:56     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-20 11:24:56     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 11:51:05     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 11:51:05     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 11:51:06     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 11:51:06     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 11:51:06     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 11:51:58     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 11:51:58     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 11:51:59     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 11:51:59     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 11:51:59     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 11:52:01     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 11:52:01     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 11:52:02     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 11:52:02     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 11:52:02     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 11:52:14     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 11:52:14     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 11:52:15     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 11:52:15     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 11:52:15     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 11:52:41     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 11:52:41     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 11:52:42     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 11:52:42     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 11:52:42     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 11:54:20     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 11:54:20     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 11:54:21     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 11:54:21     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 11:54:21     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 15:05:53     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 15:05:53     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 15:05:55     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 15:05:55     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 15:05:55     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 15:05:56     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 15:05:56 2025
2025-02-25 15:09:38     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 15:09:38     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 15:09:39     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 15:09:39     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 15:09:39     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 15:09:40     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 15:09:40 2025
2025-02-25 15:19:14     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 15:19:14     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 15:19:15     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 15:19:15     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 15:19:15     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 15:19:16     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 15:19:16 2025
2025-02-25 15:28:30     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 15:28:30     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 15:28:31     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 15:28:31     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 15:28:31     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 15:28:32     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 15:28:32 2025
2025-02-25 15:53:08     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 15:53:08     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 15:53:09     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 15:53:09     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 15:53:09     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 15:53:10     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 15:53:10 2025
2025-02-25 15:54:36     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 15:54:36     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 15:54:37     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 15:54:37     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 15:54:37     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 15:54:39     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 15:54:39 2025
2025-02-25 16:45:36     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 16:45:36     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 16:45:37     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 16:45:37     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 16:45:37     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 16:45:38     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 16:45:38 2025
2025-02-25 17:17:49     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 17:17:49     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 17:17:50     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 17:17:50     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 17:17:50     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 17:18:18     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 17:18:18     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 17:18:19     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 17:18:19     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 17:18:19     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 17:18:20     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 17:18:20 2025
2025-02-25 18:20:13     INFO: ************Create Cell Apr: c110 Logger************
2025-02-25 18:20:13     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-25 18:20:14     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-25 18:20:14     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-25 18:20:14     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-25 18:20:15     INFO: ascell-> Begin processing techc110 @ Tue Feb 25 18:20:15 2025
2025-02-26 10:44:31     INFO: ************Create Cell Apr: c110 Logger************
2025-02-26 10:44:31     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-26 10:44:32     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-26 10:44:32     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-26 10:44:32     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-26 10:44:48     INFO: ************Create Cell Apr: c110 Logger************
2025-02-26 10:44:48     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-26 10:44:49     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-26 10:44:49     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-26 10:44:49     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-26 10:44:50     INFO: ascell-> Begin processing techc110 @ Wed Feb 26 10:44:50 2025
2025-02-26 10:54:48     INFO: ************Create Cell Apr: c110 Logger************
2025-02-26 10:54:48     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-26 10:54:49     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-26 10:54:49     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-26 10:54:49     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-26 10:54:50     INFO: ascell-> Begin processing techc110 @ Wed Feb 26 10:54:50 2025
2025-02-26 10:55:31     INFO: ************Create Cell Apr: c110 Logger************
2025-02-26 10:55:31     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-26 10:55:32     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-26 10:55:32     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-26 10:55:32     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-26 10:55:33     INFO: ascell-> Begin processing techc110 @ Wed Feb 26 10:55:33 2025
2025-02-26 10:57:13     INFO: ************Create Cell Apr: c110 Logger************
2025-02-26 10:57:13     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-02-26 10:57:14     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-02-26 10:57:14     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-02-26 10:57:14     INFO: tech->Load tech files of tech:c110 sucessfully
2025-02-26 10:57:15     INFO: ascell-> Begin processing techc110 @ Wed Feb 26 10:57:15 2025
