<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: 5CGTFD7(B5|C5|D5)/5CGXBC7B6/.. (0x02B030DD)" sof_file="../top_level_fil.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2023/01/13 14:35:43  #0">
      <clock name="sysclk_n" polarity="posedge" tap_mode="probeonly"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="2048" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[0]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[1]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[2]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[3]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[4]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[5]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[6]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[0]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[1]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[2]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[3]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[4]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[5]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[6]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|enb" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|DUTCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|MACTXCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|TXCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[0]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[1]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[2]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[3]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4]" tap_mode="classic"/>
          <wire name="ClkIn" tap_mode="probeonly"/>
          <wire name="ETH_RXCLK~input" tap_mode="probeonly"/>
          <wire name="ETH_RXD[0]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[1]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[2]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[3]" tap_mode="probeonly"/>
          <wire name="ETH_TXCLK" tap_mode="probeonly"/>
          <wire name="ETH_TXCLK~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[0]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[0]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[1]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[1]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[2]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[2]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[3]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[3]~output" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[0]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[1]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[2]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[3]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[4]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[5]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[6]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[0]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[1]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[2]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[3]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[4]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[5]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[6]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|enb" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|DUTCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|MACTXCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|TXCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[0]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[1]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[2]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[3]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4]" tap_mode="classic"/>
          <wire name="ClkIn" tap_mode="probeonly"/>
          <wire name="ETH_RXCLK~input" tap_mode="probeonly"/>
          <wire name="ETH_RXD[0]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[1]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[2]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[3]" tap_mode="probeonly"/>
          <wire name="ETH_TXCLK" tap_mode="probeonly"/>
          <wire name="ETH_TXCLK~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[0]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[0]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[1]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[1]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[2]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[2]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[3]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[3]~output" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[0]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[1]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[2]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[3]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[4]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[5]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[6]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[0]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[1]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[2]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[3]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[4]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[5]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[6]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7]" tap_mode="classic"/>
          <wire name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|enb" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|DUTCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|MACTXCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|TXCLK" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[0]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[1]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[2]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[3]" tap_mode="classic"/>
          <wire name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4]" tap_mode="classic"/>
          <wire name="ClkIn" tap_mode="probeonly"/>
          <wire name="ETH_RXCLK~input" tap_mode="probeonly"/>
          <wire name="ETH_RXD[0]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[1]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[2]" tap_mode="probeonly"/>
          <wire name="ETH_RXD[3]" tap_mode="probeonly"/>
          <wire name="ETH_TXCLK" tap_mode="probeonly"/>
          <wire name="ETH_TXCLK~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[0]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[0]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[1]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[1]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[2]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[2]~output" tap_mode="probeonly"/>
          <wire name="ETH_TXD[3]" tap_mode="probeonly"/>
          <wire name="ETH_TXD[3]~output" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXCLK" storage_index="31" tap_mode="probeonly" trigger_index="31" type="unknown"/>
          <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXCLK~output" storage_index="32" tap_mode="probeonly" trigger_index="32" type="unknown"/>
          <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[0]~output" storage_index="34" tap_mode="probeonly" trigger_index="34" type="unknown"/>
          <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[1]~output" storage_index="36" tap_mode="probeonly" trigger_index="36" type="unknown"/>
          <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[2]~output" storage_index="38" tap_mode="probeonly" trigger_index="38" type="unknown"/>
          <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[3]~output" storage_index="40" tap_mode="probeonly" trigger_index="40" type="unknown"/>
          <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ClkIn" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
          <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXCLK~input" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="ETH_RXD[3..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="input pin">
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[3]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[2]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[1]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[0]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="ETH_TXD[3..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[3]" storage_index="39" tap_mode="probeonly" trigger_index="39" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[2]" storage_index="37" tap_mode="probeonly" trigger_index="37" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[1]" storage_index="35" tap_mode="probeonly" trigger_index="35" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[0]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="unknown"/>
          </node>
          <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|enb" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[6]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[5]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[4]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[3]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[2]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[1]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[6]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[5]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[4]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[3]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[2]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[1]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[0]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          </node>
          <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|DUTCLK" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|MACTXCLK" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|TXCLK" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[3]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[2]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[1]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[0]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXCLK" storage_index="31" tap_mode="probeonly" trigger_index="31" type="unknown"/>
          <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXCLK~output" storage_index="32" tap_mode="probeonly" trigger_index="32" type="unknown"/>
          <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[0]~output" storage_index="34" tap_mode="probeonly" trigger_index="34" type="unknown"/>
          <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[1]~output" storage_index="36" tap_mode="probeonly" trigger_index="36" type="unknown"/>
          <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[2]~output" storage_index="38" tap_mode="probeonly" trigger_index="38" type="unknown"/>
          <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[3]~output" storage_index="40" tap_mode="probeonly" trigger_index="40" type="unknown"/>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ClkIn" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXCLK~input" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="ETH_RXD[3..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="input pin">
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[3]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[2]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[1]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[0]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="ETH_TXD[3..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[3]" storage_index="39" tap_mode="probeonly" trigger_index="39" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[2]" storage_index="37" tap_mode="probeonly" trigger_index="37" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[1]" storage_index="35" tap_mode="probeonly" trigger_index="35" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[0]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="unknown"/>
          </bus>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|enb" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[6]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[5]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[4]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[3]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[2]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[1]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[6]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[5]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[4]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[3]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[2]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[1]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[0]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          </bus>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|DUTCLK" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|MACTXCLK" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|TXCLK" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[3]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[2]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[1]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[0]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXCLK" storage_index="31" tap_mode="probeonly" trigger_index="31" type="unknown"/>
          <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXCLK~output" storage_index="32" tap_mode="probeonly" trigger_index="32" type="unknown"/>
          <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[0]~output" storage_index="34" tap_mode="probeonly" trigger_index="34" type="unknown"/>
          <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[1]~output" storage_index="36" tap_mode="probeonly" trigger_index="36" type="unknown"/>
          <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[2]~output" storage_index="38" tap_mode="probeonly" trigger_index="38" type="unknown"/>
          <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[3]~output" storage_index="40" tap_mode="probeonly" trigger_index="40" type="unknown"/>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ClkIn" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXCLK~input" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="ETH_RXD[3..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="input pin">
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[3]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[2]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[1]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_RXD[0]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="ETH_TXD[3..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[3]" storage_index="39" tap_mode="probeonly" trigger_index="39" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[2]" storage_index="37" tap_mode="probeonly" trigger_index="37" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[1]" storage_index="35" tap_mode="probeonly" trigger_index="35" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ETH_TXD[0]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="unknown"/>
          </bus>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|enb" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[6]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[5]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[4]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[3]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[2]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[1]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[6]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[5]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[4]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[3]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[2]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[1]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[0]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          </bus>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|DUTCLK" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|MACTXCLK" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|TXCLK" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="combinatorial">
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[3]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[2]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[1]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="MWClkMgr:u_ClockManager|altpll:u_dcm|clk[0]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="590D6333" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2023/01/13 14:39:52  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="512" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level editor="basic_or" enabled="yes" name="condition1" type="advanced">
            <power_up enabled="yes">
              <power_up_expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'ClkIn') && variable(1))), ((mbpm('X', 'ETH_RXCLK~input') && variable(1))), ((mbpm('X', 'ETH_TXCLK') && variable(1))), ((mbpm('X', 'ETH_TXCLK~output') && variable(1))), ((mbpm('X', 'ETH_TXD[0]~output') && variable(1))), ((mbpm('X', 'ETH_TXD[1]~output') && variable(1))), ((mbpm('X', 'ETH_TXD[2]~output') && variable(1))), ((mbpm('X', 'ETH_TXD[3]~output') && variable(1))), ((mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|enb') && variable(1))), ((mbpm('X', 'MWClkMgr:u_ClockManager|DUTCLK') && variable(1))), ((mbpm('X', 'MWClkMgr:u_ClockManager|MACTXCLK') && variable(1))), ((mbpm('X', 'MWClkMgr:u_ClockManager|TXCLK') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'ETH_RXD[0]') && variable(1)), (mbpm('X', 'ETH_RXD[1]') && variable(1)), (mbpm('X', 'ETH_RXD[2]') && variable(1)), (mbpm('X', 'ETH_RXD[3]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'ETH_TXD[0]') && variable(1)), (mbpm('X', 'ETH_TXD[1]') && variable(1)), (mbpm('X', 'ETH_TXD[2]') && variable(1)), (mbpm('X', 'ETH_TXD[3]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[0]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[1]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[2]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[3]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[4]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[5]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[6]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[0]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[1]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[2]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[3]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[4]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[5]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[6]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[0]') && variable(1)), (mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[1]') && variable(1)), (mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[2]') && variable(1)), (mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[3]') && variable(1)), (mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4]') && variable(1))}))})]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'ClkIn') && variable(1))), ((mbpm('X', 'ETH_RXCLK~input') && variable(1))), ((mbpm('X', 'ETH_TXCLK') && variable(1))), ((mbpm('X', 'ETH_TXCLK~output') && variable(1))), ((mbpm('X', 'ETH_TXD[0]~output') && variable(1))), ((mbpm('X', 'ETH_TXD[1]~output') && variable(1))), ((mbpm('X', 'ETH_TXD[2]~output') && variable(1))), ((mbpm('X', 'ETH_TXD[3]~output') && variable(1))), ((mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|enb') && variable(1))), ((mbpm('X', 'MWClkMgr:u_ClockManager|DUTCLK') && variable(1))), ((mbpm('X', 'MWClkMgr:u_ClockManager|MACTXCLK') && variable(1))), ((mbpm('X', 'MWClkMgr:u_ClockManager|TXCLK') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'ETH_RXD[0]') && variable(1)), (mbpm('X', 'ETH_RXD[1]') && variable(1)), (mbpm('X', 'ETH_RXD[2]') && variable(1)), (mbpm('X', 'ETH_RXD[3]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'ETH_TXD[0]') && variable(1)), (mbpm('X', 'ETH_TXD[1]') && variable(1)), (mbpm('X', 'ETH_TXD[2]') && variable(1)), (mbpm('X', 'ETH_TXD[3]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[0]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[1]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[2]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[3]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[4]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[5]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[6]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|din[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[0]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[1]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[2]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[3]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[4]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[5]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[6]') && variable(1)), (mbpm('X', 'FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|dout[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[0]') && variable(1)), (mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[1]') && variable(1)), (mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[2]') && variable(1)), (mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[3]') && variable(1)), (mbpm('X', 'MWClkMgr:u_ClockManager|altpll:u_dcm|clk[4]') && variable(1))}))})]]>
            </expression>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>11111111111111111111111111111111111111111
            <pwr_up_transitional>11111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="96"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1024,705"/>
    <multi attribute="jtag widget size" size="2" value="348,135"/>
  </global_info>
</session>
