Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar  5 09:23:24 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   250 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     4 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             498 |          136 |
| No           | No                    | Yes                    |              14 |            5 |
| No           | Yes                   | No                     |             263 |          103 |
| Yes          | No                    | No                     |             777 |          198 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |             794 |          215 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                      Enable Signal                                                                                                                     |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del/i_pipe/vsm_addr_reg[2]_0                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del/i_pipe/vsm_addr_reg[4]                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_id_fifo/id_fifo_write                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_selector/VALID_DEL/i_pipe/fifo_write                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del/i_pipe/first_q                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_start_axi_read_del.i_start_axi_read_del/i_pipe/opt_has_pipe.first_q_reg[0]_9                                                                                                                                   |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                        | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/FSM_onehot_current_state[4]_i_1_n_0                                                                                                                                                                    | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                             | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                         |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                               |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                 |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                             | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mem_rlast_0                                                        |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/first_q                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | BD/design_2_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                         | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_reset_ah                                                                                                                                                                                                                            |                6 |              7 |         1.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |              7 |         1.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                               | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                 |                4 |              8 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                           | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                      | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                 |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                     | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                   | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                         |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                5 |             12 |         2.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                               |                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del/i_pipe/vsm_addr_reg[2]                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/reg_rdata_rm_table_ctrl                                                                                                                           | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_in_shutdown_del.i_in_shutdown_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                               |                3 |             13 |         4.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                               |                5 |             15 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                    | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                   | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                         | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_start_axi_read_del.i_start_axi_read_del/i_pipe/reset_0                                                                                                                                                               |                6 |             18 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             20 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                      | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                6 |             21 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                       | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             21 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                         | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             24 |         2.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_1_n_0                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/rd_avail_2_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del/i_pipe/I44                                                                                                               |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/vsm_addr_reg[3]_1[0]                                                                                                                                                                                   | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/SR[0]                                                                                                                                                                   |                7 |             32 |         4.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/vsm_addr_reg[2]_1[0]                                                                                                                                                                                   | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/SR[0]                                                                                                                                                                   |                6 |             32 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                          | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/E[0]                                                                                                                                                                                                   | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             33 |         3.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/E[0]                                                                                                                                                                                                           | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                                  |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                    | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             35 |         3.18 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |               12 |             39 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             40 |         3.64 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                  |                6 |             43 |         7.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                     |                9 |             46 |         5.11 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |               14 |             47 |         3.36 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             47 |         5.22 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             47 |         3.92 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             48 |         4.80 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             48 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             48 |         4.36 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             48 |         4.36 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/FSM_sequential_b_fsm.fsm_cs_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             56 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/E[0]                                                                                                                                                                                             | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |               11 |             57 |         5.18 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               11 |             62 |         5.64 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/first_q                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               10 |             64 |         6.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/fifo_write                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             65 |         7.22 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                                                                                                                                                                  |               13 |             66 |         5.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                             |                                                                                                                                                                                                                                                                                  |               15 |             66 |         4.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                                                         |               32 |             79 |         2.47 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |              137 |            499 |         3.64 |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


