

================================================================
== Vitis HLS Report for 'Loop_FRAMES_CP_OUTER_proc1'
================================================================
* Date:           Fri Dec 13 11:12:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.804 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446466|   446466|  4.465 ms|  4.465 ms|  446466|  446466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- FRAMES_CP_OUTER_FRAMES_CP_INNER  |   446464|   446464|         2|          1|          1|  446464|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %frames, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame1_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame1_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame2_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame2_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame3_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame3_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame4_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame4_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame5_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame5_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %r"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %c"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body210.i.i.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:451]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln451 = icmp_eq  i19 %indvar_flatten_load, i19 446464" [optical_flow.cpp:451]   --->   Operation 24 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%add_ln451_1 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:451]   --->   Operation 25 'add' 'add_ln451_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %for.inc259.i.i.i, void %Loop_FRAMES_CP_OUTER_proc1.exit" [optical_flow.cpp:451]   --->   Operation 26 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%c_load = load i11 %c" [optical_flow.cpp:453]   --->   Operation 27 'load' 'c_load' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_load = load i9 %r" [optical_flow.cpp:451]   --->   Operation 28 'load' 'r_load' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%add_ln451 = add i9 %r_load, i9 1" [optical_flow.cpp:451]   --->   Operation 29 'add' 'add_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln453 = icmp_eq  i11 %c_load, i11 1024" [optical_flow.cpp:453]   --->   Operation 30 'icmp' 'icmp_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%select_ln451 = select i1 %icmp_ln453, i11 0, i11 %c_load" [optical_flow.cpp:451]   --->   Operation 31 'select' 'select_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln451_1 = select i1 %icmp_ln453, i9 %add_ln451, i9 %r_load" [optical_flow.cpp:451]   --->   Operation 32 'select' 'select_ln451_1' <Predicate = (!icmp_ln451)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %select_ln451_1, i10 0" [optical_flow.cpp:458]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln458 = zext i11 %select_ln451" [optical_flow.cpp:458]   --->   Operation 34 'zext' 'zext_ln458' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.80ns)   --->   "%add_ln458 = add i19 %tmp, i19 %zext_ln458" [optical_flow.cpp:458]   --->   Operation 35 'add' 'add_ln458' <Predicate = (!icmp_ln451)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln458_1 = zext i19 %add_ln458" [optical_flow.cpp:458]   --->   Operation 36 'zext' 'zext_ln458_1' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%frames_addr = getelementptr i64 %frames, i64 0, i64 %zext_ln458_1" [optical_flow.cpp:458]   --->   Operation 37 'getelementptr' 'frames_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.98ns)   --->   "%p_Val2_s = load i19 %frames_addr" [optical_flow.cpp:458]   --->   Operation 38 'load' 'p_Val2_s' <Predicate = (!icmp_ln451)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 446464> <RAM>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%add_ln453 = add i11 %select_ln451, i11 1" [optical_flow.cpp:453]   --->   Operation 39 'add' 'add_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln453 = store i19 %add_ln451_1, i19 %indvar_flatten" [optical_flow.cpp:453]   --->   Operation 40 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln453 = store i9 %select_ln451_1, i9 %r" [optical_flow.cpp:453]   --->   Operation 41 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln453 = store i11 %add_ln453, i11 %c" [optical_flow.cpp:453]   --->   Operation 42 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln451)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @FRAMES_CP_OUTER_FRAMES_CP_INNER_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 446464, i64 446464, i64 446464"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln455 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:455]   --->   Operation 45 'specpipeline' 'specpipeline_ln455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [optical_flow.cpp:453]   --->   Operation 46 'specloopname' 'specloopname_ln453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.98ns)   --->   "%p_Val2_s = load i19 %frames_addr" [optical_flow.cpp:458]   --->   Operation 47 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 446464> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%r_V = trunc i64 %p_Val2_s"   --->   Operation 48 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln841 = zext i8 %r_V"   --->   Operation 49 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.19ns)   --->   "%write_ln460 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame1_a_V, i17 %zext_ln841" [optical_flow.cpp:460]   --->   Operation 50 'write' 'write_ln460' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_V_205 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 8, i32 15"   --->   Operation 51 'partselect' 'r_V_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln841_1 = zext i8 %r_V_205"   --->   Operation 52 'zext' 'zext_ln841_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.19ns)   --->   "%write_ln461 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame2_a_V, i17 %zext_ln841_1" [optical_flow.cpp:461]   --->   Operation 53 'write' 'write_ln461' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_206 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 16, i32 23"   --->   Operation 54 'partselect' 'r_V_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln841_2 = zext i8 %r_V_206"   --->   Operation 55 'zext' 'zext_ln841_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.19ns)   --->   "%write_ln462 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame3_a_V, i17 %zext_ln841_2" [optical_flow.cpp:462]   --->   Operation 56 'write' 'write_ln462' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_207 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 24, i32 31"   --->   Operation 57 'partselect' 'r_V_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln841_3 = zext i8 %r_V_207"   --->   Operation 58 'zext' 'zext_ln841_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.19ns)   --->   "%write_ln464 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame4_a_V, i17 %zext_ln841_3" [optical_flow.cpp:464]   --->   Operation 59 'write' 'write_ln464' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_208 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 39"   --->   Operation 60 'partselect' 'r_V_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln841_4 = zext i8 %r_V_208"   --->   Operation 61 'zext' 'zext_ln841_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.19ns)   --->   "%write_ln465 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame5_a_V, i17 %zext_ln841_4" [optical_flow.cpp:465]   --->   Operation 62 'write' 'write_ln465' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln453 = br void %for.body210.i.i.i" [optical_flow.cpp:453]   --->   Operation 63 'br' 'br_ln453' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.8ns
The critical path consists of the following:
	'alloca' operation ('r') [8]  (0 ns)
	'load' operation ('r_load', optical_flow.cpp:451) on local variable 'r' [32]  (0 ns)
	'add' operation ('add_ln451', optical_flow.cpp:451) [33]  (0.715 ns)
	'select' operation ('select_ln451_1', optical_flow.cpp:451) [38]  (0.303 ns)
	'add' operation ('add_ln458', optical_flow.cpp:458) [41]  (0.803 ns)
	'getelementptr' operation ('frames_addr', optical_flow.cpp:458) [43]  (0 ns)
	'load' operation ('__Val2__', optical_flow.cpp:458) on array 'frames' [46]  (2.98 ns)

 <State 2>: 4.18ns
The critical path consists of the following:
	'load' operation ('__Val2__', optical_flow.cpp:458) on array 'frames' [46]  (2.98 ns)
	fifo write operation ('write_ln460', optical_flow.cpp:460) on port 'frame1_a_V' (optical_flow.cpp:460) [49]  (1.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
