// Seed: 4059643734
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1
);
  assign id_0 = 1 & id_1;
  module_0();
endmodule
module module_2 (
    input  tri1 id_0,
    output tri1 id_1
);
  tri  id_3;
  wire id_4;
  wire id_5;
  id_6(
      .id_0(id_3), .id_1(1 - id_3), .id_2(1), .id_3(1'b0)
  ); module_0();
endmodule
module module_3 (
    input supply1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    output wand id_4,
    input supply1 id_5,
    output tri id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wand id_12,
    input tri id_13,
    output wand id_14,
    input wand id_15,
    output uwire id_16,
    output wand id_17,
    input uwire id_18,
    input uwire id_19,
    input supply0 id_20,
    input tri1 id_21
);
  assign id_1 = id_0;
  module_0();
endmodule
