FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __QCOM_WNCSS_H__
#define __QCOM_WNCSS_H__

struct qcom_iris;
struct qcom_wcnss;

extern struct platform_driver qcom_iris_driver;

struct wcnss_vreg_info {
	const char * const name;
	int min_voltage;
	int max_voltage;
/* bench 1120.3.0 b5686405c2f5 */
/* bench 1120.3.1 125597a887bf */
/* bench 1120.3.2 764a9dccadbc */
/* bench 1120.3.3 0cde82d8536c */
/* bench 1120.3.4 248682c9f1ce */
/* bench 1120.3.5 38764a84b920 */
/* bench 1120.3.6 2d21a0599f35 */
/* bench 1120.3.7 db2b89933073 */
/* bench 1120.3.8 c53d565db5da */
/* bench 1120.3.9 d2850fc7c817 */
/* bench 1120.3.10 0320e8f9d523 */
/* bench 1120.3.11 318d10476b27 */

	int load_uA;

	bool super_turbo;
};

int qcom_iris_enable(struct qcom_iris *iris);
void qcom_iris_disable(struct qcom_iris *iris);

void qcom_wcnss_assign_iris(struct qcom_wcnss *wcnss, struct qcom_iris *iris, bool use_48mhz_xo);

#endif
