#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Aug 27 23:15:35 2023
# Process ID: 12888
# Current directory: O:/ENGS 31/Final_project/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11568 O:\ENGS 31\Final_project\Vivado\Final_project.xpr
# Log file: O:/ENGS 31/Final_project/Vivado/vivado.log
# Journal file: O:/ENGS 31/Final_project/Vivado\vivado.jou
# Running On: mecha-10, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 16953 MB
#-----------------------------------------------------------sstart_guiWWARNING: [Common 17-2002] xilinx_board_store is available in tool installation area but store's item catalog metadata file is not mapped correctly for 2021.2 release.
open_project {O:/ENGS 31/Final_project/Vivado/Final_project.xpr}WWARNING: [Board 49-26] cannot add Board Part alpha-data.com:admpa100_2ms:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/AlphaData/admpa100_2ms/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part alpha-data.com:admpa101_2ms:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/AlphaData/admpa101_2ms/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v1:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v1/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v2/1.1/board.xml as part xczu3eg-sbva484-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v2:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v2/1.2/board.xml as part xczu3eg-sbva484-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_7ev_cc:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_7ev_cc/1.5/board.xml as part xczu7ev-fbvb900-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_eg_iocc_production:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_3eg_iocc/1.2/board.xml as part xczu3eg-sfva625-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_eg_pciecc_production:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_3eg_pciecc/1.3/board.xml as part xczu3eg-sfva625-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-25/1.1/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-50/1.1/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g30m-c4ev-4e002g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g30m-c4ev-4e002g-e008g-lia/1.0/board.xml as part xczu4ev-fbvb900-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g30m-c7ev-4e004g-e008g-lea:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g30m-c7ev-4e004g-e008g-lea/1.0/board.xml as part xczu7ev-fbvb900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-11eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-11eg-4e004g-e008g-lia/1.0/board.xml as part xczu11eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-17eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-17eg-4e004g-e008g-lia/1.0/board.xml as part xczu17eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-19eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-19eg-4e004g-e008g-lia/1.0/board.xml as part xczu19eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-2cg1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-2cg1-4e002g-e008g-bee/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-3eg1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-3eg1-4e002g-e008g-bee/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-4ev1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-4ev1-4e002g-e008g-bee/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-bed:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-bed/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-bee/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7cg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7CG/1.0/board.xml as part xczu7cg-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7EG/1.0/board.xml as part xczu7eg-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7ev:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7EV/1.0/board.xml as part xczu7ev-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7305-s50:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7305-S50/1.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k160t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K160T/1.0/board.xml as part xc7k160tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k410t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K410T-3E/1.0/board.xml as part xc7k410tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k410t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K410T/1.0/board.xml as part xc7k410tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k70t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K70T/1.0/board.xml as part xc7k70tfbg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k160t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K160T-3E/1.0/board.xml as part xc7k160tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k160t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K160T/1.0/board.xml as part xc7k160tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k410t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K410T-3E/1.0/board.xml as part xc7k410tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k410t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K410T/1.0/board.xml as part xc7k410tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8310-au25p:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8310-AU25P/1.0/board.xml as part xcau25p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8320-au25p:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8320-AU25P/1.2/board.xml as part xcau25p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku060-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU060-3E/1.0/board.xml as part xcku060-ffva1517-3-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku060:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU060/1.0/board.xml as part xcku060-ffva1517-1-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku115:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU115/1.0/board.xml as part xcku115-flva1517-1-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:am0010_3eg_1i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/AM0010_3EG_1I/1.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:am0010_4ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/AM0010_4EV_1E/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_070_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_70_2C/1.0/board.xml as part xc7k70tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_070_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_70_2I/1.0/board.xml as part xc7k70tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2C/1.0/board.xml as part xc7k160tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2c:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2C/2.0/board.xml as part xc7k160tffg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2I/1.0/board.xml as part xc7k160tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_3e:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_3E/2.0/board.xml as part xc7k160tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_325_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_325_2C/1.0/board.xml as part xc7k325tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_325_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_325_2I/1.0/board.xml as part xc7k325tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_410_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_410_2C/1.0/board.xml as part xc7k410tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_410_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_410_2I/1.0/board.xml as part xc7k410tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0802_2cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0802_2CG_1E/1.0/board.xml as part xczu2cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0802_2cg_1e:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0802_2CG_1E/2.0/board.xml as part xczu2cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2CG_1E/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2CG_1E/2.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2EG_1E/1.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2EG_1E/2.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/1.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/5.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/2.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/6.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/3.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/5.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/2.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/4.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/6.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1I/3.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1I/4.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1li:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1LI/3.0/board.xml as part xczu3eg-sfvc784-1l-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1li_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1LI/4.0/board.xml as part xczu3eg-sfvc784-1l-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4CG_1E/1.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4CG_1E/2.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/1.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/3.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/2.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/4.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/3.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/5.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/4.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/6.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/1.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/3.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/2.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/4.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/1.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/3.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/2.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/4.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/3.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/2.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/4.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1I/3.0/board.xml as part xczu4ev-sfvc784-1-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'O:/ENGS 31/Final_project/Vivado/Final_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.oopen_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 1554.727 ; gain = 316.223update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:114]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit finalproject_shell_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.645 ; gain = 10.832
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns TRUE, left argument length 16 is different from right argument length 4 for 'std_logic_vector_93' array [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_Shell_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_Shell_tb} -tclbatch {FinalProject_Shell_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source FinalProject_Shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_Shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1582.824 ; gain = 18.480
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns TRUE, left argument length 16 is different from right argument length 4 for 'std_logic_vector_93' array [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1582.824 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1591.223 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Sun Aug 27 23:34:39 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Sun Aug 27 23:34:39 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.258 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636028A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3427.043 ; gain = 1722.785
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Sun Aug 27 23:44:13 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Sun Aug 27 23:44:13 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Aug 28 00:05:06 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Mon Aug 28 00:05:06 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Aug 28 00:40:55 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Mon Aug 28 00:40:55 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Aug 28 00:49:37 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Mon Aug 28 00:49:37 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Aug 28 01:00:23 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Mon Aug 28 01:00:23 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Aug 28 01:09:02 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Mon Aug 28 01:09:02 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_Shell_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_Shell_tb} -tclbatch {FinalProject_Shell_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source FinalProject_Shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_Shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3486.125 ; gain = 9.625
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3486.609 ; gain = 0.484
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FinalProject_shell
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4175.109 ; gain = 351.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FinalProject_shell' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:54]
	Parameter CLOCK_DIVIDER_RATIO bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'system_clock_generation' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:14' bound to instance 'clocking' of component 'system_clock_generation' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:235]
INFO: [Synth 8-638] synthesizing module 'system_clock_generation' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:25]
	Parameter CLOCK_DIVIDER_RATIO bound to: 10 - type: integer 
INFO: [Synth 8-113] binding component instance 'system_clock_buffer' to cell 'BUFG' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:63]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'clock_forwarding_ODDR' to cell 'ODDR' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'system_clock_generation' (1#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:25]
	Parameter FREQUENCY_DIVIDER_RATIO bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'tick_generator' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:14' bound to instance 'tick_generation' of component 'tick_generator' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:242]
INFO: [Synth 8-638] synthesizing module 'tick_generator' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:25]
	Parameter FREQUENCY_DIVIDER_RATIO bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_generator' (2#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:25]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button1_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:256]
INFO: [Synth 8-638] synthesizing module 'button_interface' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'button_interface' (3#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:25]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button2_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:263]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button3_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:271]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button4_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:278]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button5_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:286]
INFO: [Synth 8-3491] module 'FinalProject_controller' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:14' bound to instance 'controller' of component 'FinalProject_controller' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:296]
INFO: [Synth 8-638] synthesizing module 'FinalProject_controller' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_controller' (4#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:33]
INFO: [Synth 8-3491] module 'FinalProject_datapath' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:14' bound to instance 'datapath' of component 'FinalProject_datapath' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:309]
INFO: [Synth 8-638] synthesizing module 'FinalProject_datapath' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:33]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:129]
WARNING: [Synth 8-614] signal 'second_four' is read in the process but is not in the sensitivity list [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:127]
WARNING: [Synth 8-614] signal 'first_four' is read in the process but is not in the sensitivity list [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:127]
WARNING: [Synth 8-614] signal 'high_second_four' is read in the process but is not in the sensitivity list [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:127]
WARNING: [Synth 8-614] signal 'high_first_four' is read in the process but is not in the sensitivity list [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:64]
WARNING: [Synth 8-3848] Net update_frequency in module/entity FinalProject_datapath does not have driver. [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_datapath' (5#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:33]
INFO: [Synth 8-3491] module 'FinalProject_LFSR' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:14' bound to instance 'led_lfsr' of component 'FinalProject_LFSR' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:323]
INFO: [Synth 8-638] synthesizing module 'FinalProject_LFSR' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_LFSR' (6#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:29]
INFO: [Synth 8-3491] module 'FinalProject_Display' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:14' bound to instance 'led_display' of component 'FinalProject_Display' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:330]
INFO: [Synth 8-638] synthesizing module 'FinalProject_Display' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_Display' (7#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:35]
INFO: [Synth 8-3491] module 'mux7seg' declared at 'O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:25' bound to instance 'seven_seg' of component 'mux7seg' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:357]
INFO: [Synth 8-638] synthesizing module 'mux7seg' [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:38]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:75]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:89]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'mux7seg' (8#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_shell' (9#1) [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:54]
WARNING: [Synth 8-7129] Port update_frequency[31] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[30] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[29] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[28] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[27] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[26] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[25] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[24] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[23] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[22] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[21] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[20] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[19] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[18] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[17] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[16] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[15] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[14] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[13] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[12] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[11] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[10] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[9] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[8] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[7] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[6] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[5] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[4] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[3] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[2] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[1] in module FinalProject_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_frequency[0] in module FinalProject_datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4230.430 ; gain = 406.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4248.340 ; gain = 424.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4248.340 ; gain = 424.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4260.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]
Finished Parsing XDC File [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4361.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4421.438 ; gain = 597.980
41 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4421.438 ; gain = 926.590
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_Shell_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_Shell_tb} -tclbatch {FinalProject_Shell_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source FinalProject_Shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_Shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4441.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4441.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4441.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 28 02:11:26 2023...
