########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

TOP_MODULE := scu_diob
PROJECT := scu_diob2
PROJECT_FILE := $(PROJECT).qpf
TOOL_PATH := /opt/hdl/altera/23.1/quartus/bin
TCL_INTERPRETER := quartus_sh -t
ifneq ($(strip $(TOOL_PATH)),)
TCL_INTERPRETER := $(TOOL_PATH)/$(TCL_INTERPRETER)
endif

SYN_FAMILY := Arria II GX
SYN_DEVICE := ep2agx125df25c5
SYN_PACKAGE := 25
SYN_GRADE := c5

TCL_CREATE := project_new $(PROJECT)
TCL_OPEN := project_open $(PROJECT)
ifneq ($(wildcard $(PROJECT_FILE)),)
TCL_CREATE := $(TCL_OPEN)
endif

#target for performing local synthesis
all: bitstream

SOURCES_VHDLFile := \
../../modules/a10vs/src/hdl/a10vs_ip/a10vs_ip/altera_voltage_sensor_231/synth/a10vs_ip_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd \
../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/xwrf_loopback.vhd \
../../modules/lpc_uart/i8042_kbc.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamers_stats.vhd \
../../modules/lpc_uart/postcode.vhd \
../../modules/heap/heap_writer.vhd \
../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd \
../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_pkg.vhd \
../../modules/scu_bus/scu_bus_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd \
../../ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/tx_streamer.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/dropping_buffer.vhd \
../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_32to64.vhd \
../../modules/diob/quench_detection.vhd \
../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd \
../../top/scu_diob2/atr_timeout.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/streamers_pkg.vhd \
../../modules/uart/uart_baudgen.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CSR_pack.vhd \
../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd \
../../modules/modulbus/Epcs_spi.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wb.vhd \
../../modules/ssd1325/src/hdl/generic_serial_master.vhd \
../../modules/psram/psram_pkg.vhd \
../../ip_cores/wr-cores/modules/timing/pulse_gen.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca.vhd \
../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd \
../../modules/function_generators/fg_quad/fg_quad_scu_bus.vhd \
../../modules/modulbus/led.vhd \
../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_64to32.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd \
../../modules/lpc_uart/lpc_uart_pkg.vhd \
../../ip_cores/general-cores/modules/common/gc_delay_line.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_internals_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd \
../../modules/power_test/power_test.vhd \
../../modules/ad7606/adc_scu_bus.vhd \
../../modules/eca_tap/eca_tap_auto_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd \
../../modules/mil/mil_en_decoder.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_path.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/xrtx_streamers_stats.vhd \
../../modules/chopper/Independent_Clk.vhd \
../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd \
../../top/scu_diob2/io_reg.vhd \
../../modules/ftm/ftm_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/xwr_streamers.vhd \
../../ip_cores/general-cores/modules/genrams/altera/generic_spram.vhd \
../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver.vhd \
../../ip_cores/wr-cores/platform/altera/wr_arria2_phy/wr_arria2_phy.vhd \
../../modules/mil/PU_Reset.vhd \
../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd \
../../modules/led_blink.vhd \
../../modules/wb_arria_reset/arria10_reset/arria10_reset/synth/arria10_reset.vhd \
../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_231/synth/asmi10_pkg.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_bus.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd \
../../modules/ad7606/adc_modul_bus.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd \
../../modules/scu_bus/scu_bus_slave.vhd \
../../top/scu_diob2/tag_ctrl.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd \
../../top/scu_diob2/atr_comp_ctrl.vhd \
../../modules/flash_loader/flash_loader_v01.vhd \
../../ip_cores/general-cores/modules/common/gc_reset_multi_aasd.vhd \
../../modules/modulbus/modulbus_loader.vhd \
../../top/scu_diob2/tag_n.vhd \
../../modules/a10ts/src/hdl/a10ts_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd \
../../modules/beam_dump/beam_dump.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xVME64xCore_Top.vhd \
../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd \
../../modules/function_generators/scu_slave_fg.vhd \
../../modules/daq/daq_pkg.vhd \
../../modules/wb_mil_scu/event_processing.vhd \
../../modules/function_generators/fg_quad/ring_buffer.vhd \
../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd \
../../modules/aux_functions/prio_encoder/prio_encoder_16_4.vhd \
../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd \
../../modules/daq/Zeitbasis_daq.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd \
../../ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd \
../../modules/aux_functions/Debounce.vhd \
../../modules/oled_display/Display_RAM_Ini_v01.vhd \
../../modules/oled_display/display_console.vhd \
../../modules/ad7606/adc_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd \
../../modules/wb_timer/wb_timer.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd \
../../modules/lvds/arria2_lvds_pkg.vhd \
../../modules/enc_err_counter/enc_err_counter_pkg.vhd \
../../top/scu_diob2/atr_puls_n.vhd \
../../modules/function_generators/serdes_clk_gen/xwb_serdes_clk_gen.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Init.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_master_eb.vhd \
../../modules/oled_display/wb_console.vhd \
../../modules/chopper/Kanal.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_scan.vhd \
../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd \
../../modules/lvds/arria2/arria2_lvds_rx.vhd \
../../modules/wb_arria_reset/wb_arria_reset.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd \
../../modules/reverse_lpb/reverse_lpb.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd \
../../modules/scu_bus/wb_irq_scu_bus.vhd \
../../modules/lvds/altera_lvds.vhd \
../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd \
../../modules/dm_diag/dm_diag.vhd \
../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto.vhd \
../../modules/uart/uart_receiver.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Funct_Match.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamer.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_pack.vhd \
../../modules/uart/slib_mv_filter.vhd \
../../modules/watchdog/watchdog_pkg.vhd \
../../modules/butis_t0/TimestampDecoder.vhd \
../../modules/butis_t0/TimestampEncoder.vhd \
../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd \
../../ip_cores/general-cores/modules/genrams/altera/altera_async_fifo.vhd \
../../modules/enc_err_counter/enc_err_counter.vhd \
../../modules/dac714/dac714_pkg.vhd \
../../top/scu_diob2/scu_diob.vhd \
../../modules/a10vs/src/hdl/a10vs_pkg.vhd \
../../ip_cores/general-cores/modules/axi/axi4lite_wb_bridge/xaxi4lite_wb_bridge.vhd \
../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/asmi_arriaII.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd \
../../modules/mil/PLL_SIO.vhd \
../../modules/lvds/arria5_lvds_pkg.vhd \
../../ip_cores/general-cores/modules/common/gc_serial_dac.vhd \
../../modules/scu_bus/scu_to_wb.vhd \
../../ip_cores/general-cores/modules/common/gc_comparator.vhd \
../../modules/prioq2/min9_64.vhd \
../../modules/aux_functions/tmr_scu_bus.vhd \
../../ip_cores/general-cores/modules/common/gc_bicolor_led_ctrl.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/streamers_priv_pkg.vhd \
../../modules/transceiver_prbs/trans_loop.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd \
../../modules/monster/monster_pkg.vhd \
../../ip_cores/wr-cores/modules/fabric/xwrf_reg.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CRAM.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd \
../../modules/prioq2/prio.vhd \
../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd \
../../ip_cores/general-cores/platform/altera/flash/flash_top.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd \
../../modules/prioq2/prio_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd \
../../modules/ssd1325/src/hdl/generic_fifo_pkg.vhd \
../../modules/a10vs/src/hdl/a10vs_wb.vhd \
../../modules/dm_diag/dm_diag_auto.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd \
../../modules/lvds/arria2/arria2_lvds_ibuf.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd \
../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_altera.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_split/xwb_split.vhd \
../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd \
../../modules/modulbus/I2C_Cntrl.vhd \
../../modules/wb_mil_scu/mil_pll.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd \
../../modules/power_test/row_array.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd \
../../modules/a10vs/src/hdl/a10vs_ip/a10vs_ip/altera_voltage_sensor_231/synth/a10vs_ip_pkg.vhd \
../../modules/mil/mil_hw_or_soft_ip.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd \
../../modules/function_generators/fg_quad/fg_quad_ifa.vhd \
../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen.vhd \
../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd \
../../top/scu_diob2/in_reg.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_auto_pkg.vhd \
../../modules/wb_arria_reset/arria10_reset/arria10_reset/altera_remote_update_231/synth/arria10_reset_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Am_Match.vhd \
../../modules/remote_update/wb_asmi.vhd \
../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd \
../../modules/aux_functions/aux_functions_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd \
../../modules/a10vs/src/hdl/a10vs.vhd \
../../modules/eca_tap/eca_tap.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_packet_injection.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd \
../../modules/uart/uart_interrupt.vhd \
../../modules/modulbus/Rd_mb_ld.vhd \
../../modules/remote_update/asmi10/asmi10/synth/asmi10.vhd \
../../top/scu_diob2/diob_debounce.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic_regs.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_rmw.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_free.vhd \
../../ip_cores/general-cores/modules/common/gc_i2c_slave.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_swapper.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd \
../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd \
../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd \
../../ip_cores/general-cores/modules/common/gc_big_adder.vhd \
../../ip_cores/general-cores/modules/common/gc_sfp_i2c_adapter.vhd \
../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/rx_streamer.vhd \
../../modules/lvds/arria2/arria2_lvds_obuf.vhd \
../../ip_cores/general-cores/platform/altera/networks/altera_networks_pkg.vhd \
../../modules/mbox/mbox.vhd \
../../ip_cores/general-cores/modules/genrams/altera/generic_dpram_mixed.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd \
../../modules/diob/spill_abort.vhd \
../../modules/mil/hw6408_vhdl.vhd \
../../ip_cores/general-cores/modules/wishbone/wbgenplus/wbgenplus_pkg.vhd \
../../modules/uart/slib_input_sync.vhd \
../../modules/daq/daq_chan_reg_logic.vhd \
../../modules/heap/heap_pathfinder.vhd \
../../modules/diob/qud_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_scubus_channel.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_tlu.vhd \
../../modules/modulbus/modul2spi.vhd \
../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_wb_event.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/xwb_ds182x_readout.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd \
../../modules/mil/Mil_bipol_dec.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd \
../../modules/transceiver_prbs/trans_rcfg.vhd \
../../ip_cores/general-cores/modules/common/gc_single_reset_gen.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xvme64x_pack.vhd \
../../modules/aux_functions/prio_encoder/prio_encoder_64_6.vhd \
../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd \
../../modules/build_id/build_id.vhd \
../../modules/simple_tag_decoder/simple_tag_decoder.vhd \
../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd \
../../modules/i2c_wrapper/src/hdl/wb_i2c_wrapper_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd \
../../modules/chopper/K12_K23_Logik_Leds.vhd \
../../modules/ssd1325/src/hdl/generic_serial_master_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_data.vhd \
../../top/scu_diob2/outpuls.vhd \
../../modules/ftm/ftm_lm32.vhd \
../../modules/oled_display/spi_master.vhd \
../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_auto.vhd \
../../modules/aux_functions/led_n.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd \
../../ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_SharedComps.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register_link.vhd \
../../modules/lpc_uart/lpc_uart.vhd \
../../modules/wb_scu_reg/wb_scu_reg.vhd \
../../top/scu_diob2/scu_diob_pkg.vhd \
../../modules/mil/Mil_Enc_Vhdl.vhd \
../../modules/a10vs/src/hdl/a10vs_ip/a10vs_ip/synth/a10vs_ip.vhd \
../../ip_cores/general-cores/modules/common/gc_async_counter_diff.vhd \
../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge_pkg.vhd \
../../modules/remote_update/wb_remote_update.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd \
../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Access_Decode.vhd \
../../modules/dac714/dac714.vhd \
../../modules/eca_tap/eca_tap_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd \
../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/wrf_loopback.vhd \
../../modules/eca_tap/eca_tap_auto.vhd \
../../modules/function_generators/fg_quad/fg_quad_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd \
../../modules/ssd1325/src/hdl/generic_fifo.vhd \
../../modules/wb_mil_scu/wb_mil_scu.vhd \
../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd \
../../modules/aux_functions/sys_clk_or_local_clk.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd \
../../modules/psram/psram.vhd \
../../modules/prioq2/prio_auto_pkg.vhd \
../../ip_cores/general-cores/modules/common/gc_glitch_filt.vhd \
../../modules/function_generators/fg_quad/wbmstr_core.vhd \
../../ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd \
../../modules/function_generators/serdes_clk_gen/serdes_clk_gen.vhd \
../../modules/monster/monster_iodir.vhd \
../../ip_cores/general-cores/modules/common/gc_prio_encoder.vhd \
../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd \
../../ip_cores/wr-cores/platform/altera/xwrc_platform_altera.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd \
../../modules/aux_functions/Zeitbasis.vhd \
../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_wb.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd \
../../ip_cores/general-cores/modules/common/gencores_pkg.vhd \
../../ip_cores/general-cores/modules/genrams/altera/gc_shiftreg.vhd \
../../top/scu_diob2/addac_reg.vhd \
../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd \
../../ip_cores/general-cores/platform/altera/flash/altera_flash_pkg.vhd \
../../modules/diob/hw_interlock.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto_pkg.vhd \
../../ip_cores/general-cores/modules/common/gc_sync_word_rd.vhd \
../../modules/chopper/Debounce_Skal.vhd \
../../modules/butis_t0/crc8_data8.vhd \
../../modules/power_test/pwm.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd \
../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd \
../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd \
../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_slave_wrapper.vhd \
../../modules/modulbus/modulbus_v5.vhd \
../../modules/function_generators/fg_quad/fg_quad_datapath.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/escape_detector.vhd \
../../modules/heap/xwb_heap.vhd \
../../modules/power_test/power_test_pkg.vhd \
../../modules/mil/Mil_dec_edge_timed.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/xwb_axi4lite_bridge.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd \
../../top/scu_diob2/fg901040.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer_pack.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto_pkg.vhd \
../../modules/modulbus/K_EPCS_IF.vhd \
../../ip_cores/general-cores/modules/genrams/altera/altera_sync_fifo.vhd \
../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd \
../../modules/wb_arria_reset/wb_arria_reset_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd \
../../modules/mil/SysClock.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_remapper/xwb_remapper.vhd \
../../top/scu_diob2/config_status.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_fsm.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd \
../../ip_cores/general-cores/modules/common/gc_moving_average.vhd \
../../top/scu_diob2/atr_puls_ctrl.vhd \
../../modules/remote_update/remote_update.vhd \
../../ip_cores/general-cores/modules/common/gc_async_signals_input_stage.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamer.vhd \
../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd \
../../modules/dm_diag/dm_diag_auto_pkg.vhd \
../../modules/lpc_uart/lpc_peripheral.vhd \
../../modules/lvds/altera_lvds_ibuf.vhd \
../../modules/trans_pkg.vhd \
../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo_dual_rst.vhd \
../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd \
../../modules/watchdog/watchdog.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd \
../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd \
../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd \
../../modules/nau8811/src/hdl/wb_nau8811_audio_driver_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_metadata/xwb_metadata.vhd \
../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd \
../../modules/lvds/altera_lvds_rx.vhd \
../../modules/temp_sens/hdl/wb_temp_sense_pkg.vhd \
../../ip_cores/general-cores/modules/common/matrix_pkg.vhd \
../../ip_cores/general-cores/modules/common/gc_sync_register.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd \
../../ip_cores/general-cores/modules/common/gc_multichannel_frequency_meter.vhd \
../../modules/power_test/row.vhd \
../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_tlp.vhd \
../../top/scu_diob2/flanke.vhd \
../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_pkg.vhd \
../../modules/lvds/altera_lvds_obuf.vhd \
../../ip_cores/general-cores/modules/common/gc_delay_gen.vhd \
../../ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd \
../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd \
../../top/scu_diob2/aw_io_reg.vhd \
../../modules/chopper/Bus_io.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd \
../../modules/io_control/src/hdl/io_control.vhd \
../../ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_slave.vhd \
../../modules/wb_scu_reg/wb_scu_reg_pkg.vhd \
../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd \
../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd \
../../modules/diob/QuD_masken_reg.vhd \
../../modules/aux_functions/prio_encoder/prio_encoder_256_8.vhd \
../../modules/diob/del_quench_detection.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_CSR_Space.vhd \
../../modules/daq/crc5x16.vhd \
../../ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd \
../../modules/diob/TM_quench_detection.vhd \
../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge.vhd \
../../modules/butis_t0/wr_serialtimestamp_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_header_processor.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/wb_ds182x_regs.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd \
../../modules/aux_functions/slave_clk_switch.vhd \
../../ip_cores/general-cores/modules/common/gc_ds182x_interface.vhd \
../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd \
../../modules/function_generators/fg_quad/fg_quad_statistics.vhd \
../../modules/ftm/ftm_lm32_cluster.vhd \
../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd \
../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd \
../../modules/lvds/altera_lvds_tx.vhd \
../../modules/pll/altera_phase.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register.vhd \
../../modules/pll/altera_butis.vhd \
../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd \
../../ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd \
../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_IRQ_Controller.vhd \
../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto_pkg.vhd \
../../modules/uart/slib_fifo.vhd \
../../modules/mbox/mbox_pkg.vhd \
../../modules/cfi_flash/xwb_cfi_wrapper.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/escape_inserter.vhd \
../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo_dual_rst.vhd \
../../modules/scu_bus/scu_bus_slave_pkg.vhd \
../../modules/aux_functions/IO_4x8.vhd \
../../ip_cores/pci-core/src/hdl/wb_pci_pkg.vhd \
../../modules/lvds/altera_lvds_pkg.vhd \
../../modules/build_id/build_id_pkg.vhd \
../../modules/uart/slib_input_filter.vhd \
../../modules/scu_bus/wb_scu_bus.vhd \
../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd \
../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd \
../../ip_cores/general-cores/modules/common/gc_sync_word_wr.vhd \
../../modules/io_control/src/hdl/io_control_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd \
../../modules/trans_pll/trans_pll.vhd \
../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd \
../../modules/scu_bus/housekeeping.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd \
../../modules/prioq2/queue_unit.vhd \
../../modules/lvds/eca_lvds_channel.vhd \
../../modules/uart/slib_edge_detect.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd \
../../ip_cores/general-cores/modules/common/gc_dyn_glitch_filt.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd \
../../modules/pll/pll_pkg.vhd \
../../modules/function_generators/scu_slave_fg_pkg.vhd \
../../ip_cores/general-cores/modules/common/gc_dyn_extend_pulse.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_queue.vhd \
../../modules/function_generators/serdes_clk_gen/serdes_clk_gen_regs.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd \
../../modules/wb_timer/wb_timer_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd \
../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd \
../../modules/remote_update/asmi5/asmi5/synthesis/asmi5.vhd \
../../modules/modulbus/f_divider.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd \
../../modules/ddr3/ddr3_wrapper_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm.vhd \
../../modules/modulbus/rdram.vhd \
../../ip_cores/general-cores/modules/common/gc_word_packer.vhd \
../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/wb_axi4lite_bridge.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_bridge.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd \
../../modules/uart/uart_transmitter.vhd \
../../modules/uart/uart_16750.vhd \
../../ip_cores/general-cores/modules/common/gc_ds182x_readout/gc_ds182x_readout.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd \
../../modules/daq/daq.vhd \
../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd \
../../modules/butis_t0/BuTis_T0_generator.vhd \
../../modules/simple_tag_decoder/simple_tag_decoder_pkg.vhd \
../../ip_cores/general-cores/modules/common/gc_reset.vhd \
../../ip_cores/wr-cores/platform/altera/wr_altera_pkg.vhd \
../../modules/pll/altera_reset.vhd \
../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd \
../../modules/ftm/time_clk_cross.vhd \
../../ip_cores/wr-cores/modules/wrc_core/xwrc_diags_wb.vhd \
../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd \
../../modules/wb_arria_reset/arria5_reset.vhd \
../../modules/remote_update/altasmi.vhd \
../../ip_cores/general-cores/modules/genrams/altera/generic_dpram.vhd \
../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_231/synth/asmi10_pkg.vhd \
../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_msi.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_register/wb_skidpad.vhd \
../../ip_cores/general-cores/platform/altera/flash/altera_spi.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd \
../../modules/monster/monster.vhd \
../../modules/cfi_flash/cfi_flash_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd \
../../modules/aux_functions/local_125_to_12p5.vhd \
../../ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd \
../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd \
../../modules/cpri_phy_reconf/cpri_phy_reconf_pkg.vhd \
../../top/scu_diob2/io_spi_dac_8420.vhd \
../../modules/aux_functions/lemo_io.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd \
../../modules/ddr3/ddr3_wrapper.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_tdp.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_vlan_unit.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd \
../../modules/remote_update/remote_update_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamers_stats.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd \
../../modules/prioq2/min3.vhd \
../../modules/aux_functions/local_20_to_12p5.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd \
../../modules/oled_display/char_render.vhd \
../../top/scu_diob2/atr_cnt_n.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd \
../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_inject_ctrl.vhd \
../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd \
../../modules/cpri_phy_reconf/cpri_phy_reconf.vhd \
../../modules/aux_functions/div_n.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_search.vhd \
../../ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd \
../../modules/ad7606/ad7606.vhd \
../../modules/wb_mil_scu/wb_mil_scu_pkg.vhd \
../../modules/wb_arria_reset/arria_reset.vhd \
../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_tag_channel.vhd \
../../modules/beam_dump/beam_dump_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd \
../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_tlu/tlu.vhd \
../../modules/lvds/arria10_lvds_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd \
../../modules/oled_display/oled_display_pkg.vhd \
../../modules/modulbus/Loader_MB.vhd \
../../modules/prioq2/prio_auto.vhd \
../../ip_cores/general-cores/modules/axi/axi4_pkg.vhd \
../../ip_cores/general-cores/modules/axi/z7_axi_gpio_expander/axi_gpio_expander.vhd \
../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd \
../../modules/chopper/Kicker_Leds.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd \
../../modules/mil/Mil_pkg.vhd \
../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd \
../../modules/uart/slib_counter.vhd \
../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd \
../../modules/uart/slib_clock_div.vhd \
../../modules/remote_update/wb_asmi_slave.vhd \
../../modules/heap/heap_pkg.vhd \
../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd \
../../modules/heap/heap_top.vhd \
../../modules/modulbus/global_reg.vhd \
../../modules/lvds/arria2/arria2_lvds_tx.vhd \
../../top/scu_diob2/diob_sync.vhd \
../../modules/prioq2/arbiter.vhd \
../../ip_cores/wr-cores/modules/wr_eca/eca_piso_fifo.vhd \
../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd \
../../modules/oled_display/oled_auto_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd \
../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd \
../../modules/oled_display/oled_auto.vhd

SOURCES_VerilogFile := \
../../ip_cores/pci-core/src/hdl/verilog/pci_wb_tpram.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_user_constants.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_en_crit.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_load_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_in_reg.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm_if.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wbs_wbb3_2_wbb2.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_pci_decoder.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_rst_int.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_perr_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_target32_sm.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_pci_tpram.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave_unit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_cbe_en_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/timescale.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_frame_en_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_pcir_fifo_control.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wbr_fifo_control.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wb_addr_mux.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_pcir_fifos.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_perr_en_crit.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v \
../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v \
../../modules/cfi_flash/cfi_ctrl.v \
../../modules/cfi_flash/cfi_ctrl_engine.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_cur_out_reg.v \
../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_serr_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_target32_clk_en.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/altera/jtag_tap.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_wbr_fifos.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_conf_space.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_serr_en_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_frame_load_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_sync_module.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_ram_16x40d.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_frame_crit.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_spoci_ctrl.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_fifo_control.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_bridge32.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_async_reset_flop.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_write_reg.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_target32_stop_crit.v \
../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_load_crit.v \
../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/submodules/asmi_arriaII_asmi_parallel_0.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_target_unit.v \
../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wb_decoder.v \
../../modules/remote_update/asmi5/asmi5/synthesis/submodules/asmi5_asmi_parallel_0.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_target32_trdy_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_parity_check.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ch_state_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_fifo_control.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_irdy_out_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_constants.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_en_crit.v \
../../modules/lpc_uart/serirq_slave.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_wb_master.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_target32_devs_crit.v \
../../ip_cores/pci-core/src/hdl/verilog/bus_commands.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_sync.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_out_reg.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_synchronizer_flop.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_target32_interface.v \
../../modules/lpc_uart/serirq_defines.v \
../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_conf_cyc_addr_dec.v \
../../ip_cores/pci-core/src/hdl/verilog/pci_par_crit.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v \
../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v \
../../ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v

SOURCES_SDCFile := \
../../top/scu_diob2/scu_diob.sdc

SOURCES_QIPFile := \
../../modules/ddr3/arria2/arria2_ddr3.qip \
../../ip_cores/wr-cores/platform/altera/wr_arria2_phy/wr_arria2_phy.qip \
../../ip_cores/general-cores/platform/altera/networks/arria2gx_networks.qip \
../../ip_cores/general-cores/platform/altera/wb_pcie/arria2_pcie.qip \
../../modules/pll/arria2/arria2_pll.qip

SOURCES_TDFFile := \
../../modules/modulbus/i2c.tdf

files.tcl:
		@echo set_global_assignment -name PRE_FLOW_SCRIPT_FILE \""quartus_sh:scu_diob2.tcl"\" >> $@
		@$(foreach sourcefile, $(SOURCES_VHDLFile), echo "set_global_assignment -name VHDL_FILE $(sourcefile) -library work" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_VerilogFile), echo "set_global_assignment -name VERILOG_FILE $(sourcefile) -library work" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_SDCFile), echo "set_global_assignment -name SDC_FILE $(sourcefile)" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_QIPFile), echo "set_global_assignment -name QIP_FILE $(sourcefile)" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_TDFFile), echo "set_global_assignment -name AHDL_FILE $(sourcefile)" >> $@ &)

SYN_PRE_PROJECT_CMD := 
SYN_POST_PROJECT_CMD := 

SYN_PRE_BITSTREAM_CMD := 
SYN_POST_BITSTREAM_CMD := 

project.tcl:
		echo load_package flow >> $@
		echo $(TCL_CREATE) >> $@
		echo remove_all_global_assignments -name *_FILE >> $@
		echo source files.tcl >> $@
		echo set_global_assignment -name FAMILY \"$(SYN_FAMILY)\" >> $@
		echo set_global_assignment -name DEVICE \"$(SYN_DEVICE)\" >> $@
		echo set_global_assignment -name TOP_LEVEL_ENTITY \"$(TOP_MODULE)\" >> $@

project: files.tcl project.tcl
		$(SYN_PRE_PROJECT_CMD)
		$(TCL_INTERPRETER)$@.tcl
		$(SYN_POST_PROJECT_CMD)
		touch $@

bitstream.tcl:
		echo load_package flow >> $@
		echo $(TCL_OPEN) >> $@
		echo execute_flow -compile >> $@

bitstream: project bitstream.tcl
		$(SYN_PRE_BITSTREAM_CMD)
		$(TCL_INTERPRETER)$@.tcl
		$(SYN_POST_BITSTREAM_CMD)
		touch $@

CLEAN_TARGETS := $(LIBS) *.rpt *.smsg *.summary *.done *.jdi *.pin *.qws db incremental_db $(PROJECT).qsf *.qpf

clean:
		rm -rf $(CLEAN_TARGETS)
		rm -rf project synthesize translate map par bitstream
		rm -rf project.tcl synthesize.tcl translate.tcl map.tcl par.tcl bitstream.tcl files.tcl

mrproper: clean
		rm -rf *.sof *.pof *.jam *.jbc *.ekp *.jic

.PHONY: mrproper clean all
