//
// Generated by LLVM NVPTX Back-End
//

.version 7.0
.target sm_80
.address_size 64

	// .globl	fft_forward_128_kernel
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E
(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_3
)
;
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E
(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_3
)
;
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E
(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_3
)
;
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E
(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_3
)
;
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E
(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_3
)
;
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE
(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_3
)
;
.visible .func _ZN4core9panicking5panic17hc7c8a74e6511bb99E
(
.param .b64 _ZN4core9panicking5panic17hc7c8a74e6511bb99E_param_0,
	.param .b64 _ZN4core9panicking5panic17hc7c8a74e6511bb99E_param_1,
	.param .b64 _ZN4core9panicking5panic17hc7c8a74e6511bb99E_param_2
)
.noreturn{
	trap;
	exit;
}
.visible .func _ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E
(
.param .b64 _ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E_param_0
)
.noreturn{
	trap;
	exit;
}
.visible .func _ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E
(
.param .b64 _ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E_param_0
)
.noreturn{
	trap;
	exit;
}
.visible .func _ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E
(
.param .b64 _ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E_param_0,
	.param .b64 _ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E_param_1,
	.param .b64 _ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E_param_2
)
.noreturn{
	trap;
	exit;
}
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_0[89] = {47, 114, 117, 115, 116, 99, 47, 56, 101, 56, 54, 99, 57, 53, 54, 55, 49, 53, 52, 100, 99, 53, 97, 57, 97, 100, 97, 49, 53, 97, 98, 49, 57, 54, 100, 50, 51, 101, 97, 101, 50, 98, 100, 55, 100, 56, 57, 47, 108, 105, 98, 114, 97, 114, 121, 47, 99, 111, 114, 101, 47, 115, 114, 99, 47, 105, 116, 101, 114, 47, 97, 100, 97, 112, 116, 101, 114, 115, 47, 115, 116, 101, 112, 95, 98, 121, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_0), 89, 107374182681};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_0), 89, 120259084570};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_3[49] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 115, 105, 103, 110, 97, 108, 92, 102, 111, 117, 114, 105, 101, 114, 92, 112, 116, 120, 95, 102, 111, 117, 114, 105, 101, 114, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_4[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_3), 49, 244813136093};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_5[27] = {97, 115, 115, 101, 114, 116, 105, 111, 110, 32, 102, 97, 105, 108, 101, 100, 58, 32, 115, 116, 101, 112, 32, 33, 61, 32, 48};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_6[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_0), 89, 38654705699};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_7[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_3), 49, 244813136131};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_8[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_3), 49, 244813136169};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_9[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_3), 49, 244813136206};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_3), 49, 266287972780};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_11[49] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 115, 105, 103, 110, 97, 108, 92, 119, 97, 118, 101, 108, 101, 116, 92, 112, 116, 120, 95, 119, 97, 118, 101, 108, 101, 116, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_12[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_11), 49, 261993005168};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_13[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_11), 49, 300647710845};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_14[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_11), 49, 261993005220};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_15[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_11), 49, 300647710897};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_16[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_11), 49, 210453397715};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_17[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_11), 49, 210453397734};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_18[65] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 115, 105, 103, 110, 97, 108, 92, 99, 121, 99, 108, 111, 115, 116, 97, 116, 105, 111, 110, 97, 114, 121, 92, 112, 116, 120, 95, 99, 121, 99, 108, 111, 115, 116, 97, 116, 105, 111, 110, 97, 114, 121, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_19[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_18), 65, 244813135996};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_20[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_18), 65, 347892351144};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_21[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_18), 65, 330712481961};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_22[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_18), 65, 90194313476};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_23[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_18), 65, 73014444296};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24[19] = {110, 111, 116, 32, 121, 101, 116, 32, 105, 109, 112, 108, 101, 109, 101, 110, 116, 101, 100};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_25[35] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 115, 104, 97, 114, 101, 100, 92, 102, 108, 111, 97, 116, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_26[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_25), 35, 38654705867};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_27[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_25), 35, 38654705872};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_28[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_25), 35, 38654705877};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_29[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_25), 35, 38654705940};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_30[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_25), 35, 38654705945};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_31[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_25), 35, 38654705950};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_32[39] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 115, 104, 97, 114, 101, 100, 92, 112, 114, 105, 109, 105, 116, 105, 118, 101, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_33[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_32), 39, 38654706006};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_34[38] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 115, 104, 97, 114, 101, 100, 92, 117, 110, 115, 105, 103, 110, 101, 100, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_35[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_34), 38, 60129542290};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_36[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_34), 38, 38654705833};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_37[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_34), 38, 60129542519};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_38[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_34), 38, 38654706062};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_39[40] = {97, 115, 115, 101, 114, 116, 105, 111, 110, 32, 102, 97, 105, 108, 101, 100, 58, 32, 105, 110, 100, 101, 120, 32, 60, 32, 115, 101, 108, 102, 46, 112, 116, 114, 46, 108, 101, 110, 40, 41};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_40[41] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 99, 117, 100, 97, 92, 103, 108, 111, 98, 97, 108, 92, 97, 116, 111, 109, 105, 99, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_41[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_40), 41, 38654705859};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42[47] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 115, 104, 97, 114, 101, 100, 92, 118, 101, 99, 116, 111, 114, 92, 112, 116, 120, 95, 118, 101, 99, 116, 111, 114, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_43[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 21474836543};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_44[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 21474836590};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_45[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 21474836639};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_46[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 21474836686};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_47[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 21474836692};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_48[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 21474836698};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_49[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444256};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_50[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444267};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_51[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444277};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_52[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444288};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_53[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444311};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_54[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444324};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_55[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444337};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_56[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444568};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_57[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444577};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_58[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444585};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_59[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444594};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_60[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444611};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_61[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444620};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_62[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 73014444629};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_63[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 21474837333};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_64[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_42), 47, 21474837338};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_65[54] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 103, 114, 97, 112, 104, 92, 104, 97, 115, 104, 95, 116, 97, 98, 108, 101, 92, 112, 116, 120, 95, 104, 97, 115, 104, 95, 116, 97, 98, 108, 101, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_66[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_65), 54, 73014444068};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_67[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_65), 54, 68719476791};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_68[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_65), 54, 111669149752};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_69[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_65), 54, 68719476813};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_70[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_65), 54, 73014444110};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_71[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_40), 41, 38654706152};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_72[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_40), 41, 38654706042};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_73[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_65), 54, 55834574995};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_74[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_65), 54, 55834574996};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_75[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_40), 41, 38654705779};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76[27] = {97, 115, 115, 101, 114, 116, 105, 111, 110, 32, 102, 97, 105, 108, 101, 100, 58, 32, 105, 110, 100, 101, 120, 32, 60, 32, 78};
.global .align 1 .b8 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_77[34] = {110, 111, 110, 112, 104, 121, 115, 105, 99, 97, 108, 95, 112, 116, 120, 92, 115, 114, 99, 92, 99, 117, 100, 97, 92, 115, 104, 97, 114, 101, 100, 46, 114, 115};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_77), 34, 38654705781};
.global .align 8 .u64 anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79[3] = {generic(anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_77), 34, 38654705800};

.visible .entry fft_forward_128_kernel(
	.param .u64 fft_forward_128_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<18>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<170>;

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd67, [fft_forward_128_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd67;
	add.u64 	%rd69, %SP, 16;
	add.u64 	%rd70, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[1024];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd70], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd71, [%rd1+8];
	and.b64  	%rd72, %rd71, -128;
	mul.wide.u32 	%rd73, %r5, 128;
	setp.lt.u64 	%p3, %rd73, %rd72;
	sub.s64 	%rd75, %rd71, %rd73;
	setp.gt.u64 	%p4, %rd75, 127;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd77, %rd3, 128;
	setp.gt.u32 	%p6, %r6, 127;
	not.b64 	%rd78, %rd3;
	add.s64 	%rd9, %rd78, %rd77;
	mov.u64 	%rd156, 0;
	and.b64  	%rd152, %rd9, -4294967296;
	mov.u64 	%rd154, %rd156;
	@%p6 bra 	$L__BB0_7;
	setp.ne.s64 	%p7, %rd152, 0;
	@%p7 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;
$L__BB0_5:
	div.u64 	%rd153, %rd9, %rd4;
	bra.uni 	$L__BB0_6;
$L__BB0_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd9;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd153, %r9;
$L__BB0_6:
	add.s64 	%rd154, %rd153, 1;
$L__BB0_7:
	shl.b64 	%rd74, %rd73, 3;
	@%p6 bra 	$L__BB0_12;
	setp.ne.s64 	%p9, %rd152, 0;
	@%p9 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:
	div.u64 	%rd155, %rd9, %rd4;
	bra.uni 	$L__BB0_11;
$L__BB0_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd155, %r13;
$L__BB0_11:
	add.s64 	%rd156, %rd155, 1;
$L__BB0_12:
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd7, %rd6, %rd74;
	add.s64 	%rd8, %rd4, -1;
	min.u64 	%rd20, %rd154, %rd156;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd149, %rd3, 3;
	@%p10 bra 	$L__BB0_18;
	add.s64 	%rd83, %rd7, %rd149;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd83];
	ld.u32 	%r17, [%rd83+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB0_18;
	add.s64 	%rd160, %rd3, 1;
	add.s64 	%rd159, %rd20, -1;
	shl.b64 	%rd84, %rd5, 10;
	shl.b64 	%rd23, %rd4, 3;
	add.s64 	%rd85, %rd84, %rd23;
	add.s64 	%rd87, %rd85, %rd149;
	add.s64 	%rd158, %rd6, %rd87;
	mov.u64 	%rd88, 1016;
	sub.s64 	%rd157, %rd88, %rd149;
$L__BB0_15:
	add.s64 	%rd31, %rd160, %rd8;
	setp.lt.u64 	%p13, %rd31, 128;
	@%p13 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_16;
$L__BB0_17:
	shr.u64 	%rd89, %rd157, 3;
	setp.gt.u64 	%p12, %rd89, %rd8;
	selp.b64 	%rd30, %rd158, 0, %p12;
	setp.lt.u64 	%p1, %rd31, %rd160;
	add.s64 	%rd94, %rd160, %rd4;
	selp.b64 	%rd160, 128, %rd94, %p1;
	cvt.u32.u64 	%r24, %rd31;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd30];
	ld.u32 	%r23, [%rd30+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd159, %rd159, -1;
	add.s64 	%rd158, %rd158, %rd23;
	sub.s64 	%rd157, %rd157, %rd23;
	setp.ne.s64 	%p14, %rd159, 0;
	@%p14 bra 	$L__BB0_15;
$L__BB0_18:
	add.u64 	%rd68, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd96, [%rd1+16];
	ld.global.nc.u64 	%rd97, [%rd1+24];
	st.local.u64 	[%rd2], %rd96;
	st.local.u64 	[%rd2+8], %rd97;
	bar.sync 	0;
	{ // callseq 1, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd69;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 1
	bar.sync 	0;
	mov.u64 	%rd164, 0;
	mov.u64 	%rd162, %rd164;
	@%p6 bra 	$L__BB0_23;
	setp.ne.s64 	%p16, %rd152, 0;
	@%p16 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_20;
$L__BB0_21:
	div.u64 	%rd161, %rd9, %rd4;
	bra.uni 	$L__BB0_22;
$L__BB0_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd9;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd161, %r29;
$L__BB0_22:
	add.s64 	%rd162, %rd161, 1;
$L__BB0_23:
	@%p6 bra 	$L__BB0_28;
	setp.ne.s64 	%p18, %rd152, 0;
	@%p18 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_25;
$L__BB0_26:
	div.u64 	%rd163, %rd9, %rd4;
	bra.uni 	$L__BB0_27;
$L__BB0_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd9;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd163, %r33;
$L__BB0_27:
	add.s64 	%rd164, %rd163, 1;
$L__BB0_28:
	min.u64 	%rd46, %rd162, %rd164;
	setp.eq.s64 	%p19, %rd46, 0;
	@%p19 bra 	$L__BB0_36;
	cvt.u16.u64 	%rs1, %rd3;
	or.b16  	%rs2, %rs1, -128;
	and.b16  	%rs3, %rs2, 240;
	and.b16  	%rs4, %rs2, 15;
	shl.b16 	%rs5, %rs4, 4;
	shr.u16 	%rs6, %rs3, 4;
	or.b16  	%rs7, %rs6, %rs5;
	and.b16  	%rs8, %rs7, 51;
	shl.b16 	%rs9, %rs8, 2;
	shr.u16 	%rs10, %rs7, 2;
	and.b16  	%rs11, %rs10, 51;
	or.b16  	%rs12, %rs11, %rs9;
	and.b16  	%rs13, %rs12, 85;
	add.s64 	%rd104, %rd7, %rd149;
	shl.b16 	%rs14, %rs12, 1;
	and.b16  	%rs15, %rs14, 340;
	shl.b16 	%rs16, %rs13, 3;
	or.b16  	%rs17, %rs16, %rs15;
	cvt.u32.u16 	%r38, %rs17;
	add.s32 	%r39, %r38, 1020;
	and.b32  	%r40, %r39, 1016;
	add.s32 	%r36, %r2, %r40;
	add.s32 	%r37, %r36, 4;
	// begin inline asm
	ld.shared.f32 %r34, [%r36];
ld.shared.f32 %r35, [%r37];
	// end inline asm
	st.u32 	[%rd104], %r34;
	st.u32 	[%rd104+4], %r35;
	setp.eq.s64 	%p20, %rd46, 1;
	@%p20 bra 	$L__BB0_36;
	add.s64 	%rd168, %rd3, 1;
	shl.b64 	%rd105, %rd5, 10;
	shl.b64 	%rd48, %rd4, 3;
	add.s64 	%rd106, %rd105, %rd48;
	add.s64 	%rd108, %rd106, %rd149;
	add.s64 	%rd167, %rd6, %rd108;
	mov.u64 	%rd109, 1016;
	sub.s64 	%rd166, %rd109, %rd149;
	add.s64 	%rd165, %rd46, -1;
$L__BB0_31:
	add.s64 	%rd57, %rd168, %rd8;
	add.s64 	%rd112, %rd57, 128;
	shr.u64 	%rd113, %rd112, 1;
	and.b64  	%rd114, %rd113, 1431655765;
	shl.b64 	%rd115, %rd112, 1;
	and.b64  	%rd116, %rd115, 2863311530;
	or.b64  	%rd117, %rd114, %rd116;
	shr.u64 	%rd118, %rd117, 2;
	and.b64  	%rd119, %rd118, 858993459;
	shl.b64 	%rd120, %rd117, 2;
	and.b64  	%rd121, %rd120, 3435973836;
	or.b64  	%rd122, %rd119, %rd121;
	shr.u64 	%rd123, %rd122, 4;
	and.b64  	%rd124, %rd123, 252645135;
	shl.b64 	%rd125, %rd122, 4;
	and.b64  	%rd126, %rd125, 4042322160;
	or.b64  	%rd127, %rd124, %rd126;
	shr.u64 	%rd128, %rd127, 8;
	and.b64  	%rd129, %rd128, 16711935;
	shl.b64 	%rd130, %rd127, 8;
	and.b64  	%rd131, %rd130, 4278255360;
	or.b64  	%rd132, %rd129, %rd131;
	shr.u64 	%rd133, %rd132, 16;
	shl.b64 	%rd134, %rd132, 16;
	or.b64  	%rd58, %rd133, %rd134;
	setp.eq.s64 	%p22, %rd58, 0;
	mov.u64 	%rd169, 64;
	@%p22 bra 	$L__BB0_33;
	add.s64 	%rd135, %rd58, -1;
	not.b64 	%rd136, %rd58;
	and.b64  	%rd137, %rd136, %rd135;
	popc.b64 	%r41, %rd137;
	cvt.u64.u32 	%rd169, %r41;
$L__BB0_33:
	setp.lt.u64 	%p23, %rd169, 31;
	and.b64  	%rd138, %rd169, 63;
	selp.b64 	%rd139, %rd138, 31, %p23;
	cvt.u32.u64 	%r42, %rd139;
	shr.u64 	%rd140, %rd58, %r42;
	add.s64 	%rd62, %rd140, -1;
	setp.lt.u64 	%p24, %rd62, 256;
	@%p24 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_34;
$L__BB0_35:
	shr.u64 	%rd111, %rd166, 3;
	setp.gt.u64 	%p21, %rd111, %rd8;
	selp.b64 	%rd56, %rd167, 0, %p21;
	setp.lt.u64 	%p2, %rd57, %rd168;
	setp.gt.u64 	%p25, %rd57, 127;
	add.s64 	%rd145, %rd57, 1;
	selp.b64 	%rd146, 128, %rd145, %p25;
	selp.b64 	%rd168, 128, %rd146, %p2;
	cvt.u32.u64 	%r47, %rd62;
	shl.b32 	%r48, %r47, 2;
	and.b32  	%r49, %r48, 1016;
	add.s32 	%r45, %r49, %r2;
	add.s32 	%r46, %r45, 4;
	// begin inline asm
	ld.shared.f32 %r43, [%r45];
ld.shared.f32 %r44, [%r46];
	// end inline asm
	st.u32 	[%rd56], %r43;
	st.u32 	[%rd56+4], %r44;
	add.s64 	%rd167, %rd167, %rd48;
	sub.s64 	%rd166, %rd166, %rd48;
	add.s64 	%rd165, %rd165, -1;
	setp.ne.s64 	%p26, %rd165, 0;
	@%p26 bra 	$L__BB0_31;
$L__BB0_36:
	ret;
$L__BB0_16:
	mov.u64 	%rd90, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd91, %rd90;
	mov.u64 	%rd92, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd93, %rd92;
	{ // callseq 0, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd93;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 0
$L__BB0_34:
	mov.u64 	%rd141, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd142, %rd141;
	mov.u64 	%rd143, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd144, %rd143;
	{ // callseq 2, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd142;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd144;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 2
$L__BB0_1:
	mov.u64 	%rd147, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_4;
	cvta.global.u64 	%rd148, %rd147;
	{ // callseq 3, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd148;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 3

}
	// .globl	fft_forward_256_kernel
.visible .entry fft_forward_256_kernel(
	.param .u64 fft_forward_256_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot1[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<170>;

	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd67, [fft_forward_256_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd67;
	add.u64 	%rd69, %SP, 16;
	add.u64 	%rd70, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[2048];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd70], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd71, [%rd1+8];
	and.b64  	%rd72, %rd71, -256;
	mul.wide.u32 	%rd73, %r5, 256;
	setp.lt.u64 	%p3, %rd73, %rd72;
	sub.s64 	%rd75, %rd71, %rd73;
	setp.gt.u64 	%p4, %rd75, 255;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB1_2;
	bra.uni 	$L__BB1_1;
$L__BB1_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd77, %rd3, 256;
	setp.gt.u32 	%p6, %r6, 255;
	not.b64 	%rd78, %rd3;
	add.s64 	%rd9, %rd78, %rd77;
	mov.u64 	%rd156, 0;
	and.b64  	%rd152, %rd9, -4294967296;
	mov.u64 	%rd154, %rd156;
	@%p6 bra 	$L__BB1_7;
	setp.ne.s64 	%p7, %rd152, 0;
	@%p7 bra 	$L__BB1_5;
	bra.uni 	$L__BB1_4;
$L__BB1_5:
	div.u64 	%rd153, %rd9, %rd4;
	bra.uni 	$L__BB1_6;
$L__BB1_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd9;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd153, %r9;
$L__BB1_6:
	add.s64 	%rd154, %rd153, 1;
$L__BB1_7:
	shl.b64 	%rd74, %rd73, 3;
	@%p6 bra 	$L__BB1_12;
	setp.ne.s64 	%p9, %rd152, 0;
	@%p9 bra 	$L__BB1_10;
	bra.uni 	$L__BB1_9;
$L__BB1_10:
	div.u64 	%rd155, %rd9, %rd4;
	bra.uni 	$L__BB1_11;
$L__BB1_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd155, %r13;
$L__BB1_11:
	add.s64 	%rd156, %rd155, 1;
$L__BB1_12:
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd7, %rd6, %rd74;
	add.s64 	%rd8, %rd4, -1;
	min.u64 	%rd20, %rd154, %rd156;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd149, %rd3, 3;
	@%p10 bra 	$L__BB1_18;
	add.s64 	%rd83, %rd7, %rd149;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd83];
	ld.u32 	%r17, [%rd83+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB1_18;
	add.s64 	%rd160, %rd3, 1;
	add.s64 	%rd159, %rd20, -1;
	shl.b64 	%rd84, %rd5, 11;
	shl.b64 	%rd23, %rd4, 3;
	add.s64 	%rd85, %rd84, %rd23;
	add.s64 	%rd87, %rd85, %rd149;
	add.s64 	%rd158, %rd6, %rd87;
	mov.u64 	%rd88, 2040;
	sub.s64 	%rd157, %rd88, %rd149;
$L__BB1_15:
	add.s64 	%rd31, %rd160, %rd8;
	setp.lt.u64 	%p13, %rd31, 256;
	@%p13 bra 	$L__BB1_17;
	bra.uni 	$L__BB1_16;
$L__BB1_17:
	shr.u64 	%rd89, %rd157, 3;
	setp.gt.u64 	%p12, %rd89, %rd8;
	selp.b64 	%rd30, %rd158, 0, %p12;
	setp.lt.u64 	%p1, %rd31, %rd160;
	add.s64 	%rd94, %rd160, %rd4;
	selp.b64 	%rd160, 256, %rd94, %p1;
	cvt.u32.u64 	%r24, %rd31;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd30];
	ld.u32 	%r23, [%rd30+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd159, %rd159, -1;
	add.s64 	%rd158, %rd158, %rd23;
	sub.s64 	%rd157, %rd157, %rd23;
	setp.ne.s64 	%p14, %rd159, 0;
	@%p14 bra 	$L__BB1_15;
$L__BB1_18:
	add.u64 	%rd68, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd96, [%rd1+16];
	ld.global.nc.u64 	%rd97, [%rd1+24];
	st.local.u64 	[%rd2], %rd96;
	st.local.u64 	[%rd2+8], %rd97;
	bar.sync 	0;
	{ // callseq 5, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd69;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 5
	bar.sync 	0;
	mov.u64 	%rd164, 0;
	mov.u64 	%rd162, %rd164;
	@%p6 bra 	$L__BB1_23;
	setp.ne.s64 	%p16, %rd152, 0;
	@%p16 bra 	$L__BB1_21;
	bra.uni 	$L__BB1_20;
$L__BB1_21:
	div.u64 	%rd161, %rd9, %rd4;
	bra.uni 	$L__BB1_22;
$L__BB1_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd9;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd161, %r29;
$L__BB1_22:
	add.s64 	%rd162, %rd161, 1;
$L__BB1_23:
	@%p6 bra 	$L__BB1_28;
	setp.ne.s64 	%p18, %rd152, 0;
	@%p18 bra 	$L__BB1_26;
	bra.uni 	$L__BB1_25;
$L__BB1_26:
	div.u64 	%rd163, %rd9, %rd4;
	bra.uni 	$L__BB1_27;
$L__BB1_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd9;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd163, %r33;
$L__BB1_27:
	add.s64 	%rd164, %rd163, 1;
$L__BB1_28:
	min.u64 	%rd46, %rd162, %rd164;
	setp.eq.s64 	%p19, %rd46, 0;
	@%p19 bra 	$L__BB1_36;
	cvt.u16.u64 	%rs1, %rd3;
	and.b16  	%rs2, %rs1, 240;
	and.b16  	%rs3, %rs1, 15;
	shl.b16 	%rs4, %rs3, 4;
	shr.u16 	%rs5, %rs2, 4;
	or.b16  	%rs6, %rs5, %rs4;
	and.b16  	%rs7, %rs6, 51;
	shl.b16 	%rs8, %rs7, 2;
	shr.u16 	%rs9, %rs6, 2;
	and.b16  	%rs10, %rs9, 51;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 85;
	shl.b16 	%rs13, %rs12, 1;
	shr.u16 	%rs14, %rs11, 1;
	and.b16  	%rs15, %rs14, 85;
	or.b16  	%rs16, %rs15, %rs13;
	add.s64 	%rd104, %rd7, %rd149;
	mul.wide.u16 	%r38, %rs16, 8;
	add.s32 	%r36, %r2, %r38;
	add.s32 	%r37, %r36, 4;
	// begin inline asm
	ld.shared.f32 %r34, [%r36];
ld.shared.f32 %r35, [%r37];
	// end inline asm
	st.u32 	[%rd104], %r34;
	st.u32 	[%rd104+4], %r35;
	setp.eq.s64 	%p20, %rd46, 1;
	@%p20 bra 	$L__BB1_36;
	add.s64 	%rd168, %rd3, 1;
	shl.b64 	%rd105, %rd5, 11;
	shl.b64 	%rd48, %rd4, 3;
	add.s64 	%rd106, %rd105, %rd48;
	add.s64 	%rd108, %rd106, %rd149;
	add.s64 	%rd167, %rd6, %rd108;
	mov.u64 	%rd109, 2040;
	sub.s64 	%rd166, %rd109, %rd149;
	add.s64 	%rd165, %rd46, -1;
$L__BB1_31:
	add.s64 	%rd57, %rd168, %rd8;
	add.s64 	%rd112, %rd57, 256;
	shr.u64 	%rd113, %rd112, 1;
	and.b64  	%rd114, %rd113, 1431655765;
	shl.b64 	%rd115, %rd112, 1;
	and.b64  	%rd116, %rd115, 2863311530;
	or.b64  	%rd117, %rd114, %rd116;
	shr.u64 	%rd118, %rd117, 2;
	and.b64  	%rd119, %rd118, 858993459;
	shl.b64 	%rd120, %rd117, 2;
	and.b64  	%rd121, %rd120, 3435973836;
	or.b64  	%rd122, %rd119, %rd121;
	shr.u64 	%rd123, %rd122, 4;
	and.b64  	%rd124, %rd123, 252645135;
	shl.b64 	%rd125, %rd122, 4;
	and.b64  	%rd126, %rd125, 4042322160;
	or.b64  	%rd127, %rd124, %rd126;
	shr.u64 	%rd128, %rd127, 8;
	and.b64  	%rd129, %rd128, 16711935;
	shl.b64 	%rd130, %rd127, 8;
	and.b64  	%rd131, %rd130, 4278255360;
	or.b64  	%rd132, %rd129, %rd131;
	shr.u64 	%rd133, %rd132, 16;
	shl.b64 	%rd134, %rd132, 16;
	or.b64  	%rd58, %rd133, %rd134;
	setp.eq.s64 	%p22, %rd58, 0;
	mov.u64 	%rd169, 64;
	@%p22 bra 	$L__BB1_33;
	add.s64 	%rd135, %rd58, -1;
	not.b64 	%rd136, %rd58;
	and.b64  	%rd137, %rd136, %rd135;
	popc.b64 	%r39, %rd137;
	cvt.u64.u32 	%rd169, %r39;
$L__BB1_33:
	setp.lt.u64 	%p23, %rd169, 31;
	and.b64  	%rd138, %rd169, 63;
	selp.b64 	%rd139, %rd138, 31, %p23;
	cvt.u32.u64 	%r40, %rd139;
	shr.u64 	%rd140, %rd58, %r40;
	add.s64 	%rd62, %rd140, -1;
	setp.lt.u64 	%p24, %rd62, 512;
	@%p24 bra 	$L__BB1_35;
	bra.uni 	$L__BB1_34;
$L__BB1_35:
	shr.u64 	%rd111, %rd166, 3;
	setp.gt.u64 	%p21, %rd111, %rd8;
	selp.b64 	%rd56, %rd167, 0, %p21;
	setp.lt.u64 	%p2, %rd57, %rd168;
	setp.gt.u64 	%p25, %rd57, 255;
	add.s64 	%rd145, %rd57, 1;
	selp.b64 	%rd146, 256, %rd145, %p25;
	selp.b64 	%rd168, 256, %rd146, %p2;
	cvt.u32.u64 	%r45, %rd62;
	shl.b32 	%r46, %r45, 2;
	and.b32  	%r47, %r46, 2040;
	add.s32 	%r43, %r47, %r2;
	add.s32 	%r44, %r43, 4;
	// begin inline asm
	ld.shared.f32 %r41, [%r43];
ld.shared.f32 %r42, [%r44];
	// end inline asm
	st.u32 	[%rd56], %r41;
	st.u32 	[%rd56+4], %r42;
	add.s64 	%rd167, %rd167, %rd48;
	sub.s64 	%rd166, %rd166, %rd48;
	add.s64 	%rd165, %rd165, -1;
	setp.ne.s64 	%p26, %rd165, 0;
	@%p26 bra 	$L__BB1_31;
$L__BB1_36:
	ret;
$L__BB1_16:
	mov.u64 	%rd90, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd91, %rd90;
	mov.u64 	%rd92, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd93, %rd92;
	{ // callseq 4, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd93;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 4
$L__BB1_34:
	mov.u64 	%rd141, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd142, %rd141;
	mov.u64 	%rd143, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd144, %rd143;
	{ // callseq 6, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd142;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd144;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 6
$L__BB1_1:
	mov.u64 	%rd147, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_4;
	cvta.global.u64 	%rd148, %rd147;
	{ // callseq 7, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd148;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 7

}
	// .globl	fft_forward_512_kernel
.visible .entry fft_forward_512_kernel(
	.param .u64 fft_forward_512_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot2[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<53>;
	.reg .b64 	%rd<170>;

	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd67, [fft_forward_512_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd67;
	add.u64 	%rd69, %SP, 16;
	add.u64 	%rd70, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[4096];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd70], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd71, [%rd1+8];
	and.b64  	%rd72, %rd71, -512;
	mul.wide.u32 	%rd73, %r5, 512;
	setp.lt.u64 	%p3, %rd73, %rd72;
	sub.s64 	%rd75, %rd71, %rd73;
	setp.gt.u64 	%p4, %rd75, 511;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB2_2;
	bra.uni 	$L__BB2_1;
$L__BB2_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd77, %rd3, 512;
	setp.gt.u32 	%p6, %r6, 511;
	not.b64 	%rd78, %rd3;
	add.s64 	%rd9, %rd78, %rd77;
	mov.u64 	%rd156, 0;
	and.b64  	%rd152, %rd9, -4294967296;
	mov.u64 	%rd154, %rd156;
	@%p6 bra 	$L__BB2_7;
	setp.ne.s64 	%p7, %rd152, 0;
	@%p7 bra 	$L__BB2_5;
	bra.uni 	$L__BB2_4;
$L__BB2_5:
	div.u64 	%rd153, %rd9, %rd4;
	bra.uni 	$L__BB2_6;
$L__BB2_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd9;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd153, %r9;
$L__BB2_6:
	add.s64 	%rd154, %rd153, 1;
$L__BB2_7:
	shl.b64 	%rd74, %rd73, 3;
	@%p6 bra 	$L__BB2_12;
	setp.ne.s64 	%p9, %rd152, 0;
	@%p9 bra 	$L__BB2_10;
	bra.uni 	$L__BB2_9;
$L__BB2_10:
	div.u64 	%rd155, %rd9, %rd4;
	bra.uni 	$L__BB2_11;
$L__BB2_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd155, %r13;
$L__BB2_11:
	add.s64 	%rd156, %rd155, 1;
$L__BB2_12:
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd7, %rd6, %rd74;
	add.s64 	%rd8, %rd4, -1;
	min.u64 	%rd20, %rd154, %rd156;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd149, %rd3, 3;
	@%p10 bra 	$L__BB2_18;
	add.s64 	%rd83, %rd7, %rd149;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd83];
	ld.u32 	%r17, [%rd83+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB2_18;
	add.s64 	%rd160, %rd3, 1;
	add.s64 	%rd159, %rd20, -1;
	shl.b64 	%rd84, %rd5, 12;
	shl.b64 	%rd23, %rd4, 3;
	add.s64 	%rd85, %rd84, %rd23;
	add.s64 	%rd87, %rd85, %rd149;
	add.s64 	%rd158, %rd6, %rd87;
	mov.u64 	%rd88, 4088;
	sub.s64 	%rd157, %rd88, %rd149;
$L__BB2_15:
	add.s64 	%rd31, %rd160, %rd8;
	setp.lt.u64 	%p13, %rd31, 512;
	@%p13 bra 	$L__BB2_17;
	bra.uni 	$L__BB2_16;
$L__BB2_17:
	shr.u64 	%rd89, %rd157, 3;
	setp.gt.u64 	%p12, %rd89, %rd8;
	selp.b64 	%rd30, %rd158, 0, %p12;
	setp.lt.u64 	%p1, %rd31, %rd160;
	add.s64 	%rd94, %rd160, %rd4;
	selp.b64 	%rd160, 512, %rd94, %p1;
	cvt.u32.u64 	%r24, %rd31;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd30];
	ld.u32 	%r23, [%rd30+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd159, %rd159, -1;
	add.s64 	%rd158, %rd158, %rd23;
	sub.s64 	%rd157, %rd157, %rd23;
	setp.ne.s64 	%p14, %rd159, 0;
	@%p14 bra 	$L__BB2_15;
$L__BB2_18:
	add.u64 	%rd68, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd96, [%rd1+16];
	ld.global.nc.u64 	%rd97, [%rd1+24];
	st.local.u64 	[%rd2], %rd96;
	st.local.u64 	[%rd2+8], %rd97;
	bar.sync 	0;
	{ // callseq 9, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd69;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 9
	bar.sync 	0;
	mov.u64 	%rd164, 0;
	mov.u64 	%rd162, %rd164;
	@%p6 bra 	$L__BB2_23;
	setp.ne.s64 	%p16, %rd152, 0;
	@%p16 bra 	$L__BB2_21;
	bra.uni 	$L__BB2_20;
$L__BB2_21:
	div.u64 	%rd161, %rd9, %rd4;
	bra.uni 	$L__BB2_22;
$L__BB2_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd9;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd161, %r29;
$L__BB2_22:
	add.s64 	%rd162, %rd161, 1;
$L__BB2_23:
	@%p6 bra 	$L__BB2_28;
	setp.ne.s64 	%p18, %rd152, 0;
	@%p18 bra 	$L__BB2_26;
	bra.uni 	$L__BB2_25;
$L__BB2_26:
	div.u64 	%rd163, %rd9, %rd4;
	bra.uni 	$L__BB2_27;
$L__BB2_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd9;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd163, %r33;
$L__BB2_27:
	add.s64 	%rd164, %rd163, 1;
$L__BB2_28:
	min.u64 	%rd46, %rd162, %rd164;
	setp.eq.s64 	%p19, %rd46, 0;
	@%p19 bra 	$L__BB2_36;
	cvt.u16.u64 	%rs1, %rd3;
	and.b16  	%rs2, %rs1, 240;
	and.b16  	%rs3, %rs1, 15;
	shl.b16 	%rs4, %rs3, 4;
	shr.u16 	%rs5, %rs2, 4;
	or.b16  	%rs6, %rs5, %rs4;
	and.b16  	%rs7, %rs6, 51;
	shl.b16 	%rs8, %rs7, 2;
	shr.u16 	%rs9, %rs6, 2;
	and.b16  	%rs10, %rs9, 51;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 85;
	add.s64 	%rd104, %rd7, %rd149;
	shl.b16 	%rs13, %rs11, 3;
	and.b16  	%rs14, %rs13, 1360;
	shl.b16 	%rs15, %rs12, 5;
	or.b16  	%rs16, %rs15, %rs14;
	cvt.u32.u16 	%r39, %rs16;
	shr.u32 	%r40, %r6, 5;
	and.b32  	%r41, %r40, 8;
	or.b32  	%r42, %r41, %r39;
	and.b32  	%r43, %r42, 4088;
	add.s32 	%r36, %r2, %r43;
	add.s32 	%r37, %r36, 4;
	// begin inline asm
	ld.shared.f32 %r34, [%r36];
ld.shared.f32 %r35, [%r37];
	// end inline asm
	st.u32 	[%rd104], %r34;
	st.u32 	[%rd104+4], %r35;
	setp.eq.s64 	%p20, %rd46, 1;
	@%p20 bra 	$L__BB2_36;
	add.s64 	%rd168, %rd3, 1;
	shl.b64 	%rd105, %rd5, 12;
	shl.b64 	%rd48, %rd4, 3;
	add.s64 	%rd106, %rd105, %rd48;
	add.s64 	%rd108, %rd106, %rd149;
	add.s64 	%rd167, %rd6, %rd108;
	mov.u64 	%rd109, 4088;
	sub.s64 	%rd166, %rd109, %rd149;
	add.s64 	%rd165, %rd46, -1;
$L__BB2_31:
	add.s64 	%rd57, %rd168, %rd8;
	add.s64 	%rd112, %rd57, 512;
	shr.u64 	%rd113, %rd112, 1;
	and.b64  	%rd114, %rd113, 1431655765;
	shl.b64 	%rd115, %rd112, 1;
	and.b64  	%rd116, %rd115, 2863311530;
	or.b64  	%rd117, %rd114, %rd116;
	shr.u64 	%rd118, %rd117, 2;
	and.b64  	%rd119, %rd118, 858993459;
	shl.b64 	%rd120, %rd117, 2;
	and.b64  	%rd121, %rd120, 3435973836;
	or.b64  	%rd122, %rd119, %rd121;
	shr.u64 	%rd123, %rd122, 4;
	and.b64  	%rd124, %rd123, 252645135;
	shl.b64 	%rd125, %rd122, 4;
	and.b64  	%rd126, %rd125, 4042322160;
	or.b64  	%rd127, %rd124, %rd126;
	shr.u64 	%rd128, %rd127, 8;
	and.b64  	%rd129, %rd128, 16711935;
	shl.b64 	%rd130, %rd127, 8;
	and.b64  	%rd131, %rd130, 4278255360;
	or.b64  	%rd132, %rd129, %rd131;
	shr.u64 	%rd133, %rd132, 16;
	shl.b64 	%rd134, %rd132, 16;
	or.b64  	%rd58, %rd133, %rd134;
	setp.eq.s64 	%p22, %rd58, 0;
	mov.u64 	%rd169, 64;
	@%p22 bra 	$L__BB2_33;
	add.s64 	%rd135, %rd58, -1;
	not.b64 	%rd136, %rd58;
	and.b64  	%rd137, %rd136, %rd135;
	popc.b64 	%r44, %rd137;
	cvt.u64.u32 	%rd169, %r44;
$L__BB2_33:
	setp.lt.u64 	%p23, %rd169, 31;
	and.b64  	%rd138, %rd169, 63;
	selp.b64 	%rd139, %rd138, 31, %p23;
	cvt.u32.u64 	%r45, %rd139;
	shr.u64 	%rd140, %rd58, %r45;
	add.s64 	%rd62, %rd140, -1;
	setp.lt.u64 	%p24, %rd62, 1024;
	@%p24 bra 	$L__BB2_35;
	bra.uni 	$L__BB2_34;
$L__BB2_35:
	shr.u64 	%rd111, %rd166, 3;
	setp.gt.u64 	%p21, %rd111, %rd8;
	selp.b64 	%rd56, %rd167, 0, %p21;
	setp.lt.u64 	%p2, %rd57, %rd168;
	setp.gt.u64 	%p25, %rd57, 511;
	add.s64 	%rd145, %rd57, 1;
	selp.b64 	%rd146, 512, %rd145, %p25;
	selp.b64 	%rd168, 512, %rd146, %p2;
	cvt.u32.u64 	%r50, %rd62;
	shl.b32 	%r51, %r50, 2;
	and.b32  	%r52, %r51, 4088;
	add.s32 	%r48, %r52, %r2;
	add.s32 	%r49, %r48, 4;
	// begin inline asm
	ld.shared.f32 %r46, [%r48];
ld.shared.f32 %r47, [%r49];
	// end inline asm
	st.u32 	[%rd56], %r46;
	st.u32 	[%rd56+4], %r47;
	add.s64 	%rd167, %rd167, %rd48;
	sub.s64 	%rd166, %rd166, %rd48;
	add.s64 	%rd165, %rd165, -1;
	setp.ne.s64 	%p26, %rd165, 0;
	@%p26 bra 	$L__BB2_31;
$L__BB2_36:
	ret;
$L__BB2_16:
	mov.u64 	%rd90, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd91, %rd90;
	mov.u64 	%rd92, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd93, %rd92;
	{ // callseq 8, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd93;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 8
$L__BB2_34:
	mov.u64 	%rd141, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd142, %rd141;
	mov.u64 	%rd143, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd144, %rd143;
	{ // callseq 10, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd142;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd144;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 10
$L__BB2_1:
	mov.u64 	%rd147, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_4;
	cvta.global.u64 	%rd148, %rd147;
	{ // callseq 11, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd148;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 11

}
	// .globl	fft_forward_1024_kernel
.visible .entry fft_forward_1024_kernel(
	.param .u64 fft_forward_1024_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot3[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<17>;
	.reg .b16 	%rs<20>;
	.reg .b32 	%r<49>;
	.reg .b64 	%rd<122>;

	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd45, [fft_forward_1024_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd45;
	add.u64 	%rd47, %SP, 16;
	add.u64 	%rd48, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[8192];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd48], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd49, [%rd1+8];
	and.b64  	%rd50, %rd49, -1024;
	mul.wide.u32 	%rd6, %r5, 1024;
	setp.lt.u64 	%p3, %rd6, %rd50;
	sub.s64 	%rd51, %rd49, %rd6;
	setp.gt.u64 	%p4, %rd51, 1023;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB3_2;
	bra.uni 	$L__BB3_1;
$L__BB3_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd7, [%rd1];
	shl.b64 	%rd52, %rd6, 3;
	add.s64 	%rd53, %rd7, %rd52;
	add.s64 	%rd8, %rd4, -1;
	cvt.u16.u64 	%rs2, %rd3;
	xor.b16  	%rs1, %rs2, 1023;
	cvt.u16.u64 	%rs3, %rd4;
	shl.b64 	%rd54, %rd3, 3;
	add.s64 	%rd9, %rd53, %rd54;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd9];
	ld.u32 	%r9, [%rd9+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	setp.lt.u16 	%p6, %rs1, %rs3;
	cvt.u32.u64 	%r48, %rd4;
	@%p6 bra 	$L__BB3_7;
	add.s64 	%rd116, %rd3, 1;
	cvt.u32.u16 	%r12, %rs1;
	div.u32 	%r14, %r12, %r48;
	cvt.u64.u32 	%rd115, %r14;
	shl.b64 	%rd55, %rd5, 13;
	shl.b64 	%rd12, %rd4, 3;
	add.s64 	%rd56, %rd55, %rd12;
	add.s64 	%rd58, %rd56, %rd54;
	add.s64 	%rd114, %rd7, %rd58;
	xor.b64  	%rd113, %rd54, 8184;
$L__BB3_4:
	add.s64 	%rd20, %rd116, %rd8;
	setp.lt.u64 	%p8, %rd20, 1024;
	@%p8 bra 	$L__BB3_6;
	bra.uni 	$L__BB3_5;
$L__BB3_6:
	shr.u64 	%rd59, %rd113, 3;
	setp.gt.u64 	%p7, %rd59, %rd8;
	selp.b64 	%rd19, %rd114, 0, %p7;
	setp.lt.u64 	%p1, %rd20, %rd116;
	add.s64 	%rd64, %rd116, %rd4;
	selp.b64 	%rd116, 1024, %rd64, %p1;
	cvt.u32.u64 	%r19, %rd20;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd19];
	ld.u32 	%r18, [%rd19+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd115, %rd115, -1;
	add.s64 	%rd114, %rd114, %rd12;
	sub.s64 	%rd113, %rd113, %rd12;
	setp.ne.s64 	%p9, %rd115, 0;
	@%p9 bra 	$L__BB3_4;
$L__BB3_7:
	add.u64 	%rd46, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd65, [%rd1+16];
	ld.global.nc.u64 	%rd66, [%rd1+24];
	st.local.u64 	[%rd2], %rd65;
	st.local.u64 	[%rd2+8], %rd66;
	bar.sync 	0;
	{ // callseq 13, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd47;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 13
	bar.sync 	0;
	xor.b64  	%rd69, %rd3, 1023;
	and.b16  	%rs5, %rs2, 240;
	and.b16  	%rs6, %rs2, 15;
	shl.b16 	%rs7, %rs6, 4;
	shr.u16 	%rs8, %rs5, 4;
	or.b16  	%rs9, %rs8, %rs7;
	and.b16  	%rs10, %rs9, 51;
	shl.b16 	%rs11, %rs10, 2;
	shr.u16 	%rs12, %rs9, 2;
	and.b16  	%rs13, %rs12, 51;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs15, %rs14, 85;
	shr.u32 	%r29, %r10, 8;
	shr.u32 	%r30, %r10, 6;
	and.b32  	%r31, %r30, 4;
	or.b32  	%r32, %r29, %r31;
	shl.b16 	%rs16, %rs14, 4;
	and.b16  	%rs17, %rs16, 2720;
	shl.b16 	%rs18, %rs15, 6;
	or.b16  	%rs19, %rs18, %rs17;
	cvt.u32.u16 	%r33, %rs19;
	shl.b32 	%r34, %r32, 2;
	or.b32  	%r35, %r34, %r33;
	or.b32  	%r36, %r35, 4;
	add.s32 	%r37, %r36, 8188;
	and.b32  	%r38, %r37, 8184;
	add.s32 	%r23, %r2, %r38;
	add.s32 	%r24, %r23, 4;
	// begin inline asm
	ld.shared.f32 %r21, [%r23];
ld.shared.f32 %r22, [%r24];
	// end inline asm
	st.u32 	[%rd9], %r21;
	st.u32 	[%rd9+4], %r22;
	setp.lt.u64 	%p10, %rd69, %rd4;
	@%p10 bra 	$L__BB3_14;
	cvt.u32.u64 	%r26, %rd69;
	div.u32 	%r28, %r26, %r48;
	cvt.u64.u32 	%rd117, %r28;
	add.s64 	%rd120, %rd3, 1;
	shl.b64 	%rd70, %rd5, 13;
	shl.b64 	%rd27, %rd4, 3;
	add.s64 	%rd71, %rd70, %rd27;
	add.s64 	%rd73, %rd71, %rd54;
	add.s64 	%rd119, %rd7, %rd73;
	xor.b64  	%rd118, %rd54, 8184;
$L__BB3_9:
	add.s64 	%rd35, %rd120, %rd8;
	add.s64 	%rd76, %rd35, 1024;
	shr.u64 	%rd77, %rd76, 1;
	and.b64  	%rd78, %rd77, 1431655765;
	shl.b64 	%rd79, %rd76, 1;
	and.b64  	%rd80, %rd79, 2863311530;
	or.b64  	%rd81, %rd78, %rd80;
	shr.u64 	%rd82, %rd81, 2;
	and.b64  	%rd83, %rd82, 858993459;
	shl.b64 	%rd84, %rd81, 2;
	and.b64  	%rd85, %rd84, 3435973836;
	or.b64  	%rd86, %rd83, %rd85;
	shr.u64 	%rd87, %rd86, 4;
	and.b64  	%rd88, %rd87, 252645135;
	shl.b64 	%rd89, %rd86, 4;
	and.b64  	%rd90, %rd89, 4042322160;
	or.b64  	%rd91, %rd88, %rd90;
	shr.u64 	%rd92, %rd91, 8;
	and.b64  	%rd93, %rd92, 16711935;
	shl.b64 	%rd94, %rd91, 8;
	and.b64  	%rd95, %rd94, 4278255360;
	or.b64  	%rd96, %rd93, %rd95;
	shr.u64 	%rd97, %rd96, 16;
	shl.b64 	%rd98, %rd96, 16;
	or.b64  	%rd36, %rd97, %rd98;
	setp.eq.s64 	%p12, %rd36, 0;
	mov.u64 	%rd121, 64;
	@%p12 bra 	$L__BB3_11;
	add.s64 	%rd99, %rd36, -1;
	not.b64 	%rd100, %rd36;
	and.b64  	%rd101, %rd100, %rd99;
	popc.b64 	%r39, %rd101;
	cvt.u64.u32 	%rd121, %r39;
$L__BB3_11:
	setp.lt.u64 	%p13, %rd121, 31;
	and.b64  	%rd102, %rd121, 63;
	selp.b64 	%rd103, %rd102, 31, %p13;
	cvt.u32.u64 	%r40, %rd103;
	shr.u64 	%rd104, %rd36, %r40;
	add.s64 	%rd40, %rd104, -1;
	setp.lt.u64 	%p14, %rd40, 2048;
	@%p14 bra 	$L__BB3_13;
	bra.uni 	$L__BB3_12;
$L__BB3_13:
	shr.u64 	%rd75, %rd118, 3;
	setp.gt.u64 	%p11, %rd75, %rd8;
	selp.b64 	%rd34, %rd119, 0, %p11;
	setp.lt.u64 	%p2, %rd35, %rd120;
	setp.gt.u64 	%p15, %rd35, 1023;
	add.s64 	%rd109, %rd35, 1;
	selp.b64 	%rd110, 1024, %rd109, %p15;
	selp.b64 	%rd120, 1024, %rd110, %p2;
	cvt.u32.u64 	%r45, %rd40;
	shl.b32 	%r46, %r45, 2;
	and.b32  	%r47, %r46, 8184;
	add.s32 	%r43, %r47, %r2;
	add.s32 	%r44, %r43, 4;
	// begin inline asm
	ld.shared.f32 %r41, [%r43];
ld.shared.f32 %r42, [%r44];
	// end inline asm
	st.u32 	[%rd34], %r41;
	st.u32 	[%rd34+4], %r42;
	add.s64 	%rd119, %rd119, %rd27;
	sub.s64 	%rd118, %rd118, %rd27;
	add.s64 	%rd117, %rd117, -1;
	setp.ne.s64 	%p16, %rd117, 0;
	@%p16 bra 	$L__BB3_9;
$L__BB3_14:
	ret;
$L__BB3_5:
	mov.u64 	%rd60, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd61, %rd60;
	mov.u64 	%rd62, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd63, %rd62;
	{ // callseq 12, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd61;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd63;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 12
$L__BB3_12:
	mov.u64 	%rd105, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd106, %rd105;
	mov.u64 	%rd107, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd108, %rd107;
	{ // callseq 14, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd106;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd108;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 14
$L__BB3_1:
	mov.u64 	%rd111, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_4;
	cvta.global.u64 	%rd112, %rd111;
	{ // callseq 15, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd112;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 15

}
	// .globl	fft_forward_2048_kernel
.visible .entry fft_forward_2048_kernel(
	.param .u64 fft_forward_2048_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot4[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<24>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<112>;

	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd40, [fft_forward_2048_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd40;
	add.u64 	%rd42, %SP, 16;
	add.u64 	%rd43, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[16384];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd43], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd44, [%rd1+8];
	and.b64  	%rd45, %rd44, -2048;
	mul.wide.u32 	%rd6, %r5, 2048;
	setp.lt.u64 	%p3, %rd6, %rd45;
	sub.s64 	%rd46, %rd44, %rd6;
	setp.gt.u64 	%p4, %rd46, 2047;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB4_2;
	bra.uni 	$L__BB4_1;
$L__BB4_2:
	add.u64 	%rd41, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd47, [%rd1];
	shl.b64 	%rd48, %rd6, 3;
	add.s64 	%rd49, %rd47, %rd48;
	add.s64 	%rd7, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 2047;
	shl.b64 	%rd50, %rd3, 3;
	add.s64 	%rd8, %rd49, %rd50;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd8];
	ld.u32 	%r9, [%rd8+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	add.s64 	%rd110, %rd3, 1;
	cvt.u32.u16 	%r12, %rs2;
	cvt.u32.u64 	%r13, %rd4;
	div.u32 	%r14, %r12, %r13;
	cvt.u64.u32 	%rd105, %r14;
	shl.b64 	%rd51, %rd5, 14;
	shl.b64 	%rd11, %rd4, 3;
	add.s64 	%rd52, %rd51, %rd11;
	add.s64 	%rd53, %rd52, %rd50;
	add.s64 	%rd109, %rd47, %rd53;
	xor.b64  	%rd108, %rd50, 16376;
	mov.u64 	%rd103, %rd108;
	mov.u64 	%rd104, %rd109;
	mov.u64 	%rd106, %rd110;
$L__BB4_3:
	add.s64 	%rd19, %rd106, %rd7;
	setp.lt.u64 	%p7, %rd19, 2048;
	@%p7 bra 	$L__BB4_5;
	bra.uni 	$L__BB4_4;
$L__BB4_5:
	shr.u64 	%rd54, %rd103, 3;
	setp.gt.u64 	%p6, %rd54, %rd7;
	selp.b64 	%rd18, %rd104, 0, %p6;
	setp.lt.u64 	%p1, %rd19, %rd106;
	add.s64 	%rd59, %rd106, %rd4;
	selp.b64 	%rd106, 2048, %rd59, %p1;
	cvt.u32.u64 	%r19, %rd19;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd18];
	ld.u32 	%r18, [%rd18+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd105, %rd105, -1;
	add.s64 	%rd104, %rd104, %rd11;
	sub.s64 	%rd103, %rd103, %rd11;
	setp.ne.s64 	%p8, %rd105, 0;
	@%p8 bra 	$L__BB4_3;
	ld.global.nc.u64 	%rd60, [%rd1+16];
	ld.global.nc.u64 	%rd61, [%rd1+24];
	st.local.u64 	[%rd2], %rd60;
	st.local.u64 	[%rd2+8], %rd61;
	bar.sync 	0;
	{ // callseq 17, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd42;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 17
	bar.sync 	0;
	xor.b32  	%r26, %r10, 2047;
	div.u32 	%r28, %r26, %r13;
	cvt.u64.u32 	%rd107, %r28;
	or.b16  	%rs3, %rs1, 2048;
	shl.b16 	%rs4, %rs1, 12;
	shr.u16 	%rs5, %rs3, 4;
	and.b16  	%rs6, %rs5, 176;
	or.b16  	%rs7, %rs4, %rs6;
	shl.b16 	%rs8, %rs1, 4;
	and.b16  	%rs9, %rs8, 3840;
	or.b16  	%rs10, %rs9, %rs7;
	and.b16  	%rs11, %rs10, 13107;
	shl.b16 	%rs12, %rs11, 2;
	shr.u16 	%rs13, %rs10, 2;
	and.b16  	%rs14, %rs13, 13107;
	or.b16  	%rs15, %rs14, %rs12;
	and.b16  	%rs16, %rs15, 21845;
	shl.b16 	%rs17, %rs16, 1;
	shr.u16 	%rs18, %rs15, 1;
	and.b16  	%rs19, %rs18, 21845;
	or.b16  	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 2;
	add.s16 	%rs22, %rs21, 16380;
	and.b16  	%rs23, %rs22, 16368;
	cvt.u32.u16 	%r29, %rs23;
	add.s32 	%r23, %r2, %r29;
	add.s32 	%r24, %r23, 4;
	// begin inline asm
	ld.shared.f32 %r21, [%r23];
ld.shared.f32 %r22, [%r24];
	// end inline asm
	st.u32 	[%rd8], %r21;
	st.u32 	[%rd8+4], %r22;
$L__BB4_7:
	add.s64 	%rd30, %rd110, %rd7;
	add.s64 	%rd66, %rd30, 2048;
	shr.u64 	%rd67, %rd66, 1;
	and.b64  	%rd68, %rd67, 1431655765;
	shl.b64 	%rd69, %rd66, 1;
	and.b64  	%rd70, %rd69, 2863311530;
	or.b64  	%rd71, %rd68, %rd70;
	shr.u64 	%rd72, %rd71, 2;
	and.b64  	%rd73, %rd72, 858993459;
	shl.b64 	%rd74, %rd71, 2;
	and.b64  	%rd75, %rd74, 3435973836;
	or.b64  	%rd76, %rd73, %rd75;
	shr.u64 	%rd77, %rd76, 4;
	and.b64  	%rd78, %rd77, 252645135;
	shl.b64 	%rd79, %rd76, 4;
	and.b64  	%rd80, %rd79, 4042322160;
	or.b64  	%rd81, %rd78, %rd80;
	shr.u64 	%rd82, %rd81, 8;
	and.b64  	%rd83, %rd82, 16711935;
	shl.b64 	%rd84, %rd81, 8;
	and.b64  	%rd85, %rd84, 4278255360;
	or.b64  	%rd86, %rd83, %rd85;
	shr.u64 	%rd87, %rd86, 16;
	shl.b64 	%rd88, %rd86, 16;
	or.b64  	%rd31, %rd87, %rd88;
	setp.eq.s64 	%p10, %rd31, 0;
	mov.u64 	%rd111, 64;
	@%p10 bra 	$L__BB4_9;
	add.s64 	%rd89, %rd31, -1;
	not.b64 	%rd90, %rd31;
	and.b64  	%rd91, %rd90, %rd89;
	popc.b64 	%r30, %rd91;
	cvt.u64.u32 	%rd111, %r30;
$L__BB4_9:
	setp.lt.u64 	%p11, %rd111, 31;
	and.b64  	%rd92, %rd111, 63;
	selp.b64 	%rd93, %rd92, 31, %p11;
	cvt.u32.u64 	%r31, %rd93;
	shr.u64 	%rd94, %rd31, %r31;
	add.s64 	%rd35, %rd94, -1;
	setp.lt.u64 	%p12, %rd35, 4096;
	@%p12 bra 	$L__BB4_11;
	bra.uni 	$L__BB4_10;
$L__BB4_11:
	shr.u64 	%rd65, %rd108, 3;
	setp.gt.u64 	%p9, %rd65, %rd7;
	selp.b64 	%rd29, %rd109, 0, %p9;
	setp.lt.u64 	%p2, %rd30, %rd110;
	setp.gt.u64 	%p13, %rd30, 2047;
	add.s64 	%rd99, %rd30, 1;
	selp.b64 	%rd100, 2048, %rd99, %p13;
	selp.b64 	%rd110, 2048, %rd100, %p2;
	cvt.u32.u64 	%r36, %rd35;
	shl.b32 	%r37, %r36, 2;
	and.b32  	%r38, %r37, 16376;
	add.s32 	%r34, %r38, %r2;
	add.s32 	%r35, %r34, 4;
	// begin inline asm
	ld.shared.f32 %r32, [%r34];
ld.shared.f32 %r33, [%r35];
	// end inline asm
	st.u32 	[%rd29], %r32;
	st.u32 	[%rd29+4], %r33;
	add.s64 	%rd109, %rd109, %rd11;
	sub.s64 	%rd108, %rd108, %rd11;
	add.s64 	%rd107, %rd107, -1;
	setp.ne.s64 	%p14, %rd107, 0;
	@%p14 bra 	$L__BB4_7;
	ret;
$L__BB4_4:
	mov.u64 	%rd55, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd56, %rd55;
	mov.u64 	%rd57, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd58, %rd57;
	{ // callseq 16, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd56;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd58;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 16
$L__BB4_10:
	mov.u64 	%rd95, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd96, %rd95;
	mov.u64 	%rd97, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd98, %rd97;
	{ // callseq 18, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd96;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd98;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 18
$L__BB4_1:
	mov.u64 	%rd101, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_4;
	cvta.global.u64 	%rd102, %rd101;
	{ // callseq 19, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd102;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 19

}
	// .globl	fft_forward_4096_kernel
.visible .entry fft_forward_4096_kernel(
	.param .u64 fft_forward_4096_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot5[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<136>;

	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd41, [fft_forward_4096_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd41;
	add.u64 	%rd43, %SP, 16;
	add.u64 	%rd44, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[32768];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd44], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd45, [%rd1+8];
	and.b64  	%rd46, %rd45, -4096;
	mul.wide.u32 	%rd6, %r5, 4096;
	setp.lt.u64 	%p3, %rd6, %rd46;
	sub.s64 	%rd47, %rd45, %rd6;
	setp.gt.u64 	%p4, %rd47, 4095;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB5_2;
	bra.uni 	$L__BB5_1;
$L__BB5_2:
	add.u64 	%rd42, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd48, [%rd1];
	shl.b64 	%rd49, %rd6, 3;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd7, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 4095;
	shl.b64 	%rd51, %rd3, 3;
	add.s64 	%rd8, %rd50, %rd51;
	add.s64 	%rd134, %rd3, 1;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd8];
	ld.u32 	%r9, [%rd8+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	cvt.u32.u16 	%r12, %rs2;
	cvt.u32.u64 	%r13, %rd4;
	div.u32 	%r14, %r12, %r13;
	cvt.u64.u32 	%rd129, %r14;
	shl.b64 	%rd52, %rd5, 15;
	shl.b64 	%rd11, %rd4, 3;
	add.s64 	%rd53, %rd52, %rd11;
	add.s64 	%rd54, %rd53, %rd51;
	add.s64 	%rd133, %rd48, %rd54;
	xor.b64  	%rd132, %rd51, 32760;
	mov.u64 	%rd127, %rd132;
	mov.u64 	%rd128, %rd133;
	mov.u64 	%rd130, %rd134;
$L__BB5_3:
	add.s64 	%rd19, %rd130, %rd7;
	setp.lt.u64 	%p7, %rd19, 4096;
	@%p7 bra 	$L__BB5_5;
	bra.uni 	$L__BB5_4;
$L__BB5_5:
	shr.u64 	%rd55, %rd127, 3;
	setp.gt.u64 	%p6, %rd55, %rd7;
	selp.b64 	%rd18, %rd128, 0, %p6;
	setp.lt.u64 	%p1, %rd19, %rd130;
	add.s64 	%rd60, %rd130, %rd4;
	selp.b64 	%rd130, 4096, %rd60, %p1;
	cvt.u32.u64 	%r19, %rd19;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd18];
	ld.u32 	%r18, [%rd18+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd129, %rd129, -1;
	add.s64 	%rd128, %rd128, %rd11;
	sub.s64 	%rd127, %rd127, %rd11;
	setp.ne.s64 	%p8, %rd129, 0;
	@%p8 bra 	$L__BB5_3;
	ld.global.nc.u64 	%rd61, [%rd1+16];
	ld.global.nc.u64 	%rd62, [%rd1+24];
	st.local.u64 	[%rd2], %rd61;
	st.local.u64 	[%rd2+8], %rd62;
	bar.sync 	0;
	{ // callseq 21, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd42;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd43;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 21
	bar.sync 	0;
	shr.u64 	%rd65, %rd3, 1;
	and.b64  	%rd66, %rd65, 341;
	shl.b64 	%rd67, %rd3, 1;
	and.b64  	%rd68, %rd67, 682;
	or.b64  	%rd69, %rd68, %rd66;
	shr.u64 	%rd70, %rd69, 2;
	and.b64  	%rd71, %rd70, 51;
	shl.b64 	%rd72, %rd69, 2;
	and.b64  	%rd73, %rd72, 3276;
	or.b64  	%rd74, %rd73, %rd71;
	or.b64  	%rd75, %rd74, 32768;
	shr.u64 	%rd76, %rd75, 4;
	and.b64  	%rd77, %rd76, 2063;
	shl.b64 	%rd78, %rd74, 4;
	and.b64  	%rd79, %rd78, 49392;
	or.b64  	%rd80, %rd77, %rd79;
	{ .reg .b32 tmp; mov.b64 {%r25, tmp}, %rd80; }
	prmt.b32 	%r26, %r25, 0, 291;
	{ .reg .b32 tmp; mov.b64 {tmp, %r27}, %rd80; }
	prmt.b32 	%r28, %r27, 0, 291;
	mov.b64 	%rd81, {%r28, %r26};
	shr.u64 	%rd82, %rd81, 32;
	or.b64  	%rd83, %rd82, 2147483648;
	add.s64 	%rd84, %rd83, -1;
	not.b64 	%rd85, %rd83;
	and.b64  	%rd86, %rd85, %rd84;
	popc.b64 	%r29, %rd86;
	shr.u64 	%rd87, %rd82, %r29;
	add.s64 	%rd25, %rd87, -1;
	setp.gt.u64 	%p9, %rd25, 8191;
	@%p9 bra 	$L__BB5_11;
	xor.b32  	%r22, %r10, 4095;
	div.u32 	%r24, %r22, %r13;
	cvt.u64.u32 	%rd131, %r24;
	cvt.u32.u64 	%r34, %rd25;
	shl.b32 	%r35, %r34, 2;
	and.b32  	%r36, %r35, 32760;
	add.s32 	%r32, %r2, %r36;
	add.s32 	%r33, %r32, 4;
	// begin inline asm
	ld.shared.f32 %r30, [%r32];
ld.shared.f32 %r31, [%r33];
	// end inline asm
	st.u32 	[%rd8], %r30;
	st.u32 	[%rd8+4], %r31;
$L__BB5_8:
	add.s64 	%rd31, %rd134, %rd7;
	add.s64 	%rd90, %rd31, 4096;
	shr.u64 	%rd91, %rd90, 1;
	and.b64  	%rd92, %rd91, 1431655765;
	shl.b64 	%rd93, %rd90, 1;
	and.b64  	%rd94, %rd93, 2863311530;
	or.b64  	%rd95, %rd92, %rd94;
	shr.u64 	%rd96, %rd95, 2;
	and.b64  	%rd97, %rd96, 858993459;
	shl.b64 	%rd98, %rd95, 2;
	and.b64  	%rd99, %rd98, 3435973836;
	or.b64  	%rd100, %rd97, %rd99;
	shr.u64 	%rd101, %rd100, 4;
	and.b64  	%rd102, %rd101, 252645135;
	shl.b64 	%rd103, %rd100, 4;
	and.b64  	%rd104, %rd103, 4042322160;
	or.b64  	%rd105, %rd102, %rd104;
	shr.u64 	%rd106, %rd105, 8;
	and.b64  	%rd107, %rd106, 16711935;
	shl.b64 	%rd108, %rd105, 8;
	and.b64  	%rd109, %rd108, 4278255360;
	or.b64  	%rd110, %rd107, %rd109;
	shr.u64 	%rd111, %rd110, 16;
	shl.b64 	%rd112, %rd110, 16;
	or.b64  	%rd32, %rd111, %rd112;
	setp.eq.s64 	%p11, %rd32, 0;
	mov.u64 	%rd135, 64;
	@%p11 bra 	$L__BB5_10;
	add.s64 	%rd113, %rd32, -1;
	not.b64 	%rd114, %rd32;
	and.b64  	%rd115, %rd114, %rd113;
	popc.b64 	%r37, %rd115;
	cvt.u64.u32 	%rd135, %r37;
$L__BB5_10:
	setp.lt.u64 	%p12, %rd135, 31;
	and.b64  	%rd116, %rd135, 63;
	selp.b64 	%rd117, %rd116, 31, %p12;
	cvt.u32.u64 	%r38, %rd117;
	shr.u64 	%rd118, %rd32, %r38;
	add.s64 	%rd36, %rd118, -1;
	setp.lt.u64 	%p13, %rd36, 8192;
	@%p13 bra 	$L__BB5_12;
	bra.uni 	$L__BB5_11;
$L__BB5_12:
	shr.u64 	%rd89, %rd132, 3;
	setp.gt.u64 	%p10, %rd89, %rd7;
	selp.b64 	%rd30, %rd133, 0, %p10;
	setp.lt.u64 	%p2, %rd31, %rd134;
	setp.gt.u64 	%p14, %rd31, 4095;
	add.s64 	%rd123, %rd31, 1;
	selp.b64 	%rd124, 4096, %rd123, %p14;
	selp.b64 	%rd134, 4096, %rd124, %p2;
	cvt.u32.u64 	%r43, %rd36;
	shl.b32 	%r44, %r43, 2;
	and.b32  	%r45, %r44, 32760;
	add.s32 	%r41, %r45, %r2;
	add.s32 	%r42, %r41, 4;
	// begin inline asm
	ld.shared.f32 %r39, [%r41];
ld.shared.f32 %r40, [%r42];
	// end inline asm
	st.u32 	[%rd30], %r39;
	st.u32 	[%rd30+4], %r40;
	add.s64 	%rd133, %rd133, %rd11;
	sub.s64 	%rd132, %rd132, %rd11;
	add.s64 	%rd131, %rd131, -1;
	setp.ne.s64 	%p15, %rd131, 0;
	@%p15 bra 	$L__BB5_8;
	ret;
$L__BB5_11:
	mov.u64 	%rd119, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd120, %rd119;
	mov.u64 	%rd121, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd122, %rd121;
	{ // callseq 22, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd120;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd122;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 22
$L__BB5_4:
	mov.u64 	%rd56, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd57, %rd56;
	mov.u64 	%rd58, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd59, %rd58;
	{ // callseq 20, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd59;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 20
$L__BB5_1:
	mov.u64 	%rd125, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_4;
	cvta.global.u64 	%rd126, %rd125;
	{ // callseq 23, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd126;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 23

}
	// .globl	fft_backward_128_kernel
.visible .entry fft_backward_128_kernel(
	.param .u64 fft_backward_128_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot6[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<18>;
	.reg .b32 	%r<74>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<170>;

	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd66, [fft_backward_128_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd66;
	add.u64 	%rd68, %SP, 16;
	add.u64 	%rd69, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[1024];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd69], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd70, [%rd1+8];
	and.b64  	%rd71, %rd70, -128;
	mul.wide.u32 	%rd72, %r5, 128;
	setp.lt.u64 	%p3, %rd72, %rd71;
	sub.s64 	%rd74, %rd70, %rd72;
	setp.gt.u64 	%p4, %rd74, 127;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB6_2;
	bra.uni 	$L__BB6_1;
$L__BB6_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd76, %rd3, 128;
	setp.gt.u32 	%p6, %r6, 127;
	not.b64 	%rd77, %rd3;
	add.s64 	%rd9, %rd77, %rd76;
	mov.u64 	%rd156, 0;
	and.b64  	%rd152, %rd9, -4294967296;
	mov.u64 	%rd154, %rd156;
	@%p6 bra 	$L__BB6_7;
	setp.ne.s64 	%p7, %rd152, 0;
	@%p7 bra 	$L__BB6_5;
	bra.uni 	$L__BB6_4;
$L__BB6_5:
	div.u64 	%rd153, %rd9, %rd4;
	bra.uni 	$L__BB6_6;
$L__BB6_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd9;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd153, %r9;
$L__BB6_6:
	add.s64 	%rd154, %rd153, 1;
$L__BB6_7:
	shl.b64 	%rd73, %rd72, 3;
	@%p6 bra 	$L__BB6_12;
	setp.ne.s64 	%p9, %rd152, 0;
	@%p9 bra 	$L__BB6_10;
	bra.uni 	$L__BB6_9;
$L__BB6_10:
	div.u64 	%rd155, %rd9, %rd4;
	bra.uni 	$L__BB6_11;
$L__BB6_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd155, %r13;
$L__BB6_11:
	add.s64 	%rd156, %rd155, 1;
$L__BB6_12:
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd7, %rd6, %rd73;
	add.s64 	%rd8, %rd4, -1;
	min.u64 	%rd20, %rd154, %rd156;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd149, %rd3, 3;
	@%p10 bra 	$L__BB6_18;
	add.s64 	%rd82, %rd7, %rd149;
	ld.u32 	%r15, [%rd82+4];
	ld.u32 	%r18, [%rd82];
	// begin inline asm
	neg.ftz.f32 %r14, %r15;
	// end inline asm
	shl.b32 	%r21, %r6, 3;
	add.s32 	%r16, %r2, %r21;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	st.shared.f32 [%r16], %r18;
st.shared.f32 [%r17], %r14;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB6_18;
	add.s64 	%rd160, %rd3, 1;
	add.s64 	%rd159, %rd20, -1;
	shl.b64 	%rd83, %rd5, 10;
	shl.b64 	%rd23, %rd4, 3;
	add.s64 	%rd84, %rd83, %rd23;
	add.s64 	%rd86, %rd84, %rd149;
	add.s64 	%rd158, %rd6, %rd86;
	mov.u64 	%rd87, 1016;
	sub.s64 	%rd157, %rd87, %rd149;
$L__BB6_15:
	shr.u64 	%rd88, %rd157, 3;
	setp.gt.u64 	%p12, %rd88, %rd8;
	selp.b64 	%rd89, %rd158, 0, %p12;
	add.s64 	%rd30, %rd160, %rd8;
	ld.f32 	%f1, [%rd89];
	ld.u32 	%r23, [%rd89+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r23;
	// end inline asm
	setp.lt.u64 	%p13, %rd30, 128;
	@%p13 bra 	$L__BB6_17;
	bra.uni 	$L__BB6_16;
$L__BB6_17:
	setp.lt.u64 	%p1, %rd30, %rd160;
	mov.b32 	%f2, %r22;
	add.s64 	%rd94, %rd160, %rd4;
	selp.b64 	%rd160, 128, %rd94, %p1;
	cvt.u32.u64 	%r28, %rd30;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r2;
	add.s32 	%r25, %r24, 4;
	mov.b32 	%r26, %f1;
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r22;
	// end inline asm
	add.s64 	%rd159, %rd159, -1;
	add.s64 	%rd158, %rd158, %rd23;
	sub.s64 	%rd157, %rd157, %rd23;
	setp.ne.s64 	%p14, %rd159, 0;
	@%p14 bra 	$L__BB6_15;
$L__BB6_18:
	add.u64 	%rd67, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd96, [%rd1+16];
	ld.global.nc.u64 	%rd97, [%rd1+24];
	st.local.u64 	[%rd2], %rd96;
	st.local.u64 	[%rd2+8], %rd97;
	bar.sync 	0;
	{ // callseq 25, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd67;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd68;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 25
	mov.b32 	%r31, 1124073472;
	// begin inline asm
	rcp.approx.ftz.f32 %r73, %r31;
	// end inline asm
	bar.sync 	0;
	mov.u64 	%rd164, 0;
	mov.u64 	%rd162, %rd164;
	@%p6 bra 	$L__BB6_23;
	setp.ne.s64 	%p16, %rd152, 0;
	@%p16 bra 	$L__BB6_21;
	bra.uni 	$L__BB6_20;
$L__BB6_21:
	div.u64 	%rd161, %rd9, %rd4;
	bra.uni 	$L__BB6_22;
$L__BB6_20:
	cvt.u32.u64 	%r33, %rd4;
	cvt.u32.u64 	%r34, %rd9;
	div.u32 	%r35, %r34, %r33;
	cvt.u64.u32 	%rd161, %r35;
$L__BB6_22:
	add.s64 	%rd162, %rd161, 1;
$L__BB6_23:
	@%p6 bra 	$L__BB6_28;
	setp.ne.s64 	%p18, %rd152, 0;
	@%p18 bra 	$L__BB6_26;
	bra.uni 	$L__BB6_25;
$L__BB6_26:
	div.u64 	%rd163, %rd9, %rd4;
	bra.uni 	$L__BB6_27;
$L__BB6_25:
	cvt.u32.u64 	%r37, %rd4;
	cvt.u32.u64 	%r38, %rd9;
	div.u32 	%r39, %r38, %r37;
	cvt.u64.u32 	%rd163, %r39;
$L__BB6_27:
	add.s64 	%rd164, %rd163, 1;
$L__BB6_28:
	min.u64 	%rd45, %rd162, %rd164;
	setp.eq.s64 	%p19, %rd45, 0;
	@%p19 bra 	$L__BB6_36;
	mov.b32 	%f3, %r73;
	cvt.u16.u64 	%rs1, %rd3;
	or.b16  	%rs2, %rs1, -128;
	and.b16  	%rs3, %rs2, 240;
	and.b16  	%rs4, %rs2, 15;
	shl.b16 	%rs5, %rs4, 4;
	shr.u16 	%rs6, %rs3, 4;
	or.b16  	%rs7, %rs6, %rs5;
	and.b16  	%rs8, %rs7, 51;
	shl.b16 	%rs9, %rs8, 2;
	shr.u16 	%rs10, %rs7, 2;
	and.b16  	%rs11, %rs10, 51;
	or.b16  	%rs12, %rs11, %rs9;
	and.b16  	%rs13, %rs12, 85;
	add.s64 	%rd104, %rd7, %rd149;
	shl.b16 	%rs14, %rs12, 1;
	and.b16  	%rs15, %rs14, 340;
	shl.b16 	%rs16, %rs13, 3;
	or.b16  	%rs17, %rs16, %rs15;
	cvt.u32.u16 	%r52, %rs17;
	add.s32 	%r53, %r52, 1020;
	and.b32  	%r54, %r53, 1016;
	add.s32 	%r42, %r2, %r54;
	add.s32 	%r43, %r42, 4;
	// begin inline asm
	ld.shared.f32 %r40, [%r42];
ld.shared.f32 %r41, [%r43];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r44, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r40, %r73;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r44, %r73;
	// end inline asm
	st.u32 	[%rd104], %r46;
	st.u32 	[%rd104+4], %r49;
	setp.eq.s64 	%p20, %rd45, 1;
	@%p20 bra 	$L__BB6_36;
	add.s64 	%rd168, %rd3, 1;
	shl.b64 	%rd105, %rd5, 10;
	shl.b64 	%rd47, %rd4, 3;
	add.s64 	%rd106, %rd105, %rd47;
	add.s64 	%rd108, %rd106, %rd149;
	add.s64 	%rd167, %rd6, %rd108;
	mov.u64 	%rd109, 1016;
	sub.s64 	%rd166, %rd109, %rd149;
	add.s64 	%rd165, %rd45, -1;
$L__BB6_31:
	add.s64 	%rd56, %rd168, %rd8;
	add.s64 	%rd112, %rd56, 128;
	shr.u64 	%rd113, %rd112, 1;
	and.b64  	%rd114, %rd113, 1431655765;
	shl.b64 	%rd115, %rd112, 1;
	and.b64  	%rd116, %rd115, 2863311530;
	or.b64  	%rd117, %rd114, %rd116;
	shr.u64 	%rd118, %rd117, 2;
	and.b64  	%rd119, %rd118, 858993459;
	shl.b64 	%rd120, %rd117, 2;
	and.b64  	%rd121, %rd120, 3435973836;
	or.b64  	%rd122, %rd119, %rd121;
	shr.u64 	%rd123, %rd122, 4;
	and.b64  	%rd124, %rd123, 252645135;
	shl.b64 	%rd125, %rd122, 4;
	and.b64  	%rd126, %rd125, 4042322160;
	or.b64  	%rd127, %rd124, %rd126;
	shr.u64 	%rd128, %rd127, 8;
	and.b64  	%rd129, %rd128, 16711935;
	shl.b64 	%rd130, %rd127, 8;
	and.b64  	%rd131, %rd130, 4278255360;
	or.b64  	%rd132, %rd129, %rd131;
	shr.u64 	%rd133, %rd132, 16;
	shl.b64 	%rd134, %rd132, 16;
	or.b64  	%rd57, %rd133, %rd134;
	setp.eq.s64 	%p22, %rd57, 0;
	mov.u64 	%rd169, 64;
	@%p22 bra 	$L__BB6_33;
	add.s64 	%rd135, %rd57, -1;
	not.b64 	%rd136, %rd57;
	and.b64  	%rd137, %rd136, %rd135;
	popc.b64 	%r55, %rd137;
	cvt.u64.u32 	%rd169, %r55;
$L__BB6_33:
	setp.lt.u64 	%p23, %rd169, 31;
	and.b64  	%rd138, %rd169, 63;
	selp.b64 	%rd139, %rd138, 31, %p23;
	cvt.u32.u64 	%r56, %rd139;
	shr.u64 	%rd140, %rd57, %r56;
	add.s64 	%rd61, %rd140, -1;
	setp.lt.u64 	%p24, %rd61, 256;
	@%p24 bra 	$L__BB6_35;
	bra.uni 	$L__BB6_34;
$L__BB6_35:
	shr.u64 	%rd111, %rd166, 3;
	setp.gt.u64 	%p21, %rd111, %rd8;
	selp.b64 	%rd55, %rd167, 0, %p21;
	setp.lt.u64 	%p2, %rd56, %rd168;
	setp.gt.u64 	%p25, %rd56, 127;
	add.s64 	%rd145, %rd56, 1;
	selp.b64 	%rd146, 128, %rd145, %p25;
	selp.b64 	%rd168, 128, %rd146, %p2;
	cvt.u32.u64 	%r69, %rd61;
	shl.b32 	%r70, %r69, 2;
	and.b32  	%r71, %r70, 1016;
	add.s32 	%r59, %r71, %r2;
	add.s32 	%r60, %r59, 4;
	// begin inline asm
	ld.shared.f32 %r57, [%r59];
ld.shared.f32 %r58, [%r60];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r61, %r58;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r63, %r57, %r73;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r66, %r61, %r73;
	// end inline asm
	st.u32 	[%rd55], %r63;
	st.u32 	[%rd55+4], %r66;
	add.s64 	%rd167, %rd167, %rd47;
	sub.s64 	%rd166, %rd166, %rd47;
	add.s64 	%rd165, %rd165, -1;
	setp.ne.s64 	%p26, %rd165, 0;
	@%p26 bra 	$L__BB6_31;
$L__BB6_36:
	ret;
$L__BB6_16:
	mov.u64 	%rd90, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd91, %rd90;
	mov.u64 	%rd92, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd93, %rd92;
	{ // callseq 24, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd93;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 24
$L__BB6_34:
	mov.u64 	%rd141, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd142, %rd141;
	mov.u64 	%rd143, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd144, %rd143;
	{ // callseq 26, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd142;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd144;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 26
$L__BB6_1:
	mov.u64 	%rd147, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_8;
	cvta.global.u64 	%rd148, %rd147;
	{ // callseq 27, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd148;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 27

}
	// .globl	fft_backward_256_kernel
.visible .entry fft_backward_256_kernel(
	.param .u64 fft_backward_256_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot7[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<72>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<170>;

	mov.u64 	%SPL, __local_depot7;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd66, [fft_backward_256_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd66;
	add.u64 	%rd68, %SP, 16;
	add.u64 	%rd69, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[2048];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd69], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd70, [%rd1+8];
	and.b64  	%rd71, %rd70, -256;
	mul.wide.u32 	%rd72, %r5, 256;
	setp.lt.u64 	%p3, %rd72, %rd71;
	sub.s64 	%rd74, %rd70, %rd72;
	setp.gt.u64 	%p4, %rd74, 255;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB7_2;
	bra.uni 	$L__BB7_1;
$L__BB7_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd76, %rd3, 256;
	setp.gt.u32 	%p6, %r6, 255;
	not.b64 	%rd77, %rd3;
	add.s64 	%rd9, %rd77, %rd76;
	mov.u64 	%rd156, 0;
	and.b64  	%rd152, %rd9, -4294967296;
	mov.u64 	%rd154, %rd156;
	@%p6 bra 	$L__BB7_7;
	setp.ne.s64 	%p7, %rd152, 0;
	@%p7 bra 	$L__BB7_5;
	bra.uni 	$L__BB7_4;
$L__BB7_5:
	div.u64 	%rd153, %rd9, %rd4;
	bra.uni 	$L__BB7_6;
$L__BB7_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd9;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd153, %r9;
$L__BB7_6:
	add.s64 	%rd154, %rd153, 1;
$L__BB7_7:
	shl.b64 	%rd73, %rd72, 3;
	@%p6 bra 	$L__BB7_12;
	setp.ne.s64 	%p9, %rd152, 0;
	@%p9 bra 	$L__BB7_10;
	bra.uni 	$L__BB7_9;
$L__BB7_10:
	div.u64 	%rd155, %rd9, %rd4;
	bra.uni 	$L__BB7_11;
$L__BB7_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd155, %r13;
$L__BB7_11:
	add.s64 	%rd156, %rd155, 1;
$L__BB7_12:
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd7, %rd6, %rd73;
	add.s64 	%rd8, %rd4, -1;
	min.u64 	%rd20, %rd154, %rd156;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd149, %rd3, 3;
	@%p10 bra 	$L__BB7_18;
	add.s64 	%rd82, %rd7, %rd149;
	ld.u32 	%r15, [%rd82+4];
	ld.u32 	%r18, [%rd82];
	// begin inline asm
	neg.ftz.f32 %r14, %r15;
	// end inline asm
	shl.b32 	%r21, %r6, 3;
	add.s32 	%r16, %r2, %r21;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	st.shared.f32 [%r16], %r18;
st.shared.f32 [%r17], %r14;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB7_18;
	add.s64 	%rd160, %rd3, 1;
	add.s64 	%rd159, %rd20, -1;
	shl.b64 	%rd83, %rd5, 11;
	shl.b64 	%rd23, %rd4, 3;
	add.s64 	%rd84, %rd83, %rd23;
	add.s64 	%rd86, %rd84, %rd149;
	add.s64 	%rd158, %rd6, %rd86;
	mov.u64 	%rd87, 2040;
	sub.s64 	%rd157, %rd87, %rd149;
$L__BB7_15:
	shr.u64 	%rd88, %rd157, 3;
	setp.gt.u64 	%p12, %rd88, %rd8;
	selp.b64 	%rd89, %rd158, 0, %p12;
	add.s64 	%rd30, %rd160, %rd8;
	ld.f32 	%f1, [%rd89];
	ld.u32 	%r23, [%rd89+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r23;
	// end inline asm
	setp.lt.u64 	%p13, %rd30, 256;
	@%p13 bra 	$L__BB7_17;
	bra.uni 	$L__BB7_16;
$L__BB7_17:
	setp.lt.u64 	%p1, %rd30, %rd160;
	mov.b32 	%f2, %r22;
	add.s64 	%rd94, %rd160, %rd4;
	selp.b64 	%rd160, 256, %rd94, %p1;
	cvt.u32.u64 	%r28, %rd30;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r2;
	add.s32 	%r25, %r24, 4;
	mov.b32 	%r26, %f1;
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r22;
	// end inline asm
	add.s64 	%rd159, %rd159, -1;
	add.s64 	%rd158, %rd158, %rd23;
	sub.s64 	%rd157, %rd157, %rd23;
	setp.ne.s64 	%p14, %rd159, 0;
	@%p14 bra 	$L__BB7_15;
$L__BB7_18:
	add.u64 	%rd67, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd96, [%rd1+16];
	ld.global.nc.u64 	%rd97, [%rd1+24];
	st.local.u64 	[%rd2], %rd96;
	st.local.u64 	[%rd2+8], %rd97;
	bar.sync 	0;
	{ // callseq 29, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd67;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd68;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 29
	mov.b32 	%r31, 1132462080;
	// begin inline asm
	rcp.approx.ftz.f32 %r71, %r31;
	// end inline asm
	bar.sync 	0;
	mov.u64 	%rd164, 0;
	mov.u64 	%rd162, %rd164;
	@%p6 bra 	$L__BB7_23;
	setp.ne.s64 	%p16, %rd152, 0;
	@%p16 bra 	$L__BB7_21;
	bra.uni 	$L__BB7_20;
$L__BB7_21:
	div.u64 	%rd161, %rd9, %rd4;
	bra.uni 	$L__BB7_22;
$L__BB7_20:
	cvt.u32.u64 	%r33, %rd4;
	cvt.u32.u64 	%r34, %rd9;
	div.u32 	%r35, %r34, %r33;
	cvt.u64.u32 	%rd161, %r35;
$L__BB7_22:
	add.s64 	%rd162, %rd161, 1;
$L__BB7_23:
	@%p6 bra 	$L__BB7_28;
	setp.ne.s64 	%p18, %rd152, 0;
	@%p18 bra 	$L__BB7_26;
	bra.uni 	$L__BB7_25;
$L__BB7_26:
	div.u64 	%rd163, %rd9, %rd4;
	bra.uni 	$L__BB7_27;
$L__BB7_25:
	cvt.u32.u64 	%r37, %rd4;
	cvt.u32.u64 	%r38, %rd9;
	div.u32 	%r39, %r38, %r37;
	cvt.u64.u32 	%rd163, %r39;
$L__BB7_27:
	add.s64 	%rd164, %rd163, 1;
$L__BB7_28:
	min.u64 	%rd45, %rd162, %rd164;
	setp.eq.s64 	%p19, %rd45, 0;
	@%p19 bra 	$L__BB7_36;
	mov.b32 	%f3, %r71;
	cvt.u16.u64 	%rs1, %rd3;
	and.b16  	%rs2, %rs1, 240;
	and.b16  	%rs3, %rs1, 15;
	shl.b16 	%rs4, %rs3, 4;
	shr.u16 	%rs5, %rs2, 4;
	or.b16  	%rs6, %rs5, %rs4;
	and.b16  	%rs7, %rs6, 51;
	shl.b16 	%rs8, %rs7, 2;
	shr.u16 	%rs9, %rs6, 2;
	and.b16  	%rs10, %rs9, 51;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 85;
	shl.b16 	%rs13, %rs12, 1;
	shr.u16 	%rs14, %rs11, 1;
	and.b16  	%rs15, %rs14, 85;
	or.b16  	%rs16, %rs15, %rs13;
	add.s64 	%rd104, %rd7, %rd149;
	mul.wide.u16 	%r52, %rs16, 8;
	add.s32 	%r42, %r2, %r52;
	add.s32 	%r43, %r42, 4;
	// begin inline asm
	ld.shared.f32 %r40, [%r42];
ld.shared.f32 %r41, [%r43];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r44, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r40, %r71;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r44, %r71;
	// end inline asm
	st.u32 	[%rd104], %r46;
	st.u32 	[%rd104+4], %r49;
	setp.eq.s64 	%p20, %rd45, 1;
	@%p20 bra 	$L__BB7_36;
	add.s64 	%rd168, %rd3, 1;
	shl.b64 	%rd105, %rd5, 11;
	shl.b64 	%rd47, %rd4, 3;
	add.s64 	%rd106, %rd105, %rd47;
	add.s64 	%rd108, %rd106, %rd149;
	add.s64 	%rd167, %rd6, %rd108;
	mov.u64 	%rd109, 2040;
	sub.s64 	%rd166, %rd109, %rd149;
	add.s64 	%rd165, %rd45, -1;
$L__BB7_31:
	add.s64 	%rd56, %rd168, %rd8;
	add.s64 	%rd112, %rd56, 256;
	shr.u64 	%rd113, %rd112, 1;
	and.b64  	%rd114, %rd113, 1431655765;
	shl.b64 	%rd115, %rd112, 1;
	and.b64  	%rd116, %rd115, 2863311530;
	or.b64  	%rd117, %rd114, %rd116;
	shr.u64 	%rd118, %rd117, 2;
	and.b64  	%rd119, %rd118, 858993459;
	shl.b64 	%rd120, %rd117, 2;
	and.b64  	%rd121, %rd120, 3435973836;
	or.b64  	%rd122, %rd119, %rd121;
	shr.u64 	%rd123, %rd122, 4;
	and.b64  	%rd124, %rd123, 252645135;
	shl.b64 	%rd125, %rd122, 4;
	and.b64  	%rd126, %rd125, 4042322160;
	or.b64  	%rd127, %rd124, %rd126;
	shr.u64 	%rd128, %rd127, 8;
	and.b64  	%rd129, %rd128, 16711935;
	shl.b64 	%rd130, %rd127, 8;
	and.b64  	%rd131, %rd130, 4278255360;
	or.b64  	%rd132, %rd129, %rd131;
	shr.u64 	%rd133, %rd132, 16;
	shl.b64 	%rd134, %rd132, 16;
	or.b64  	%rd57, %rd133, %rd134;
	setp.eq.s64 	%p22, %rd57, 0;
	mov.u64 	%rd169, 64;
	@%p22 bra 	$L__BB7_33;
	add.s64 	%rd135, %rd57, -1;
	not.b64 	%rd136, %rd57;
	and.b64  	%rd137, %rd136, %rd135;
	popc.b64 	%r53, %rd137;
	cvt.u64.u32 	%rd169, %r53;
$L__BB7_33:
	setp.lt.u64 	%p23, %rd169, 31;
	and.b64  	%rd138, %rd169, 63;
	selp.b64 	%rd139, %rd138, 31, %p23;
	cvt.u32.u64 	%r54, %rd139;
	shr.u64 	%rd140, %rd57, %r54;
	add.s64 	%rd61, %rd140, -1;
	setp.lt.u64 	%p24, %rd61, 512;
	@%p24 bra 	$L__BB7_35;
	bra.uni 	$L__BB7_34;
$L__BB7_35:
	shr.u64 	%rd111, %rd166, 3;
	setp.gt.u64 	%p21, %rd111, %rd8;
	selp.b64 	%rd55, %rd167, 0, %p21;
	setp.lt.u64 	%p2, %rd56, %rd168;
	setp.gt.u64 	%p25, %rd56, 255;
	add.s64 	%rd145, %rd56, 1;
	selp.b64 	%rd146, 256, %rd145, %p25;
	selp.b64 	%rd168, 256, %rd146, %p2;
	cvt.u32.u64 	%r67, %rd61;
	shl.b32 	%r68, %r67, 2;
	and.b32  	%r69, %r68, 2040;
	add.s32 	%r57, %r69, %r2;
	add.s32 	%r58, %r57, 4;
	// begin inline asm
	ld.shared.f32 %r55, [%r57];
ld.shared.f32 %r56, [%r58];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r59, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r55, %r71;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r64, %r59, %r71;
	// end inline asm
	st.u32 	[%rd55], %r61;
	st.u32 	[%rd55+4], %r64;
	add.s64 	%rd167, %rd167, %rd47;
	sub.s64 	%rd166, %rd166, %rd47;
	add.s64 	%rd165, %rd165, -1;
	setp.ne.s64 	%p26, %rd165, 0;
	@%p26 bra 	$L__BB7_31;
$L__BB7_36:
	ret;
$L__BB7_16:
	mov.u64 	%rd90, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd91, %rd90;
	mov.u64 	%rd92, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd93, %rd92;
	{ // callseq 28, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd93;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 28
$L__BB7_34:
	mov.u64 	%rd141, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd142, %rd141;
	mov.u64 	%rd143, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd144, %rd143;
	{ // callseq 30, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd142;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd144;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 30
$L__BB7_1:
	mov.u64 	%rd147, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_8;
	cvta.global.u64 	%rd148, %rd147;
	{ // callseq 31, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd148;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 31

}
	// .globl	fft_backward_512_kernel
.visible .entry fft_backward_512_kernel(
	.param .u64 fft_backward_512_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot8[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<77>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<170>;

	mov.u64 	%SPL, __local_depot8;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd66, [fft_backward_512_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd66;
	add.u64 	%rd68, %SP, 16;
	add.u64 	%rd69, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[4096];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd69], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd70, [%rd1+8];
	and.b64  	%rd71, %rd70, -512;
	mul.wide.u32 	%rd72, %r5, 512;
	setp.lt.u64 	%p3, %rd72, %rd71;
	sub.s64 	%rd74, %rd70, %rd72;
	setp.gt.u64 	%p4, %rd74, 511;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB8_2;
	bra.uni 	$L__BB8_1;
$L__BB8_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd76, %rd3, 512;
	setp.gt.u32 	%p6, %r6, 511;
	not.b64 	%rd77, %rd3;
	add.s64 	%rd9, %rd77, %rd76;
	mov.u64 	%rd156, 0;
	and.b64  	%rd152, %rd9, -4294967296;
	mov.u64 	%rd154, %rd156;
	@%p6 bra 	$L__BB8_7;
	setp.ne.s64 	%p7, %rd152, 0;
	@%p7 bra 	$L__BB8_5;
	bra.uni 	$L__BB8_4;
$L__BB8_5:
	div.u64 	%rd153, %rd9, %rd4;
	bra.uni 	$L__BB8_6;
$L__BB8_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd9;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd153, %r9;
$L__BB8_6:
	add.s64 	%rd154, %rd153, 1;
$L__BB8_7:
	shl.b64 	%rd73, %rd72, 3;
	@%p6 bra 	$L__BB8_12;
	setp.ne.s64 	%p9, %rd152, 0;
	@%p9 bra 	$L__BB8_10;
	bra.uni 	$L__BB8_9;
$L__BB8_10:
	div.u64 	%rd155, %rd9, %rd4;
	bra.uni 	$L__BB8_11;
$L__BB8_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd155, %r13;
$L__BB8_11:
	add.s64 	%rd156, %rd155, 1;
$L__BB8_12:
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd7, %rd6, %rd73;
	add.s64 	%rd8, %rd4, -1;
	min.u64 	%rd20, %rd154, %rd156;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd149, %rd3, 3;
	@%p10 bra 	$L__BB8_18;
	add.s64 	%rd82, %rd7, %rd149;
	ld.u32 	%r15, [%rd82+4];
	ld.u32 	%r18, [%rd82];
	// begin inline asm
	neg.ftz.f32 %r14, %r15;
	// end inline asm
	shl.b32 	%r21, %r6, 3;
	add.s32 	%r16, %r2, %r21;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	st.shared.f32 [%r16], %r18;
st.shared.f32 [%r17], %r14;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB8_18;
	add.s64 	%rd160, %rd3, 1;
	add.s64 	%rd159, %rd20, -1;
	shl.b64 	%rd83, %rd5, 12;
	shl.b64 	%rd23, %rd4, 3;
	add.s64 	%rd84, %rd83, %rd23;
	add.s64 	%rd86, %rd84, %rd149;
	add.s64 	%rd158, %rd6, %rd86;
	mov.u64 	%rd87, 4088;
	sub.s64 	%rd157, %rd87, %rd149;
$L__BB8_15:
	shr.u64 	%rd88, %rd157, 3;
	setp.gt.u64 	%p12, %rd88, %rd8;
	selp.b64 	%rd89, %rd158, 0, %p12;
	add.s64 	%rd30, %rd160, %rd8;
	ld.f32 	%f1, [%rd89];
	ld.u32 	%r23, [%rd89+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r23;
	// end inline asm
	setp.lt.u64 	%p13, %rd30, 512;
	@%p13 bra 	$L__BB8_17;
	bra.uni 	$L__BB8_16;
$L__BB8_17:
	setp.lt.u64 	%p1, %rd30, %rd160;
	mov.b32 	%f2, %r22;
	add.s64 	%rd94, %rd160, %rd4;
	selp.b64 	%rd160, 512, %rd94, %p1;
	cvt.u32.u64 	%r28, %rd30;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r2;
	add.s32 	%r25, %r24, 4;
	mov.b32 	%r26, %f1;
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r22;
	// end inline asm
	add.s64 	%rd159, %rd159, -1;
	add.s64 	%rd158, %rd158, %rd23;
	sub.s64 	%rd157, %rd157, %rd23;
	setp.ne.s64 	%p14, %rd159, 0;
	@%p14 bra 	$L__BB8_15;
$L__BB8_18:
	add.u64 	%rd67, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd96, [%rd1+16];
	ld.global.nc.u64 	%rd97, [%rd1+24];
	st.local.u64 	[%rd2], %rd96;
	st.local.u64 	[%rd2+8], %rd97;
	bar.sync 	0;
	{ // callseq 33, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd67;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd68;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 33
	mov.b32 	%r31, 1140850688;
	// begin inline asm
	rcp.approx.ftz.f32 %r76, %r31;
	// end inline asm
	bar.sync 	0;
	mov.u64 	%rd164, 0;
	mov.u64 	%rd162, %rd164;
	@%p6 bra 	$L__BB8_23;
	setp.ne.s64 	%p16, %rd152, 0;
	@%p16 bra 	$L__BB8_21;
	bra.uni 	$L__BB8_20;
$L__BB8_21:
	div.u64 	%rd161, %rd9, %rd4;
	bra.uni 	$L__BB8_22;
$L__BB8_20:
	cvt.u32.u64 	%r33, %rd4;
	cvt.u32.u64 	%r34, %rd9;
	div.u32 	%r35, %r34, %r33;
	cvt.u64.u32 	%rd161, %r35;
$L__BB8_22:
	add.s64 	%rd162, %rd161, 1;
$L__BB8_23:
	@%p6 bra 	$L__BB8_28;
	setp.ne.s64 	%p18, %rd152, 0;
	@%p18 bra 	$L__BB8_26;
	bra.uni 	$L__BB8_25;
$L__BB8_26:
	div.u64 	%rd163, %rd9, %rd4;
	bra.uni 	$L__BB8_27;
$L__BB8_25:
	cvt.u32.u64 	%r37, %rd4;
	cvt.u32.u64 	%r38, %rd9;
	div.u32 	%r39, %r38, %r37;
	cvt.u64.u32 	%rd163, %r39;
$L__BB8_27:
	add.s64 	%rd164, %rd163, 1;
$L__BB8_28:
	min.u64 	%rd45, %rd162, %rd164;
	setp.eq.s64 	%p19, %rd45, 0;
	@%p19 bra 	$L__BB8_36;
	mov.b32 	%f3, %r76;
	cvt.u16.u64 	%rs1, %rd3;
	and.b16  	%rs2, %rs1, 240;
	and.b16  	%rs3, %rs1, 15;
	shl.b16 	%rs4, %rs3, 4;
	shr.u16 	%rs5, %rs2, 4;
	or.b16  	%rs6, %rs5, %rs4;
	and.b16  	%rs7, %rs6, 51;
	shl.b16 	%rs8, %rs7, 2;
	shr.u16 	%rs9, %rs6, 2;
	and.b16  	%rs10, %rs9, 51;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 85;
	add.s64 	%rd104, %rd7, %rd149;
	shl.b16 	%rs13, %rs11, 3;
	and.b16  	%rs14, %rs13, 1360;
	shl.b16 	%rs15, %rs12, 5;
	or.b16  	%rs16, %rs15, %rs14;
	cvt.u32.u16 	%r53, %rs16;
	shr.u32 	%r54, %r6, 5;
	and.b32  	%r55, %r54, 8;
	or.b32  	%r56, %r55, %r53;
	and.b32  	%r57, %r56, 4088;
	add.s32 	%r42, %r2, %r57;
	add.s32 	%r43, %r42, 4;
	// begin inline asm
	ld.shared.f32 %r40, [%r42];
ld.shared.f32 %r41, [%r43];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r44, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r40, %r76;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r44, %r76;
	// end inline asm
	st.u32 	[%rd104], %r46;
	st.u32 	[%rd104+4], %r49;
	setp.eq.s64 	%p20, %rd45, 1;
	@%p20 bra 	$L__BB8_36;
	add.s64 	%rd168, %rd3, 1;
	shl.b64 	%rd105, %rd5, 12;
	shl.b64 	%rd47, %rd4, 3;
	add.s64 	%rd106, %rd105, %rd47;
	add.s64 	%rd108, %rd106, %rd149;
	add.s64 	%rd167, %rd6, %rd108;
	mov.u64 	%rd109, 4088;
	sub.s64 	%rd166, %rd109, %rd149;
	add.s64 	%rd165, %rd45, -1;
$L__BB8_31:
	add.s64 	%rd56, %rd168, %rd8;
	add.s64 	%rd112, %rd56, 512;
	shr.u64 	%rd113, %rd112, 1;
	and.b64  	%rd114, %rd113, 1431655765;
	shl.b64 	%rd115, %rd112, 1;
	and.b64  	%rd116, %rd115, 2863311530;
	or.b64  	%rd117, %rd114, %rd116;
	shr.u64 	%rd118, %rd117, 2;
	and.b64  	%rd119, %rd118, 858993459;
	shl.b64 	%rd120, %rd117, 2;
	and.b64  	%rd121, %rd120, 3435973836;
	or.b64  	%rd122, %rd119, %rd121;
	shr.u64 	%rd123, %rd122, 4;
	and.b64  	%rd124, %rd123, 252645135;
	shl.b64 	%rd125, %rd122, 4;
	and.b64  	%rd126, %rd125, 4042322160;
	or.b64  	%rd127, %rd124, %rd126;
	shr.u64 	%rd128, %rd127, 8;
	and.b64  	%rd129, %rd128, 16711935;
	shl.b64 	%rd130, %rd127, 8;
	and.b64  	%rd131, %rd130, 4278255360;
	or.b64  	%rd132, %rd129, %rd131;
	shr.u64 	%rd133, %rd132, 16;
	shl.b64 	%rd134, %rd132, 16;
	or.b64  	%rd57, %rd133, %rd134;
	setp.eq.s64 	%p22, %rd57, 0;
	mov.u64 	%rd169, 64;
	@%p22 bra 	$L__BB8_33;
	add.s64 	%rd135, %rd57, -1;
	not.b64 	%rd136, %rd57;
	and.b64  	%rd137, %rd136, %rd135;
	popc.b64 	%r58, %rd137;
	cvt.u64.u32 	%rd169, %r58;
$L__BB8_33:
	setp.lt.u64 	%p23, %rd169, 31;
	and.b64  	%rd138, %rd169, 63;
	selp.b64 	%rd139, %rd138, 31, %p23;
	cvt.u32.u64 	%r59, %rd139;
	shr.u64 	%rd140, %rd57, %r59;
	add.s64 	%rd61, %rd140, -1;
	setp.lt.u64 	%p24, %rd61, 1024;
	@%p24 bra 	$L__BB8_35;
	bra.uni 	$L__BB8_34;
$L__BB8_35:
	shr.u64 	%rd111, %rd166, 3;
	setp.gt.u64 	%p21, %rd111, %rd8;
	selp.b64 	%rd55, %rd167, 0, %p21;
	setp.lt.u64 	%p2, %rd56, %rd168;
	setp.gt.u64 	%p25, %rd56, 511;
	add.s64 	%rd145, %rd56, 1;
	selp.b64 	%rd146, 512, %rd145, %p25;
	selp.b64 	%rd168, 512, %rd146, %p2;
	cvt.u32.u64 	%r72, %rd61;
	shl.b32 	%r73, %r72, 2;
	and.b32  	%r74, %r73, 4088;
	add.s32 	%r62, %r74, %r2;
	add.s32 	%r63, %r62, 4;
	// begin inline asm
	ld.shared.f32 %r60, [%r62];
ld.shared.f32 %r61, [%r63];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r64, %r61;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r66, %r60, %r76;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r69, %r64, %r76;
	// end inline asm
	st.u32 	[%rd55], %r66;
	st.u32 	[%rd55+4], %r69;
	add.s64 	%rd167, %rd167, %rd47;
	sub.s64 	%rd166, %rd166, %rd47;
	add.s64 	%rd165, %rd165, -1;
	setp.ne.s64 	%p26, %rd165, 0;
	@%p26 bra 	$L__BB8_31;
$L__BB8_36:
	ret;
$L__BB8_16:
	mov.u64 	%rd90, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd91, %rd90;
	mov.u64 	%rd92, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd93, %rd92;
	{ // callseq 32, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd93;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 32
$L__BB8_34:
	mov.u64 	%rd141, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd142, %rd141;
	mov.u64 	%rd143, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd144, %rd143;
	{ // callseq 34, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd142;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd144;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 34
$L__BB8_1:
	mov.u64 	%rd147, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_8;
	cvta.global.u64 	%rd148, %rd147;
	{ // callseq 35, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd148;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 35

}
	// .globl	fft_backward_1024_kernel
.visible .entry fft_backward_1024_kernel(
	.param .u64 fft_backward_1024_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot9[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<17>;
	.reg .b16 	%rs<20>;
	.reg .b32 	%r<73>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<122>;

	mov.u64 	%SPL, __local_depot9;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd44, [fft_backward_1024_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd44;
	add.u64 	%rd46, %SP, 16;
	add.u64 	%rd47, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[8192];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd47], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd48, [%rd1+8];
	and.b64  	%rd49, %rd48, -1024;
	mul.wide.u32 	%rd6, %r5, 1024;
	setp.lt.u64 	%p3, %rd6, %rd49;
	sub.s64 	%rd50, %rd48, %rd6;
	setp.gt.u64 	%p4, %rd50, 1023;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB9_2;
	bra.uni 	$L__BB9_1;
$L__BB9_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r12, %rd3;
	ld.global.nc.u64 	%rd7, [%rd1];
	shl.b64 	%rd51, %rd6, 3;
	add.s64 	%rd52, %rd7, %rd51;
	add.s64 	%rd8, %rd4, -1;
	cvt.u16.u64 	%rs2, %rd3;
	xor.b16  	%rs1, %rs2, 1023;
	cvt.u16.u64 	%rs3, %rd4;
	shl.b64 	%rd53, %rd3, 3;
	add.s64 	%rd9, %rd52, %rd53;
	shl.b32 	%r13, %r12, 3;
	ld.u32 	%r7, [%rd9+4];
	ld.u32 	%r10, [%rd9];
	// begin inline asm
	neg.ftz.f32 %r6, %r7;
	// end inline asm
	add.s32 	%r8, %r2, %r13;
	add.s32 	%r9, %r8, 4;
	// begin inline asm
	st.shared.f32 [%r8], %r10;
st.shared.f32 [%r9], %r6;
	// end inline asm
	setp.lt.u16 	%p6, %rs1, %rs3;
	cvt.u32.u64 	%r70, %rd4;
	@%p6 bra 	$L__BB9_7;
	add.s64 	%rd116, %rd3, 1;
	cvt.u32.u16 	%r14, %rs1;
	div.u32 	%r16, %r14, %r70;
	cvt.u64.u32 	%rd115, %r16;
	shl.b64 	%rd54, %rd5, 13;
	shl.b64 	%rd12, %rd4, 3;
	add.s64 	%rd55, %rd54, %rd12;
	add.s64 	%rd57, %rd55, %rd53;
	add.s64 	%rd114, %rd7, %rd57;
	xor.b64  	%rd113, %rd53, 8184;
$L__BB9_4:
	shr.u64 	%rd58, %rd113, 3;
	setp.gt.u64 	%p7, %rd58, %rd8;
	selp.b64 	%rd59, %rd114, 0, %p7;
	add.s64 	%rd19, %rd116, %rd8;
	ld.f32 	%f1, [%rd59];
	ld.u32 	%r18, [%rd59+4];
	// begin inline asm
	neg.ftz.f32 %r17, %r18;
	// end inline asm
	setp.lt.u64 	%p8, %rd19, 1024;
	@%p8 bra 	$L__BB9_6;
	bra.uni 	$L__BB9_5;
$L__BB9_6:
	setp.lt.u64 	%p1, %rd19, %rd116;
	mov.b32 	%f2, %r17;
	add.s64 	%rd64, %rd116, %rd4;
	selp.b64 	%rd116, 1024, %rd64, %p1;
	cvt.u32.u64 	%r23, %rd19;
	shl.b32 	%r24, %r23, 3;
	add.s32 	%r19, %r24, %r2;
	add.s32 	%r20, %r19, 4;
	mov.b32 	%r21, %f1;
	// begin inline asm
	st.shared.f32 [%r19], %r21;
st.shared.f32 [%r20], %r17;
	// end inline asm
	add.s64 	%rd115, %rd115, -1;
	add.s64 	%rd114, %rd114, %rd12;
	sub.s64 	%rd113, %rd113, %rd12;
	setp.ne.s64 	%p9, %rd115, 0;
	@%p9 bra 	$L__BB9_4;
$L__BB9_7:
	add.u64 	%rd45, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd65, [%rd1+16];
	ld.global.nc.u64 	%rd66, [%rd1+24];
	st.local.u64 	[%rd2], %rd65;
	st.local.u64 	[%rd2+8], %rd66;
	bar.sync 	0;
	{ // callseq 37, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd45;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd46;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 37
	mov.b32 	%r26, 1149239296;
	// begin inline asm
	rcp.approx.ftz.f32 %r25, %r26;
	// end inline asm
	bar.sync 	0;
	xor.b64  	%rd69, %rd3, 1023;
	and.b16  	%rs5, %rs2, 240;
	and.b16  	%rs6, %rs2, 15;
	shl.b16 	%rs7, %rs6, 4;
	shr.u16 	%rs8, %rs5, 4;
	or.b16  	%rs9, %rs8, %rs7;
	and.b16  	%rs10, %rs9, 51;
	shl.b16 	%rs11, %rs10, 2;
	shr.u16 	%rs12, %rs9, 2;
	and.b16  	%rs13, %rs12, 51;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs15, %rs14, 85;
	shr.u32 	%r43, %r12, 8;
	shr.u32 	%r44, %r12, 6;
	and.b32  	%r45, %r44, 4;
	or.b32  	%r46, %r43, %r45;
	shl.b16 	%rs16, %rs14, 4;
	and.b16  	%rs17, %rs16, 2720;
	shl.b16 	%rs18, %rs15, 6;
	or.b16  	%rs19, %rs18, %rs17;
	cvt.u32.u16 	%r47, %rs19;
	shl.b32 	%r48, %r46, 2;
	or.b32  	%r49, %r48, %r47;
	or.b32  	%r50, %r49, 4;
	add.s32 	%r51, %r50, 8188;
	and.b32  	%r52, %r51, 8184;
	add.s32 	%r29, %r2, %r52;
	add.s32 	%r30, %r29, 4;
	// begin inline asm
	ld.shared.f32 %r27, [%r29];
ld.shared.f32 %r28, [%r30];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r31, %r28;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r33, %r27, %r25;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r31, %r25;
	// end inline asm
	st.u32 	[%rd9], %r33;
	st.u32 	[%rd9+4], %r36;
	setp.lt.u64 	%p10, %rd69, %rd4;
	@%p10 bra 	$L__BB9_14;
	mov.b32 	%f3, %r25;
	cvt.u32.u64 	%r40, %rd69;
	div.u32 	%r42, %r40, %r70;
	cvt.u64.u32 	%rd117, %r42;
	add.s64 	%rd120, %rd3, 1;
	shl.b64 	%rd70, %rd5, 13;
	shl.b64 	%rd26, %rd4, 3;
	add.s64 	%rd71, %rd70, %rd26;
	add.s64 	%rd73, %rd71, %rd53;
	add.s64 	%rd119, %rd7, %rd73;
	xor.b64  	%rd118, %rd53, 8184;
$L__BB9_9:
	add.s64 	%rd34, %rd120, %rd8;
	add.s64 	%rd76, %rd34, 1024;
	shr.u64 	%rd77, %rd76, 1;
	and.b64  	%rd78, %rd77, 1431655765;
	shl.b64 	%rd79, %rd76, 1;
	and.b64  	%rd80, %rd79, 2863311530;
	or.b64  	%rd81, %rd78, %rd80;
	shr.u64 	%rd82, %rd81, 2;
	and.b64  	%rd83, %rd82, 858993459;
	shl.b64 	%rd84, %rd81, 2;
	and.b64  	%rd85, %rd84, 3435973836;
	or.b64  	%rd86, %rd83, %rd85;
	shr.u64 	%rd87, %rd86, 4;
	and.b64  	%rd88, %rd87, 252645135;
	shl.b64 	%rd89, %rd86, 4;
	and.b64  	%rd90, %rd89, 4042322160;
	or.b64  	%rd91, %rd88, %rd90;
	shr.u64 	%rd92, %rd91, 8;
	and.b64  	%rd93, %rd92, 16711935;
	shl.b64 	%rd94, %rd91, 8;
	and.b64  	%rd95, %rd94, 4278255360;
	or.b64  	%rd96, %rd93, %rd95;
	shr.u64 	%rd97, %rd96, 16;
	shl.b64 	%rd98, %rd96, 16;
	or.b64  	%rd35, %rd97, %rd98;
	setp.eq.s64 	%p12, %rd35, 0;
	mov.u64 	%rd121, 64;
	@%p12 bra 	$L__BB9_11;
	add.s64 	%rd99, %rd35, -1;
	not.b64 	%rd100, %rd35;
	and.b64  	%rd101, %rd100, %rd99;
	popc.b64 	%r53, %rd101;
	cvt.u64.u32 	%rd121, %r53;
$L__BB9_11:
	setp.lt.u64 	%p13, %rd121, 31;
	and.b64  	%rd102, %rd121, 63;
	selp.b64 	%rd103, %rd102, 31, %p13;
	cvt.u32.u64 	%r54, %rd103;
	shr.u64 	%rd104, %rd35, %r54;
	add.s64 	%rd39, %rd104, -1;
	setp.lt.u64 	%p14, %rd39, 2048;
	@%p14 bra 	$L__BB9_13;
	bra.uni 	$L__BB9_12;
$L__BB9_13:
	shr.u64 	%rd75, %rd118, 3;
	setp.gt.u64 	%p11, %rd75, %rd8;
	selp.b64 	%rd33, %rd119, 0, %p11;
	setp.lt.u64 	%p2, %rd34, %rd120;
	setp.gt.u64 	%p15, %rd34, 1023;
	add.s64 	%rd109, %rd34, 1;
	selp.b64 	%rd110, 1024, %rd109, %p15;
	selp.b64 	%rd120, 1024, %rd110, %p2;
	cvt.u32.u64 	%r67, %rd39;
	shl.b32 	%r68, %r67, 2;
	and.b32  	%r69, %r68, 8184;
	add.s32 	%r57, %r69, %r2;
	add.s32 	%r58, %r57, 4;
	// begin inline asm
	ld.shared.f32 %r55, [%r57];
ld.shared.f32 %r56, [%r58];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r59, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r55, %r25;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r64, %r59, %r25;
	// end inline asm
	st.u32 	[%rd33], %r61;
	st.u32 	[%rd33+4], %r64;
	add.s64 	%rd119, %rd119, %rd26;
	sub.s64 	%rd118, %rd118, %rd26;
	add.s64 	%rd117, %rd117, -1;
	setp.ne.s64 	%p16, %rd117, 0;
	@%p16 bra 	$L__BB9_9;
$L__BB9_14:
	ret;
$L__BB9_5:
	mov.u64 	%rd60, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd61, %rd60;
	mov.u64 	%rd62, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd63, %rd62;
	{ // callseq 36, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd61;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd63;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 36
$L__BB9_12:
	mov.u64 	%rd105, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd106, %rd105;
	mov.u64 	%rd107, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd108, %rd107;
	{ // callseq 38, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd106;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd108;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 38
$L__BB9_1:
	mov.u64 	%rd111, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_8;
	cvta.global.u64 	%rd112, %rd111;
	{ // callseq 39, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd112;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 39

}
	// .globl	fft_backward_2048_kernel
.visible .entry fft_backward_2048_kernel(
	.param .u64 fft_backward_2048_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot10[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<24>;
	.reg .b32 	%r<63>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<112>;

	mov.u64 	%SPL, __local_depot10;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd39, [fft_backward_2048_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd39;
	add.u64 	%rd41, %SP, 16;
	add.u64 	%rd42, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[16384];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd42], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd43, [%rd1+8];
	and.b64  	%rd44, %rd43, -2048;
	mul.wide.u32 	%rd6, %r5, 2048;
	setp.lt.u64 	%p3, %rd6, %rd44;
	sub.s64 	%rd45, %rd43, %rd6;
	setp.gt.u64 	%p4, %rd45, 2047;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB10_2;
	bra.uni 	$L__BB10_1;
$L__BB10_2:
	add.u64 	%rd40, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r12, %rd3;
	ld.global.nc.u64 	%rd46, [%rd1];
	shl.b64 	%rd47, %rd6, 3;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd7, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 2047;
	shl.b64 	%rd49, %rd3, 3;
	add.s64 	%rd8, %rd48, %rd49;
	shl.b32 	%r13, %r12, 3;
	ld.u32 	%r7, [%rd8+4];
	ld.u32 	%r10, [%rd8];
	// begin inline asm
	neg.ftz.f32 %r11, %r7;
	// end inline asm
	add.s32 	%r8, %r2, %r13;
	add.s32 	%r9, %r8, 4;
	// begin inline asm
	st.shared.f32 [%r8], %r10;
st.shared.f32 [%r9], %r11;
	// end inline asm
	add.s64 	%rd110, %rd3, 1;
	cvt.u32.u16 	%r14, %rs2;
	cvt.u32.u64 	%r15, %rd4;
	div.u32 	%r16, %r14, %r15;
	cvt.u64.u32 	%rd105, %r16;
	shl.b64 	%rd50, %rd5, 14;
	shl.b64 	%rd11, %rd4, 3;
	add.s64 	%rd51, %rd50, %rd11;
	add.s64 	%rd52, %rd51, %rd49;
	add.s64 	%rd109, %rd46, %rd52;
	xor.b64  	%rd108, %rd49, 16376;
	mov.u64 	%rd103, %rd108;
	mov.u64 	%rd104, %rd109;
	mov.u64 	%rd106, %rd110;
$L__BB10_3:
	shr.u64 	%rd53, %rd103, 3;
	setp.gt.u64 	%p6, %rd53, %rd7;
	selp.b64 	%rd54, %rd104, 0, %p6;
	add.s64 	%rd18, %rd106, %rd7;
	ld.f32 	%f1, [%rd54];
	ld.u32 	%r18, [%rd54+4];
	// begin inline asm
	neg.ftz.f32 %r17, %r18;
	// end inline asm
	setp.lt.u64 	%p7, %rd18, 2048;
	@%p7 bra 	$L__BB10_5;
	bra.uni 	$L__BB10_4;
$L__BB10_5:
	setp.lt.u64 	%p1, %rd18, %rd106;
	mov.b32 	%f2, %r17;
	add.s64 	%rd59, %rd106, %rd4;
	selp.b64 	%rd106, 2048, %rd59, %p1;
	cvt.u32.u64 	%r23, %rd18;
	shl.b32 	%r24, %r23, 3;
	add.s32 	%r19, %r24, %r2;
	add.s32 	%r20, %r19, 4;
	mov.b32 	%r21, %f1;
	// begin inline asm
	st.shared.f32 [%r19], %r21;
st.shared.f32 [%r20], %r17;
	// end inline asm
	add.s64 	%rd105, %rd105, -1;
	add.s64 	%rd104, %rd104, %rd11;
	sub.s64 	%rd103, %rd103, %rd11;
	setp.ne.s64 	%p8, %rd105, 0;
	@%p8 bra 	$L__BB10_3;
	ld.global.nc.u64 	%rd60, [%rd1+16];
	ld.global.nc.u64 	%rd61, [%rd1+24];
	st.local.u64 	[%rd2], %rd60;
	st.local.u64 	[%rd2+8], %rd61;
	bar.sync 	0;
	{ // callseq 41, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd41;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 41
	mov.b32 	%r26, 1157627904;
	// begin inline asm
	rcp.approx.ftz.f32 %r25, %r26;
	// end inline asm
	mov.b32 	%f3, %r25;
	bar.sync 	0;
	xor.b32  	%r40, %r12, 2047;
	div.u32 	%r42, %r40, %r15;
	cvt.u64.u32 	%rd107, %r42;
	or.b16  	%rs3, %rs1, 2048;
	shl.b16 	%rs4, %rs1, 12;
	shr.u16 	%rs5, %rs3, 4;
	and.b16  	%rs6, %rs5, 176;
	or.b16  	%rs7, %rs4, %rs6;
	shl.b16 	%rs8, %rs1, 4;
	and.b16  	%rs9, %rs8, 3840;
	or.b16  	%rs10, %rs9, %rs7;
	and.b16  	%rs11, %rs10, 13107;
	shl.b16 	%rs12, %rs11, 2;
	shr.u16 	%rs13, %rs10, 2;
	and.b16  	%rs14, %rs13, 13107;
	or.b16  	%rs15, %rs14, %rs12;
	and.b16  	%rs16, %rs15, 21845;
	shl.b16 	%rs17, %rs16, 1;
	shr.u16 	%rs18, %rs15, 1;
	and.b16  	%rs19, %rs18, 21845;
	or.b16  	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 2;
	add.s16 	%rs22, %rs21, 16380;
	and.b16  	%rs23, %rs22, 16368;
	cvt.u32.u16 	%r43, %rs23;
	add.s32 	%r29, %r2, %r43;
	add.s32 	%r30, %r29, 4;
	// begin inline asm
	ld.shared.f32 %r34, [%r29];
ld.shared.f32 %r32, [%r30];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r37, %r32;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r33, %r34, %r25;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r37, %r25;
	// end inline asm
	st.u32 	[%rd8], %r33;
	st.u32 	[%rd8+4], %r36;
$L__BB10_7:
	add.s64 	%rd29, %rd110, %rd7;
	add.s64 	%rd66, %rd29, 2048;
	shr.u64 	%rd67, %rd66, 1;
	and.b64  	%rd68, %rd67, 1431655765;
	shl.b64 	%rd69, %rd66, 1;
	and.b64  	%rd70, %rd69, 2863311530;
	or.b64  	%rd71, %rd68, %rd70;
	shr.u64 	%rd72, %rd71, 2;
	and.b64  	%rd73, %rd72, 858993459;
	shl.b64 	%rd74, %rd71, 2;
	and.b64  	%rd75, %rd74, 3435973836;
	or.b64  	%rd76, %rd73, %rd75;
	shr.u64 	%rd77, %rd76, 4;
	and.b64  	%rd78, %rd77, 252645135;
	shl.b64 	%rd79, %rd76, 4;
	and.b64  	%rd80, %rd79, 4042322160;
	or.b64  	%rd81, %rd78, %rd80;
	shr.u64 	%rd82, %rd81, 8;
	and.b64  	%rd83, %rd82, 16711935;
	shl.b64 	%rd84, %rd81, 8;
	and.b64  	%rd85, %rd84, 4278255360;
	or.b64  	%rd86, %rd83, %rd85;
	shr.u64 	%rd87, %rd86, 16;
	shl.b64 	%rd88, %rd86, 16;
	or.b64  	%rd30, %rd87, %rd88;
	setp.eq.s64 	%p10, %rd30, 0;
	mov.u64 	%rd111, 64;
	@%p10 bra 	$L__BB10_9;
	add.s64 	%rd89, %rd30, -1;
	not.b64 	%rd90, %rd30;
	and.b64  	%rd91, %rd90, %rd89;
	popc.b64 	%r44, %rd91;
	cvt.u64.u32 	%rd111, %r44;
$L__BB10_9:
	setp.lt.u64 	%p11, %rd111, 31;
	and.b64  	%rd92, %rd111, 63;
	selp.b64 	%rd93, %rd92, 31, %p11;
	cvt.u32.u64 	%r45, %rd93;
	shr.u64 	%rd94, %rd30, %r45;
	add.s64 	%rd34, %rd94, -1;
	setp.lt.u64 	%p12, %rd34, 4096;
	@%p12 bra 	$L__BB10_11;
	bra.uni 	$L__BB10_10;
$L__BB10_11:
	shr.u64 	%rd65, %rd108, 3;
	setp.gt.u64 	%p9, %rd65, %rd7;
	selp.b64 	%rd28, %rd109, 0, %p9;
	setp.lt.u64 	%p2, %rd29, %rd110;
	setp.gt.u64 	%p13, %rd29, 2047;
	add.s64 	%rd99, %rd29, 1;
	selp.b64 	%rd100, 2048, %rd99, %p13;
	selp.b64 	%rd110, 2048, %rd100, %p2;
	cvt.u32.u64 	%r58, %rd34;
	shl.b32 	%r59, %r58, 2;
	and.b32  	%r60, %r59, 16376;
	add.s32 	%r48, %r60, %r2;
	add.s32 	%r49, %r48, 4;
	// begin inline asm
	ld.shared.f32 %r46, [%r48];
ld.shared.f32 %r47, [%r49];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r50, %r47;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r52, %r46, %r25;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r55, %r50, %r25;
	// end inline asm
	st.u32 	[%rd28], %r52;
	st.u32 	[%rd28+4], %r55;
	add.s64 	%rd109, %rd109, %rd11;
	sub.s64 	%rd108, %rd108, %rd11;
	add.s64 	%rd107, %rd107, -1;
	setp.ne.s64 	%p14, %rd107, 0;
	@%p14 bra 	$L__BB10_7;
	ret;
$L__BB10_4:
	mov.u64 	%rd55, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd56, %rd55;
	mov.u64 	%rd57, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd58, %rd57;
	{ // callseq 40, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd56;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd58;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 40
$L__BB10_10:
	mov.u64 	%rd95, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd96, %rd95;
	mov.u64 	%rd97, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd98, %rd97;
	{ // callseq 42, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd96;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd98;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 42
$L__BB10_1:
	mov.u64 	%rd101, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_8;
	cvta.global.u64 	%rd102, %rd101;
	{ // callseq 43, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd102;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 43

}
	// .globl	fft_backward_4096_kernel
.visible .entry fft_backward_4096_kernel(
	.param .u64 fft_backward_4096_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot11[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<70>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<136>;

	mov.u64 	%SPL, __local_depot11;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd40, [fft_backward_4096_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd40;
	add.u64 	%rd42, %SP, 16;
	add.u64 	%rd43, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[32768];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd43], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd44, [%rd1+8];
	and.b64  	%rd45, %rd44, -4096;
	mul.wide.u32 	%rd6, %r5, 4096;
	setp.lt.u64 	%p3, %rd6, %rd45;
	sub.s64 	%rd46, %rd44, %rd6;
	setp.gt.u64 	%p4, %rd46, 4095;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB11_2;
	bra.uni 	$L__BB11_1;
$L__BB11_2:
	add.u64 	%rd41, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r12, %rd3;
	ld.global.nc.u64 	%rd47, [%rd1];
	shl.b64 	%rd48, %rd6, 3;
	add.s64 	%rd49, %rd47, %rd48;
	add.s64 	%rd7, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 4095;
	shl.b64 	%rd50, %rd3, 3;
	add.s64 	%rd8, %rd49, %rd50;
	add.s64 	%rd134, %rd3, 1;
	shl.b32 	%r13, %r12, 3;
	ld.u32 	%r7, [%rd8+4];
	ld.u32 	%r10, [%rd8];
	// begin inline asm
	neg.ftz.f32 %r11, %r7;
	// end inline asm
	add.s32 	%r8, %r2, %r13;
	add.s32 	%r9, %r8, 4;
	// begin inline asm
	st.shared.f32 [%r8], %r10;
st.shared.f32 [%r9], %r11;
	// end inline asm
	cvt.u32.u16 	%r14, %rs2;
	cvt.u32.u64 	%r15, %rd4;
	div.u32 	%r16, %r14, %r15;
	cvt.u64.u32 	%rd129, %r16;
	shl.b64 	%rd51, %rd5, 15;
	shl.b64 	%rd11, %rd4, 3;
	add.s64 	%rd52, %rd51, %rd11;
	add.s64 	%rd53, %rd52, %rd50;
	add.s64 	%rd133, %rd47, %rd53;
	xor.b64  	%rd132, %rd50, 32760;
	mov.u64 	%rd127, %rd132;
	mov.u64 	%rd128, %rd133;
	mov.u64 	%rd130, %rd134;
$L__BB11_3:
	shr.u64 	%rd54, %rd127, 3;
	setp.gt.u64 	%p6, %rd54, %rd7;
	selp.b64 	%rd55, %rd128, 0, %p6;
	add.s64 	%rd18, %rd130, %rd7;
	ld.f32 	%f1, [%rd55];
	ld.u32 	%r18, [%rd55+4];
	// begin inline asm
	neg.ftz.f32 %r17, %r18;
	// end inline asm
	setp.lt.u64 	%p7, %rd18, 4096;
	@%p7 bra 	$L__BB11_5;
	bra.uni 	$L__BB11_4;
$L__BB11_5:
	setp.lt.u64 	%p1, %rd18, %rd130;
	mov.b32 	%f2, %r17;
	add.s64 	%rd60, %rd130, %rd4;
	selp.b64 	%rd130, 4096, %rd60, %p1;
	cvt.u32.u64 	%r23, %rd18;
	shl.b32 	%r24, %r23, 3;
	add.s32 	%r19, %r24, %r2;
	add.s32 	%r20, %r19, 4;
	mov.b32 	%r21, %f1;
	// begin inline asm
	st.shared.f32 [%r19], %r21;
st.shared.f32 [%r20], %r17;
	// end inline asm
	add.s64 	%rd129, %rd129, -1;
	add.s64 	%rd128, %rd128, %rd11;
	sub.s64 	%rd127, %rd127, %rd11;
	setp.ne.s64 	%p8, %rd129, 0;
	@%p8 bra 	$L__BB11_3;
	ld.global.nc.u64 	%rd61, [%rd1+16];
	ld.global.nc.u64 	%rd62, [%rd1+24];
	st.local.u64 	[%rd2], %rd61;
	st.local.u64 	[%rd2+8], %rd62;
	bar.sync 	0;
	{ // callseq 45, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd42;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 45
	mov.b32 	%r26, 1166016512;
	// begin inline asm
	rcp.approx.ftz.f32 %r69, %r26;
	// end inline asm
	bar.sync 	0;
	shr.u64 	%rd65, %rd3, 1;
	and.b64  	%rd66, %rd65, 341;
	shl.b64 	%rd67, %rd3, 1;
	and.b64  	%rd68, %rd67, 682;
	or.b64  	%rd69, %rd68, %rd66;
	shr.u64 	%rd70, %rd69, 2;
	and.b64  	%rd71, %rd70, 51;
	shl.b64 	%rd72, %rd69, 2;
	and.b64  	%rd73, %rd72, 3276;
	or.b64  	%rd74, %rd73, %rd71;
	or.b64  	%rd75, %rd74, 32768;
	shr.u64 	%rd76, %rd75, 4;
	and.b64  	%rd77, %rd76, 2063;
	shl.b64 	%rd78, %rd74, 4;
	and.b64  	%rd79, %rd78, 49392;
	or.b64  	%rd80, %rd77, %rd79;
	{ .reg .b32 tmp; mov.b64 {%r31, tmp}, %rd80; }
	prmt.b32 	%r32, %r31, 0, 291;
	{ .reg .b32 tmp; mov.b64 {tmp, %r33}, %rd80; }
	prmt.b32 	%r34, %r33, 0, 291;
	mov.b64 	%rd81, {%r34, %r32};
	shr.u64 	%rd82, %rd81, 32;
	or.b64  	%rd83, %rd82, 2147483648;
	add.s64 	%rd84, %rd83, -1;
	not.b64 	%rd85, %rd83;
	and.b64  	%rd86, %rd85, %rd84;
	popc.b64 	%r35, %rd86;
	shr.u64 	%rd87, %rd82, %r35;
	add.s64 	%rd24, %rd87, -1;
	setp.gt.u64 	%p9, %rd24, 8191;
	@%p9 bra 	$L__BB11_11;
	mov.b32 	%f3, %r69;
	xor.b32  	%r28, %r12, 4095;
	div.u32 	%r30, %r28, %r15;
	cvt.u64.u32 	%rd131, %r30;
	cvt.u32.u64 	%r48, %rd24;
	shl.b32 	%r49, %r48, 2;
	and.b32  	%r50, %r49, 32760;
	add.s32 	%r38, %r2, %r50;
	add.s32 	%r39, %r38, 4;
	// begin inline asm
	ld.shared.f32 %r43, [%r38];
ld.shared.f32 %r41, [%r39];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r46, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r43, %r69;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r46, %r69;
	// end inline asm
	st.u32 	[%rd8], %r42;
	st.u32 	[%rd8+4], %r45;
$L__BB11_8:
	add.s64 	%rd30, %rd134, %rd7;
	add.s64 	%rd90, %rd30, 4096;
	shr.u64 	%rd91, %rd90, 1;
	and.b64  	%rd92, %rd91, 1431655765;
	shl.b64 	%rd93, %rd90, 1;
	and.b64  	%rd94, %rd93, 2863311530;
	or.b64  	%rd95, %rd92, %rd94;
	shr.u64 	%rd96, %rd95, 2;
	and.b64  	%rd97, %rd96, 858993459;
	shl.b64 	%rd98, %rd95, 2;
	and.b64  	%rd99, %rd98, 3435973836;
	or.b64  	%rd100, %rd97, %rd99;
	shr.u64 	%rd101, %rd100, 4;
	and.b64  	%rd102, %rd101, 252645135;
	shl.b64 	%rd103, %rd100, 4;
	and.b64  	%rd104, %rd103, 4042322160;
	or.b64  	%rd105, %rd102, %rd104;
	shr.u64 	%rd106, %rd105, 8;
	and.b64  	%rd107, %rd106, 16711935;
	shl.b64 	%rd108, %rd105, 8;
	and.b64  	%rd109, %rd108, 4278255360;
	or.b64  	%rd110, %rd107, %rd109;
	shr.u64 	%rd111, %rd110, 16;
	shl.b64 	%rd112, %rd110, 16;
	or.b64  	%rd31, %rd111, %rd112;
	setp.eq.s64 	%p11, %rd31, 0;
	mov.u64 	%rd135, 64;
	@%p11 bra 	$L__BB11_10;
	add.s64 	%rd113, %rd31, -1;
	not.b64 	%rd114, %rd31;
	and.b64  	%rd115, %rd114, %rd113;
	popc.b64 	%r51, %rd115;
	cvt.u64.u32 	%rd135, %r51;
$L__BB11_10:
	setp.lt.u64 	%p12, %rd135, 31;
	and.b64  	%rd116, %rd135, 63;
	selp.b64 	%rd117, %rd116, 31, %p12;
	cvt.u32.u64 	%r52, %rd117;
	shr.u64 	%rd118, %rd31, %r52;
	add.s64 	%rd35, %rd118, -1;
	setp.lt.u64 	%p13, %rd35, 8192;
	@%p13 bra 	$L__BB11_12;
	bra.uni 	$L__BB11_11;
$L__BB11_12:
	shr.u64 	%rd89, %rd132, 3;
	setp.gt.u64 	%p10, %rd89, %rd7;
	selp.b64 	%rd29, %rd133, 0, %p10;
	setp.lt.u64 	%p2, %rd30, %rd134;
	setp.gt.u64 	%p14, %rd30, 4095;
	add.s64 	%rd123, %rd30, 1;
	selp.b64 	%rd124, 4096, %rd123, %p14;
	selp.b64 	%rd134, 4096, %rd124, %p2;
	cvt.u32.u64 	%r65, %rd35;
	shl.b32 	%r66, %r65, 2;
	and.b32  	%r67, %r66, 32760;
	add.s32 	%r55, %r67, %r2;
	add.s32 	%r56, %r55, 4;
	// begin inline asm
	ld.shared.f32 %r53, [%r55];
ld.shared.f32 %r54, [%r56];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r57, %r54;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r53, %r69;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r57, %r69;
	// end inline asm
	st.u32 	[%rd29], %r59;
	st.u32 	[%rd29+4], %r62;
	add.s64 	%rd133, %rd133, %rd11;
	sub.s64 	%rd132, %rd132, %rd11;
	add.s64 	%rd131, %rd131, -1;
	setp.ne.s64 	%p15, %rd131, 0;
	@%p15 bra 	$L__BB11_8;
	ret;
$L__BB11_11:
	mov.u64 	%rd119, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd120, %rd119;
	mov.u64 	%rd121, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd122, %rd121;
	{ // callseq 46, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd120;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd122;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 46
$L__BB11_4:
	mov.u64 	%rd56, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd57, %rd56;
	mov.u64 	%rd58, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd59, %rd58;
	{ // callseq 44, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd59;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 44
$L__BB11_1:
	mov.u64 	%rd125, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_8;
	cvta.global.u64 	%rd126, %rd125;
	{ // callseq 47, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd126;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 47

}
	// .globl	fft_forward_shifted_128_kernel
.visible .entry fft_forward_shifted_128_kernel(
	.param .u64 fft_forward_shifted_128_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot12[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<73>;
	.reg .b32 	%r<54>;
	.reg .b64 	%rd<146>;

	mov.u64 	%SPL, __local_depot12;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd62, [fft_forward_shifted_128_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd62;
	add.u64 	%rd64, %SP, 16;
	add.u64 	%rd65, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[1024];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd65], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd66, [%rd1+8];
	and.b64  	%rd67, %rd66, -128;
	mul.wide.u32 	%rd68, %r5, 128;
	setp.lt.u64 	%p2, %rd68, %rd67;
	sub.s64 	%rd70, %rd66, %rd68;
	setp.gt.u64 	%p3, %rd70, 127;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB12_2;
	bra.uni 	$L__BB12_1;
$L__BB12_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd72, %rd3, 128;
	setp.gt.u32 	%p5, %r6, 127;
	not.b64 	%rd73, %rd3;
	add.s64 	%rd10, %rd73, %rd72;
	mov.u64 	%rd132, 0;
	and.b64  	%rd128, %rd10, -4294967296;
	mov.u64 	%rd130, %rd132;
	@%p5 bra 	$L__BB12_7;
	setp.ne.s64 	%p6, %rd128, 0;
	@%p6 bra 	$L__BB12_5;
	bra.uni 	$L__BB12_4;
$L__BB12_5:
	div.u64 	%rd129, %rd10, %rd4;
	bra.uni 	$L__BB12_6;
$L__BB12_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd129, %r9;
$L__BB12_6:
	add.s64 	%rd130, %rd129, 1;
$L__BB12_7:
	shl.b64 	%rd69, %rd68, 3;
	@%p5 bra 	$L__BB12_12;
	setp.ne.s64 	%p8, %rd128, 0;
	@%p8 bra 	$L__BB12_10;
	bra.uni 	$L__BB12_9;
$L__BB12_10:
	div.u64 	%rd131, %rd10, %rd4;
	bra.uni 	$L__BB12_11;
$L__BB12_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd131, %r13;
$L__BB12_11:
	add.s64 	%rd132, %rd131, 1;
$L__BB12_12:
	add.s64 	%rd7, %rd6, %rd69;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd130, %rd132;
	setp.eq.s64 	%p9, %rd21, 0;
	shl.b64 	%rd124, %rd3, 3;
	shl.b64 	%rd125, %rd4, 3;
	@%p9 bra 	$L__BB12_18;
	add.s64 	%rd78, %rd7, %rd124;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd78];
	ld.u32 	%r17, [%rd78+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p10, %rd21, 1;
	@%p10 bra 	$L__BB12_18;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd136, %rd3, 1;
	add.s64 	%rd135, %rd21, -1;
	shl.b64 	%rd79, %rd5, 10;
	add.s64 	%rd80, %rd79, %rd125;
	add.s64 	%rd82, %rd80, %rd124;
	add.s64 	%rd134, %rd6, %rd82;
	mov.u64 	%rd83, 1016;
	sub.s64 	%rd133, %rd83, %rd124;
$L__BB12_15:
	add.s64 	%rd32, %rd136, %rd9;
	setp.lt.u64 	%p12, %rd32, 128;
	@%p12 bra 	$L__BB12_17;
	bra.uni 	$L__BB12_16;
$L__BB12_17:
	shr.u64 	%rd84, %rd133, 3;
	setp.gt.u64 	%p11, %rd84, %rd9;
	selp.b64 	%rd31, %rd134, 0, %p11;
	setp.lt.u64 	%p1, %rd32, %rd136;
	add.s64 	%rd89, %rd136, %rd4;
	selp.b64 	%rd136, 128, %rd89, %p1;
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd31];
	ld.u32 	%r23, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd135, %rd135, -1;
	add.s64 	%rd134, %rd134, %rd125;
	sub.s64 	%rd133, %rd133, %rd125;
	setp.ne.s64 	%p13, %rd135, 0;
	@%p13 bra 	$L__BB12_15;
$L__BB12_18:
	add.u64 	%rd63, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd91, [%rd1+16];
	ld.global.nc.u64 	%rd92, [%rd1+24];
	st.local.u64 	[%rd2], %rd91;
	st.local.u64 	[%rd2+8], %rd92;
	bar.sync 	0;
	{ // callseq 49, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd64;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 49
	bar.sync 	0;
	mov.u64 	%rd140, 0;
	mov.u64 	%rd138, %rd140;
	@%p5 bra 	$L__BB12_23;
	setp.ne.s64 	%p15, %rd128, 0;
	@%p15 bra 	$L__BB12_21;
	bra.uni 	$L__BB12_20;
$L__BB12_21:
	div.u64 	%rd137, %rd10, %rd4;
	bra.uni 	$L__BB12_22;
$L__BB12_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd10;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd137, %r29;
$L__BB12_22:
	add.s64 	%rd138, %rd137, 1;
$L__BB12_23:
	@%p5 bra 	$L__BB12_28;
	setp.ne.s64 	%p17, %rd128, 0;
	@%p17 bra 	$L__BB12_26;
	bra.uni 	$L__BB12_25;
$L__BB12_26:
	div.u64 	%rd139, %rd10, %rd4;
	bra.uni 	$L__BB12_27;
$L__BB12_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd10;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd139, %r33;
$L__BB12_27:
	add.s64 	%rd140, %rd139, 1;
$L__BB12_28:
	min.u64 	%rd47, %rd138, %rd140;
	setp.eq.s64 	%p18, %rd47, 0;
	@%p18 bra 	$L__BB12_35;
	add.s64 	%rd48, %rd7, %rd124;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, -64;
	and.b16  	%rs3, %rs2, 240;
	and.b16  	%rs4, %rs2, 15;
	shl.b16 	%rs5, %rs4, 4;
	shr.u16 	%rs6, %rs3, 4;
	or.b16  	%rs7, %rs6, %rs5;
	and.b16  	%rs8, %rs7, 51;
	shl.b16 	%rs9, %rs8, 2;
	shr.u16 	%rs10, %rs7, 2;
	and.b16  	%rs11, %rs10, 51;
	or.b16  	%rs12, %rs11, %rs9;
	and.b16  	%rs13, %rs12, 85;
	shl.b16 	%rs14, %rs13, 1;
	shr.u16 	%rs15, %rs12, 1;
	and.b16  	%rs16, %rs15, 85;
	or.b16  	%rs17, %rs16, %rs14;
	mul.wide.u16 	%r38, %rs17, 4;
	add.s32 	%r37, %r2, %r38;
	add.s32 	%r36, %r37, -4;
	// begin inline asm
	ld.shared.f32 %r34, [%r36];
ld.shared.f32 %r35, [%r37];
	// end inline asm
	st.u32 	[%rd48], %r34;
	st.u32 	[%rd48+4], %r35;
	setp.eq.s64 	%p19, %rd47, 1;
	@%p19 bra 	$L__BB12_35;
	add.s64 	%rd8, %rd7, 1024;
	add.s64 	%rd145, %rd3, 1;
	add.s64 	%rd144, %rd48, 8;
	add.s64 	%rd51, %rd47, -1;
	and.b64  	%rd52, %rd51, 1;
	setp.eq.s64 	%p20, %rd47, 2;
	@%p20 bra 	$L__BB12_33;
	and.b64  	%rd141, %rd51, -2;
$L__BB12_32:
	sub.s64 	%rd99, %rd8, %rd144;
	shr.u64 	%rd100, %rd99, 3;
	setp.gt.u64 	%p21, %rd100, %rd9;
	add.s64 	%rd103, %rd144, %rd125;
	add.s64 	%rd104, %rd103, -8;
	selp.b64 	%rd105, %rd103, %rd8, %p21;
	selp.b64 	%rd106, %rd104, 0, %p21;
	add.s64 	%rd107, %rd145, %rd9;
	setp.lt.u64 	%p22, %rd107, %rd145;
	setp.gt.u64 	%p23, %rd107, 127;
	add.s64 	%rd108, %rd107, 1;
	selp.b64 	%rd109, 128, %rd108, %p23;
	selp.b64 	%rd110, 128, %rd109, %p22;
	cvt.u16.u64 	%rs18, %rd107;
	and.b16  	%rs19, %rs18, 127;
	xor.b16  	%rs20, %rs19, -64;
	and.b16  	%rs21, %rs20, 240;
	and.b16  	%rs22, %rs20, 15;
	shl.b16 	%rs23, %rs22, 4;
	shr.u16 	%rs24, %rs21, 4;
	or.b16  	%rs25, %rs24, %rs23;
	and.b16  	%rs26, %rs25, 51;
	shl.b16 	%rs27, %rs26, 2;
	shr.u16 	%rs28, %rs25, 2;
	and.b16  	%rs29, %rs28, 51;
	or.b16  	%rs30, %rs29, %rs27;
	and.b16  	%rs31, %rs30, 85;
	shl.b16 	%rs32, %rs31, 1;
	shr.u16 	%rs33, %rs30, 1;
	and.b16  	%rs34, %rs33, 85;
	or.b16  	%rs35, %rs34, %rs32;
	mul.wide.u16 	%r47, %rs35, 4;
	add.s32 	%r42, %r47, %r2;
	add.s32 	%r41, %r42, -4;
	// begin inline asm
	ld.shared.f32 %r39, [%r41];
ld.shared.f32 %r40, [%r42];
	// end inline asm
	st.u32 	[%rd106], %r39;
	st.u32 	[%rd106+4], %r40;
	add.s64 	%rd144, %rd105, %rd125;
	add.s64 	%rd112, %rd110, %rd9;
	setp.lt.u64 	%p24, %rd112, %rd110;
	setp.gt.u64 	%p25, %rd112, 127;
	add.s64 	%rd113, %rd112, 1;
	selp.b64 	%rd114, 128, %rd113, %p25;
	selp.b64 	%rd145, 128, %rd114, %p24;
	cvt.u16.u64 	%rs36, %rd112;
	and.b16  	%rs37, %rs36, 127;
	xor.b16  	%rs38, %rs37, -64;
	and.b16  	%rs39, %rs38, 240;
	and.b16  	%rs40, %rs38, 15;
	shl.b16 	%rs41, %rs40, 4;
	shr.u16 	%rs42, %rs39, 4;
	or.b16  	%rs43, %rs42, %rs41;
	and.b16  	%rs44, %rs43, 51;
	shl.b16 	%rs45, %rs44, 2;
	shr.u16 	%rs46, %rs43, 2;
	and.b16  	%rs47, %rs46, 51;
	or.b16  	%rs48, %rs47, %rs45;
	and.b16  	%rs49, %rs48, 85;
	shl.b16 	%rs50, %rs49, 1;
	shr.u16 	%rs51, %rs48, 1;
	and.b16  	%rs52, %rs51, 85;
	or.b16  	%rs53, %rs52, %rs50;
	mul.wide.u16 	%r48, %rs53, 4;
	add.s32 	%r46, %r48, %r2;
	add.s32 	%r45, %r46, -4;
	// begin inline asm
	ld.shared.f32 %r43, [%r45];
ld.shared.f32 %r44, [%r46];
	// end inline asm
	st.u32 	[%rd144+-8], %r43;
	st.u32 	[%rd144+-4], %r44;
	add.s64 	%rd141, %rd141, -2;
	setp.ne.s64 	%p26, %rd141, 0;
	@%p26 bra 	$L__BB12_32;
$L__BB12_33:
	setp.eq.s64 	%p27, %rd52, 0;
	@%p27 bra 	$L__BB12_35;
	sub.s64 	%rd115, %rd8, %rd144;
	shr.u64 	%rd116, %rd115, 3;
	setp.gt.u64 	%p28, %rd116, %rd9;
	add.s64 	%rd118, %rd144, %rd125;
	add.s64 	%rd119, %rd118, -8;
	selp.b64 	%rd120, %rd119, 0, %p28;
	add.s64 	%rd121, %rd145, %rd9;
	setp.lt.u64 	%p29, %rd121, %rd145;
	cvt.u16.u64 	%rs54, %rd121;
	and.b16  	%rs55, %rs54, 127;
	xor.b16  	%rs56, %rs55, -64;
	selp.b16 	%rs57, -64, %rs56, %p29;
	and.b16  	%rs58, %rs57, 240;
	and.b16  	%rs59, %rs57, 15;
	shl.b16 	%rs60, %rs59, 4;
	shr.u16 	%rs61, %rs58, 4;
	or.b16  	%rs62, %rs61, %rs60;
	and.b16  	%rs63, %rs62, 51;
	shl.b16 	%rs64, %rs63, 2;
	shr.u16 	%rs65, %rs62, 2;
	and.b16  	%rs66, %rs65, 51;
	or.b16  	%rs67, %rs66, %rs64;
	and.b16  	%rs68, %rs67, 85;
	shl.b16 	%rs69, %rs68, 1;
	shr.u16 	%rs70, %rs67, 1;
	and.b16  	%rs71, %rs70, 85;
	or.b16  	%rs72, %rs71, %rs69;
	mul.wide.u16 	%r53, %rs72, 4;
	add.s32 	%r52, %r53, %r2;
	add.s32 	%r51, %r52, -4;
	// begin inline asm
	ld.shared.f32 %r49, [%r51];
ld.shared.f32 %r50, [%r52];
	// end inline asm
	st.u32 	[%rd120], %r49;
	st.u32 	[%rd120+4], %r50;
$L__BB12_35:
	ret;
$L__BB12_16:
	mov.u64 	%rd85, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd86, %rd85;
	mov.u64 	%rd87, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd88, %rd87;
	{ // callseq 48, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd86;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd88;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 48
$L__BB12_1:
	mov.u64 	%rd122, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_7;
	cvta.global.u64 	%rd123, %rd122;
	{ // callseq 50, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd123;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 50

}
	// .globl	fft_forward_shifted_256_kernel
.visible .entry fft_forward_shifted_256_kernel(
	.param .u64 fft_forward_shifted_256_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot13[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<76>;
	.reg .b32 	%r<54>;
	.reg .b64 	%rd<146>;

	mov.u64 	%SPL, __local_depot13;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd62, [fft_forward_shifted_256_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd62;
	add.u64 	%rd64, %SP, 16;
	add.u64 	%rd65, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[2048];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd65], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd66, [%rd1+8];
	and.b64  	%rd67, %rd66, -256;
	mul.wide.u32 	%rd68, %r5, 256;
	setp.lt.u64 	%p2, %rd68, %rd67;
	sub.s64 	%rd70, %rd66, %rd68;
	setp.gt.u64 	%p3, %rd70, 255;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB13_2;
	bra.uni 	$L__BB13_1;
$L__BB13_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd72, %rd3, 256;
	setp.gt.u32 	%p5, %r6, 255;
	not.b64 	%rd73, %rd3;
	add.s64 	%rd10, %rd73, %rd72;
	mov.u64 	%rd132, 0;
	and.b64  	%rd128, %rd10, -4294967296;
	mov.u64 	%rd130, %rd132;
	@%p5 bra 	$L__BB13_7;
	setp.ne.s64 	%p6, %rd128, 0;
	@%p6 bra 	$L__BB13_5;
	bra.uni 	$L__BB13_4;
$L__BB13_5:
	div.u64 	%rd129, %rd10, %rd4;
	bra.uni 	$L__BB13_6;
$L__BB13_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd129, %r9;
$L__BB13_6:
	add.s64 	%rd130, %rd129, 1;
$L__BB13_7:
	shl.b64 	%rd69, %rd68, 3;
	@%p5 bra 	$L__BB13_12;
	setp.ne.s64 	%p8, %rd128, 0;
	@%p8 bra 	$L__BB13_10;
	bra.uni 	$L__BB13_9;
$L__BB13_10:
	div.u64 	%rd131, %rd10, %rd4;
	bra.uni 	$L__BB13_11;
$L__BB13_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd131, %r13;
$L__BB13_11:
	add.s64 	%rd132, %rd131, 1;
$L__BB13_12:
	add.s64 	%rd7, %rd6, %rd69;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd130, %rd132;
	setp.eq.s64 	%p9, %rd21, 0;
	shl.b64 	%rd124, %rd3, 3;
	shl.b64 	%rd125, %rd4, 3;
	@%p9 bra 	$L__BB13_18;
	add.s64 	%rd78, %rd7, %rd124;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd78];
	ld.u32 	%r17, [%rd78+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p10, %rd21, 1;
	@%p10 bra 	$L__BB13_18;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd136, %rd3, 1;
	add.s64 	%rd135, %rd21, -1;
	shl.b64 	%rd79, %rd5, 11;
	add.s64 	%rd80, %rd79, %rd125;
	add.s64 	%rd82, %rd80, %rd124;
	add.s64 	%rd134, %rd6, %rd82;
	mov.u64 	%rd83, 2040;
	sub.s64 	%rd133, %rd83, %rd124;
$L__BB13_15:
	add.s64 	%rd32, %rd136, %rd9;
	setp.lt.u64 	%p12, %rd32, 256;
	@%p12 bra 	$L__BB13_17;
	bra.uni 	$L__BB13_16;
$L__BB13_17:
	shr.u64 	%rd84, %rd133, 3;
	setp.gt.u64 	%p11, %rd84, %rd9;
	selp.b64 	%rd31, %rd134, 0, %p11;
	setp.lt.u64 	%p1, %rd32, %rd136;
	add.s64 	%rd89, %rd136, %rd4;
	selp.b64 	%rd136, 256, %rd89, %p1;
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd31];
	ld.u32 	%r23, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd135, %rd135, -1;
	add.s64 	%rd134, %rd134, %rd125;
	sub.s64 	%rd133, %rd133, %rd125;
	setp.ne.s64 	%p13, %rd135, 0;
	@%p13 bra 	$L__BB13_15;
$L__BB13_18:
	add.u64 	%rd63, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd91, [%rd1+16];
	ld.global.nc.u64 	%rd92, [%rd1+24];
	st.local.u64 	[%rd2], %rd91;
	st.local.u64 	[%rd2+8], %rd92;
	bar.sync 	0;
	{ // callseq 52, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd64;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 52
	bar.sync 	0;
	mov.u64 	%rd140, 0;
	mov.u64 	%rd138, %rd140;
	@%p5 bra 	$L__BB13_23;
	setp.ne.s64 	%p15, %rd128, 0;
	@%p15 bra 	$L__BB13_21;
	bra.uni 	$L__BB13_20;
$L__BB13_21:
	div.u64 	%rd137, %rd10, %rd4;
	bra.uni 	$L__BB13_22;
$L__BB13_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd10;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd137, %r29;
$L__BB13_22:
	add.s64 	%rd138, %rd137, 1;
$L__BB13_23:
	@%p5 bra 	$L__BB13_28;
	setp.ne.s64 	%p17, %rd128, 0;
	@%p17 bra 	$L__BB13_26;
	bra.uni 	$L__BB13_25;
$L__BB13_26:
	div.u64 	%rd139, %rd10, %rd4;
	bra.uni 	$L__BB13_27;
$L__BB13_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd10;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd139, %r33;
$L__BB13_27:
	add.s64 	%rd140, %rd139, 1;
$L__BB13_28:
	min.u64 	%rd47, %rd138, %rd140;
	setp.eq.s64 	%p18, %rd47, 0;
	@%p18 bra 	$L__BB13_35;
	add.s64 	%rd48, %rd7, %rd124;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 384;
	shl.b16 	%rs3, %rs1, 8;
	shr.u16 	%rs4, %rs2, 8;
	or.b16  	%rs5, %rs3, %rs4;
	shl.b16 	%rs6, %rs5, 4;
	shl.b16 	%rs7, %rs2, 4;
	and.b16  	%rs8, %rs7, 3840;
	or.b16  	%rs9, %rs8, %rs6;
	and.b16  	%rs10, %rs9, 13107;
	shl.b16 	%rs11, %rs10, 2;
	shr.u16 	%rs12, %rs9, 2;
	and.b16  	%rs13, %rs12, 13107;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs15, %rs14, 21845;
	shl.b16 	%rs16, %rs15, 1;
	shr.u16 	%rs17, %rs14, 1;
	and.b16  	%rs18, %rs17, 21845;
	or.b16  	%rs19, %rs18, %rs16;
	shr.u16 	%rs20, %rs19, 5;
	cvt.u32.u16 	%r38, %rs20;
	add.s32 	%r37, %r2, %r38;
	add.s32 	%r36, %r37, -4;
	// begin inline asm
	ld.shared.f32 %r34, [%r36];
ld.shared.f32 %r35, [%r37];
	// end inline asm
	st.u32 	[%rd48], %r34;
	st.u32 	[%rd48+4], %r35;
	setp.eq.s64 	%p19, %rd47, 1;
	@%p19 bra 	$L__BB13_35;
	add.s64 	%rd8, %rd7, 2048;
	add.s64 	%rd145, %rd3, 1;
	add.s64 	%rd144, %rd48, 8;
	add.s64 	%rd51, %rd47, -1;
	and.b64  	%rd52, %rd51, 1;
	setp.eq.s64 	%p20, %rd47, 2;
	@%p20 bra 	$L__BB13_33;
	and.b64  	%rd141, %rd51, -2;
$L__BB13_32:
	sub.s64 	%rd99, %rd8, %rd144;
	shr.u64 	%rd100, %rd99, 3;
	setp.gt.u64 	%p21, %rd100, %rd9;
	add.s64 	%rd103, %rd144, %rd125;
	add.s64 	%rd104, %rd103, -8;
	selp.b64 	%rd105, %rd103, %rd8, %p21;
	selp.b64 	%rd106, %rd104, 0, %p21;
	add.s64 	%rd107, %rd145, %rd9;
	setp.lt.u64 	%p22, %rd107, %rd145;
	setp.gt.u64 	%p23, %rd107, 255;
	add.s64 	%rd108, %rd107, 1;
	selp.b64 	%rd109, 256, %rd108, %p23;
	selp.b64 	%rd110, 256, %rd109, %p22;
	cvt.u16.u64 	%rs21, %rd107;
	xor.b16  	%rs22, %rs21, 128;
	shl.b16 	%rs23, %rs21, 12;
	shl.b16 	%rs24, %rs22, 4;
	and.b16  	%rs25, %rs24, 3840;
	or.b16  	%rs26, %rs23, %rs25;
	shr.u16 	%rs27, %rs26, 2;
	and.b16  	%rs28, %rs27, 13056;
	or.b16  	%rs29, %rs26, 16;
	and.b16  	%rs30, %rs29, 13072;
	shl.b16 	%rs31, %rs30, 2;
	or.b16  	%rs32, %rs28, %rs31;
	and.b16  	%rs33, %rs32, 21824;
	shl.b16 	%rs34, %rs33, 1;
	shr.u16 	%rs35, %rs32, 1;
	and.b16  	%rs36, %rs35, 21760;
	or.b16  	%rs37, %rs36, %rs34;
	shr.u16 	%rs38, %rs37, 5;
	cvt.u32.u16 	%r47, %rs38;
	add.s32 	%r42, %r2, %r47;
	add.s32 	%r41, %r42, -4;
	// begin inline asm
	ld.shared.f32 %r39, [%r41];
ld.shared.f32 %r40, [%r42];
	// end inline asm
	st.u32 	[%rd106], %r39;
	st.u32 	[%rd106+4], %r40;
	add.s64 	%rd144, %rd105, %rd125;
	add.s64 	%rd111, %rd110, %rd9;
	setp.lt.u64 	%p24, %rd111, %rd110;
	setp.gt.u64 	%p25, %rd111, 255;
	add.s64 	%rd113, %rd111, 1;
	selp.b64 	%rd114, 256, %rd113, %p25;
	selp.b64 	%rd145, 256, %rd114, %p24;
	cvt.u16.u64 	%rs39, %rd111;
	xor.b16  	%rs40, %rs39, 128;
	shl.b16 	%rs41, %rs39, 12;
	shl.b16 	%rs42, %rs40, 4;
	and.b16  	%rs43, %rs42, 3840;
	or.b16  	%rs44, %rs41, %rs43;
	shr.u16 	%rs45, %rs44, 2;
	and.b16  	%rs46, %rs45, 13056;
	or.b16  	%rs47, %rs44, 16;
	and.b16  	%rs48, %rs47, 13072;
	shl.b16 	%rs49, %rs48, 2;
	or.b16  	%rs50, %rs46, %rs49;
	and.b16  	%rs51, %rs50, 21824;
	shl.b16 	%rs52, %rs51, 1;
	shr.u16 	%rs53, %rs50, 1;
	and.b16  	%rs54, %rs53, 21760;
	or.b16  	%rs55, %rs54, %rs52;
	shr.u16 	%rs56, %rs55, 5;
	cvt.u32.u16 	%r48, %rs56;
	add.s32 	%r46, %r2, %r48;
	add.s32 	%r45, %r46, -4;
	// begin inline asm
	ld.shared.f32 %r43, [%r45];
ld.shared.f32 %r44, [%r46];
	// end inline asm
	st.u32 	[%rd144+-8], %r43;
	st.u32 	[%rd144+-4], %r44;
	add.s64 	%rd141, %rd141, -2;
	setp.ne.s64 	%p26, %rd141, 0;
	@%p26 bra 	$L__BB13_32;
$L__BB13_33:
	setp.eq.s64 	%p27, %rd52, 0;
	@%p27 bra 	$L__BB13_35;
	sub.s64 	%rd115, %rd8, %rd144;
	shr.u64 	%rd116, %rd115, 3;
	setp.gt.u64 	%p28, %rd116, %rd9;
	add.s64 	%rd118, %rd144, %rd125;
	add.s64 	%rd119, %rd118, -8;
	selp.b64 	%rd120, %rd119, 0, %p28;
	add.s64 	%rd121, %rd145, %rd9;
	setp.lt.u64 	%p29, %rd121, %rd145;
	cvt.u16.u64 	%rs57, %rd121;
	xor.b16  	%rs58, %rs57, 128;
	selp.b16 	%rs59, 384, %rs58, %p29;
	shl.b16 	%rs60, %rs59, 12;
	shl.b16 	%rs61, %rs59, 4;
	and.b16  	%rs62, %rs61, 3840;
	or.b16  	%rs63, %rs60, %rs62;
	shr.u16 	%rs64, %rs63, 2;
	and.b16  	%rs65, %rs64, 13056;
	or.b16  	%rs66, %rs63, 16;
	and.b16  	%rs67, %rs66, 13072;
	shl.b16 	%rs68, %rs67, 2;
	or.b16  	%rs69, %rs65, %rs68;
	and.b16  	%rs70, %rs69, 21824;
	shl.b16 	%rs71, %rs70, 1;
	shr.u16 	%rs72, %rs69, 1;
	and.b16  	%rs73, %rs72, 21760;
	or.b16  	%rs74, %rs73, %rs71;
	shr.u16 	%rs75, %rs74, 5;
	cvt.u32.u16 	%r53, %rs75;
	add.s32 	%r52, %r2, %r53;
	add.s32 	%r51, %r52, -4;
	// begin inline asm
	ld.shared.f32 %r49, [%r51];
ld.shared.f32 %r50, [%r52];
	// end inline asm
	st.u32 	[%rd120], %r49;
	st.u32 	[%rd120+4], %r50;
$L__BB13_35:
	ret;
$L__BB13_16:
	mov.u64 	%rd85, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd86, %rd85;
	mov.u64 	%rd87, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd88, %rd87;
	{ // callseq 51, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd86;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd88;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 51
$L__BB13_1:
	mov.u64 	%rd122, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_7;
	cvta.global.u64 	%rd123, %rd122;
	{ // callseq 53, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd123;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 53

}
	// .globl	fft_forward_shifted_512_kernel
.visible .entry fft_forward_shifted_512_kernel(
	.param .u64 fft_forward_shifted_512_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot14[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<83>;
	.reg .b32 	%r<54>;
	.reg .b64 	%rd<146>;

	mov.u64 	%SPL, __local_depot14;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd62, [fft_forward_shifted_512_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd62;
	add.u64 	%rd64, %SP, 16;
	add.u64 	%rd65, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[4096];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd65], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd66, [%rd1+8];
	and.b64  	%rd67, %rd66, -512;
	mul.wide.u32 	%rd68, %r5, 512;
	setp.lt.u64 	%p2, %rd68, %rd67;
	sub.s64 	%rd70, %rd66, %rd68;
	setp.gt.u64 	%p3, %rd70, 511;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB14_2;
	bra.uni 	$L__BB14_1;
$L__BB14_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd72, %rd3, 512;
	setp.gt.u32 	%p5, %r6, 511;
	not.b64 	%rd73, %rd3;
	add.s64 	%rd10, %rd73, %rd72;
	mov.u64 	%rd132, 0;
	and.b64  	%rd128, %rd10, -4294967296;
	mov.u64 	%rd130, %rd132;
	@%p5 bra 	$L__BB14_7;
	setp.ne.s64 	%p6, %rd128, 0;
	@%p6 bra 	$L__BB14_5;
	bra.uni 	$L__BB14_4;
$L__BB14_5:
	div.u64 	%rd129, %rd10, %rd4;
	bra.uni 	$L__BB14_6;
$L__BB14_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd129, %r9;
$L__BB14_6:
	add.s64 	%rd130, %rd129, 1;
$L__BB14_7:
	shl.b64 	%rd69, %rd68, 3;
	@%p5 bra 	$L__BB14_12;
	setp.ne.s64 	%p8, %rd128, 0;
	@%p8 bra 	$L__BB14_10;
	bra.uni 	$L__BB14_9;
$L__BB14_10:
	div.u64 	%rd131, %rd10, %rd4;
	bra.uni 	$L__BB14_11;
$L__BB14_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd131, %r13;
$L__BB14_11:
	add.s64 	%rd132, %rd131, 1;
$L__BB14_12:
	add.s64 	%rd7, %rd6, %rd69;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd130, %rd132;
	setp.eq.s64 	%p9, %rd21, 0;
	shl.b64 	%rd124, %rd3, 3;
	shl.b64 	%rd125, %rd4, 3;
	@%p9 bra 	$L__BB14_18;
	add.s64 	%rd78, %rd7, %rd124;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd78];
	ld.u32 	%r17, [%rd78+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p10, %rd21, 1;
	@%p10 bra 	$L__BB14_18;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd136, %rd3, 1;
	add.s64 	%rd135, %rd21, -1;
	shl.b64 	%rd79, %rd5, 12;
	add.s64 	%rd80, %rd79, %rd125;
	add.s64 	%rd82, %rd80, %rd124;
	add.s64 	%rd134, %rd6, %rd82;
	mov.u64 	%rd83, 4088;
	sub.s64 	%rd133, %rd83, %rd124;
$L__BB14_15:
	add.s64 	%rd32, %rd136, %rd9;
	setp.lt.u64 	%p12, %rd32, 512;
	@%p12 bra 	$L__BB14_17;
	bra.uni 	$L__BB14_16;
$L__BB14_17:
	shr.u64 	%rd84, %rd133, 3;
	setp.gt.u64 	%p11, %rd84, %rd9;
	selp.b64 	%rd31, %rd134, 0, %p11;
	setp.lt.u64 	%p1, %rd32, %rd136;
	add.s64 	%rd89, %rd136, %rd4;
	selp.b64 	%rd136, 512, %rd89, %p1;
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd31];
	ld.u32 	%r23, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd135, %rd135, -1;
	add.s64 	%rd134, %rd134, %rd125;
	sub.s64 	%rd133, %rd133, %rd125;
	setp.ne.s64 	%p13, %rd135, 0;
	@%p13 bra 	$L__BB14_15;
$L__BB14_18:
	add.u64 	%rd63, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd91, [%rd1+16];
	ld.global.nc.u64 	%rd92, [%rd1+24];
	st.local.u64 	[%rd2], %rd91;
	st.local.u64 	[%rd2+8], %rd92;
	bar.sync 	0;
	{ // callseq 55, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd64;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 55
	bar.sync 	0;
	mov.u64 	%rd140, 0;
	mov.u64 	%rd138, %rd140;
	@%p5 bra 	$L__BB14_23;
	setp.ne.s64 	%p15, %rd128, 0;
	@%p15 bra 	$L__BB14_21;
	bra.uni 	$L__BB14_20;
$L__BB14_21:
	div.u64 	%rd137, %rd10, %rd4;
	bra.uni 	$L__BB14_22;
$L__BB14_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd10;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd137, %r29;
$L__BB14_22:
	add.s64 	%rd138, %rd137, 1;
$L__BB14_23:
	@%p5 bra 	$L__BB14_28;
	setp.ne.s64 	%p17, %rd128, 0;
	@%p17 bra 	$L__BB14_26;
	bra.uni 	$L__BB14_25;
$L__BB14_26:
	div.u64 	%rd139, %rd10, %rd4;
	bra.uni 	$L__BB14_27;
$L__BB14_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd10;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd139, %r33;
$L__BB14_27:
	add.s64 	%rd140, %rd139, 1;
$L__BB14_28:
	min.u64 	%rd47, %rd138, %rd140;
	setp.eq.s64 	%p18, %rd47, 0;
	@%p18 bra 	$L__BB14_35;
	add.s64 	%rd48, %rd7, %rd124;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 768;
	shl.b16 	%rs3, %rs1, 8;
	shr.u16 	%rs4, %rs2, 8;
	or.b16  	%rs5, %rs3, %rs4;
	shl.b16 	%rs6, %rs5, 4;
	shl.b16 	%rs7, %rs1, 4;
	and.b16  	%rs8, %rs7, 3840;
	or.b16  	%rs9, %rs8, %rs6;
	and.b16  	%rs10, %rs9, 13107;
	shl.b16 	%rs11, %rs10, 2;
	shr.u16 	%rs12, %rs9, 2;
	and.b16  	%rs13, %rs12, 13107;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs15, %rs14, 21845;
	shl.b16 	%rs16, %rs15, 1;
	shr.u16 	%rs17, %rs14, 1;
	and.b16  	%rs18, %rs17, 21845;
	or.b16  	%rs19, %rs18, %rs16;
	shr.u16 	%rs20, %rs19, 4;
	cvt.u32.u16 	%r38, %rs20;
	add.s32 	%r37, %r2, %r38;
	add.s32 	%r36, %r37, -4;
	// begin inline asm
	ld.shared.f32 %r34, [%r36];
ld.shared.f32 %r35, [%r37];
	// end inline asm
	st.u32 	[%rd48], %r34;
	st.u32 	[%rd48+4], %r35;
	setp.eq.s64 	%p19, %rd47, 1;
	@%p19 bra 	$L__BB14_35;
	add.s64 	%rd8, %rd7, 4096;
	add.s64 	%rd145, %rd3, 1;
	add.s64 	%rd144, %rd48, 8;
	add.s64 	%rd51, %rd47, -1;
	and.b64  	%rd52, %rd51, 1;
	setp.eq.s64 	%p20, %rd47, 2;
	@%p20 bra 	$L__BB14_33;
	and.b64  	%rd141, %rd51, -2;
$L__BB14_32:
	sub.s64 	%rd99, %rd8, %rd144;
	shr.u64 	%rd100, %rd99, 3;
	setp.gt.u64 	%p21, %rd100, %rd9;
	add.s64 	%rd103, %rd144, %rd125;
	add.s64 	%rd104, %rd103, -8;
	selp.b64 	%rd105, %rd103, %rd8, %p21;
	selp.b64 	%rd106, %rd104, 0, %p21;
	add.s64 	%rd107, %rd145, %rd9;
	setp.lt.u64 	%p22, %rd107, %rd145;
	setp.gt.u64 	%p23, %rd107, 511;
	add.s64 	%rd108, %rd107, 1;
	selp.b64 	%rd109, 512, %rd108, %p23;
	selp.b64 	%rd110, 512, %rd109, %p22;
	cvt.u16.u64 	%rs21, %rd107;
	and.b16  	%rs22, %rs21, 256;
	xor.b16  	%rs23, %rs22, 768;
	shl.b16 	%rs24, %rs21, 12;
	shr.u16 	%rs25, %rs23, 4;
	or.b16  	%rs26, %rs24, %rs25;
	shl.b16 	%rs27, %rs21, 4;
	and.b16  	%rs28, %rs27, 3840;
	or.b16  	%rs29, %rs28, %rs26;
	and.b16  	%rs30, %rs29, 13107;
	shl.b16 	%rs31, %rs30, 2;
	shr.u16 	%rs32, %rs29, 2;
	and.b16  	%rs33, %rs32, 13107;
	or.b16  	%rs34, %rs33, %rs31;
	and.b16  	%rs35, %rs34, 21845;
	shl.b16 	%rs36, %rs35, 1;
	shr.u16 	%rs37, %rs34, 1;
	and.b16  	%rs38, %rs37, 21845;
	or.b16  	%rs39, %rs38, %rs36;
	shr.u16 	%rs40, %rs39, 4;
	cvt.u32.u16 	%r47, %rs40;
	add.s32 	%r42, %r2, %r47;
	add.s32 	%r41, %r42, -4;
	// begin inline asm
	ld.shared.f32 %r39, [%r41];
ld.shared.f32 %r40, [%r42];
	// end inline asm
	st.u32 	[%rd106], %r39;
	st.u32 	[%rd106+4], %r40;
	add.s64 	%rd144, %rd105, %rd125;
	add.s64 	%rd111, %rd110, %rd9;
	setp.lt.u64 	%p24, %rd111, %rd110;
	setp.gt.u64 	%p25, %rd111, 511;
	add.s64 	%rd113, %rd111, 1;
	selp.b64 	%rd114, 512, %rd113, %p25;
	selp.b64 	%rd145, 512, %rd114, %p24;
	cvt.u16.u64 	%rs41, %rd111;
	and.b16  	%rs42, %rs41, 256;
	xor.b16  	%rs43, %rs42, 768;
	shl.b16 	%rs44, %rs41, 12;
	shr.u16 	%rs45, %rs43, 4;
	or.b16  	%rs46, %rs44, %rs45;
	shl.b16 	%rs47, %rs41, 4;
	and.b16  	%rs48, %rs47, 3840;
	or.b16  	%rs49, %rs48, %rs46;
	and.b16  	%rs50, %rs49, 13107;
	shl.b16 	%rs51, %rs50, 2;
	shr.u16 	%rs52, %rs49, 2;
	and.b16  	%rs53, %rs52, 13107;
	or.b16  	%rs54, %rs53, %rs51;
	and.b16  	%rs55, %rs54, 21845;
	shl.b16 	%rs56, %rs55, 1;
	shr.u16 	%rs57, %rs54, 1;
	and.b16  	%rs58, %rs57, 21845;
	or.b16  	%rs59, %rs58, %rs56;
	shr.u16 	%rs60, %rs59, 4;
	cvt.u32.u16 	%r48, %rs60;
	add.s32 	%r46, %r2, %r48;
	add.s32 	%r45, %r46, -4;
	// begin inline asm
	ld.shared.f32 %r43, [%r45];
ld.shared.f32 %r44, [%r46];
	// end inline asm
	st.u32 	[%rd144+-8], %r43;
	st.u32 	[%rd144+-4], %r44;
	add.s64 	%rd141, %rd141, -2;
	setp.ne.s64 	%p26, %rd141, 0;
	@%p26 bra 	$L__BB14_32;
$L__BB14_33:
	setp.eq.s64 	%p27, %rd52, 0;
	@%p27 bra 	$L__BB14_35;
	sub.s64 	%rd115, %rd8, %rd144;
	shr.u64 	%rd116, %rd115, 3;
	setp.gt.u64 	%p28, %rd116, %rd9;
	add.s64 	%rd118, %rd144, %rd125;
	add.s64 	%rd119, %rd118, -8;
	selp.b64 	%rd120, %rd119, 0, %p28;
	add.s64 	%rd121, %rd145, %rd9;
	setp.lt.u64 	%p29, %rd121, %rd145;
	cvt.u16.u64 	%rs61, %rd121;
	and.b16  	%rs62, %rs61, 511;
	xor.b16  	%rs63, %rs62, 768;
	selp.b16 	%rs64, 768, %rs63, %p29;
	shr.u16 	%rs65, %rs64, 8;
	shl.b16 	%rs66, %rs64, 8;
	or.b16  	%rs67, %rs66, %rs65;
	shl.b16 	%rs68, %rs67, 4;
	shl.b16 	%rs69, %rs64, 4;
	and.b16  	%rs70, %rs69, 3840;
	or.b16  	%rs71, %rs70, %rs68;
	and.b16  	%rs72, %rs71, 13107;
	shl.b16 	%rs73, %rs72, 2;
	shr.u16 	%rs74, %rs71, 2;
	and.b16  	%rs75, %rs74, 13107;
	or.b16  	%rs76, %rs75, %rs73;
	and.b16  	%rs77, %rs76, 21845;
	shl.b16 	%rs78, %rs77, 1;
	shr.u16 	%rs79, %rs76, 1;
	and.b16  	%rs80, %rs79, 21845;
	or.b16  	%rs81, %rs80, %rs78;
	shr.u16 	%rs82, %rs81, 4;
	cvt.u32.u16 	%r53, %rs82;
	add.s32 	%r52, %r2, %r53;
	add.s32 	%r51, %r52, -4;
	// begin inline asm
	ld.shared.f32 %r49, [%r51];
ld.shared.f32 %r50, [%r52];
	// end inline asm
	st.u32 	[%rd120], %r49;
	st.u32 	[%rd120+4], %r50;
$L__BB14_35:
	ret;
$L__BB14_16:
	mov.u64 	%rd85, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd86, %rd85;
	mov.u64 	%rd87, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd88, %rd87;
	{ // callseq 54, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd86;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd88;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 54
$L__BB14_1:
	mov.u64 	%rd122, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_7;
	cvta.global.u64 	%rd123, %rd122;
	{ // callseq 56, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd123;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 56

}
	// .globl	fft_forward_shifted_1024_kernel
.visible .entry fft_forward_shifted_1024_kernel(
	.param .u64 fft_forward_shifted_1024_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot15[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<85>;
	.reg .b32 	%r<44>;
	.reg .b64 	%rd<98>;

	mov.u64 	%SPL, __local_depot15;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd39, [fft_forward_shifted_1024_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd39;
	add.u64 	%rd41, %SP, 16;
	add.u64 	%rd42, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[8192];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd42], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd43, [%rd1+8];
	and.b64  	%rd44, %rd43, -1024;
	mul.wide.u32 	%rd6, %r5, 1024;
	setp.lt.u64 	%p2, %rd6, %rd44;
	sub.s64 	%rd45, %rd43, %rd6;
	setp.gt.u64 	%p3, %rd45, 1023;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB15_2;
	bra.uni 	$L__BB15_1;
$L__BB15_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd7, [%rd1];
	shl.b64 	%rd46, %rd6, 3;
	add.s64 	%rd47, %rd7, %rd46;
	add.s64 	%rd9, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 1023;
	cvt.u16.u64 	%rs3, %rd4;
	shl.b64 	%rd48, %rd3, 3;
	add.s64 	%rd10, %rd47, %rd48;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd10];
	ld.u32 	%r9, [%rd10+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	setp.lt.u16 	%p5, %rs2, %rs3;
	add.s64 	%rd97, %rd3, 1;
	shl.b64 	%rd88, %rd4, 3;
	@%p5 bra 	$L__BB15_7;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u16 	%r12, %rs2;
	cvt.u32.u64 	%r13, %rd4;
	div.u32 	%r14, %r12, %r13;
	cvt.u64.u32 	%rd91, %r14;
	shl.b64 	%rd49, %rd5, 13;
	add.s64 	%rd50, %rd49, %rd88;
	add.s64 	%rd52, %rd50, %rd48;
	add.s64 	%rd90, %rd7, %rd52;
	xor.b64  	%rd89, %rd48, 8184;
	mov.u64 	%rd92, %rd97;
$L__BB15_4:
	add.s64 	%rd21, %rd92, %rd9;
	setp.lt.u64 	%p7, %rd21, 1024;
	@%p7 bra 	$L__BB15_6;
	bra.uni 	$L__BB15_5;
$L__BB15_6:
	shr.u64 	%rd53, %rd89, 3;
	setp.gt.u64 	%p6, %rd53, %rd9;
	selp.b64 	%rd20, %rd90, 0, %p6;
	setp.lt.u64 	%p1, %rd21, %rd92;
	add.s64 	%rd58, %rd92, %rd4;
	selp.b64 	%rd92, 1024, %rd58, %p1;
	cvt.u32.u64 	%r19, %rd21;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd20];
	ld.u32 	%r18, [%rd20+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd91, %rd91, -1;
	add.s64 	%rd90, %rd90, %rd88;
	sub.s64 	%rd89, %rd89, %rd88;
	setp.ne.s64 	%p8, %rd91, 0;
	@%p8 bra 	$L__BB15_4;
$L__BB15_7:
	add.u64 	%rd40, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd59, [%rd1+16];
	ld.global.nc.u64 	%rd60, [%rd1+24];
	st.local.u64 	[%rd2], %rd59;
	st.local.u64 	[%rd2+8], %rd60;
	bar.sync 	0;
	{ // callseq 58, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd41;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 58
	bar.sync 	0;
	xor.b64  	%rd26, %rd3, 1023;
	xor.b16  	%rs4, %rs1, 1536;
	shl.b16 	%rs5, %rs1, 12;
	shr.u16 	%rs6, %rs4, 4;
	and.b16  	%rs7, %rs6, 112;
	or.b16  	%rs8, %rs5, %rs7;
	shl.b16 	%rs9, %rs1, 4;
	and.b16  	%rs10, %rs9, 3840;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 13107;
	shl.b16 	%rs13, %rs12, 2;
	shr.u16 	%rs14, %rs11, 2;
	and.b16  	%rs15, %rs14, 13107;
	or.b16  	%rs16, %rs15, %rs13;
	and.b16  	%rs17, %rs16, 21845;
	shl.b16 	%rs18, %rs17, 1;
	shr.u16 	%rs19, %rs16, 1;
	and.b16  	%rs20, %rs19, 21845;
	or.b16  	%rs21, %rs20, %rs18;
	shr.u16 	%rs22, %rs21, 3;
	cvt.u32.u16 	%r25, %rs22;
	add.s32 	%r24, %r2, %r25;
	add.s32 	%r23, %r24, -4;
	// begin inline asm
	ld.shared.f32 %r21, [%r23];
ld.shared.f32 %r22, [%r24];
	// end inline asm
	st.u32 	[%rd10], %r21;
	st.u32 	[%rd10+4], %r22;
	setp.lt.u64 	%p9, %rd26, %rd4;
	@%p9 bra 	$L__BB15_13;
	add.s64 	%rd8, %rd47, 8192;
	cvt.u32.u64 	%r26, %rd26;
	cvt.u32.u64 	%r27, %rd4;
	div.u32 	%r28, %r26, %r27;
	cvt.u64.u32 	%rd27, %r28;
	add.s64 	%rd96, %rd10, 8;
	and.b64  	%rd29, %rd27, 1;
	setp.eq.s32 	%p10, %r28, 1;
	@%p10 bra 	$L__BB15_11;
	and.b64  	%rd93, %rd27, 1022;
$L__BB15_10:
	sub.s64 	%rd63, %rd8, %rd96;
	shr.u64 	%rd64, %rd63, 3;
	setp.gt.u64 	%p11, %rd64, %rd9;
	add.s64 	%rd67, %rd96, %rd88;
	add.s64 	%rd68, %rd67, -8;
	selp.b64 	%rd69, %rd67, %rd8, %p11;
	selp.b64 	%rd70, %rd68, 0, %p11;
	add.s64 	%rd71, %rd97, %rd9;
	setp.lt.u64 	%p12, %rd71, %rd97;
	setp.gt.u64 	%p13, %rd71, 1023;
	add.s64 	%rd72, %rd71, 1;
	selp.b64 	%rd73, 1024, %rd72, %p13;
	selp.b64 	%rd74, 1024, %rd73, %p12;
	cvt.u16.u64 	%rs23, %rd71;
	and.b16  	%rs24, %rs23, 768;
	xor.b16  	%rs25, %rs24, 1536;
	shl.b16 	%rs26, %rs23, 12;
	shr.u16 	%rs27, %rs25, 4;
	or.b16  	%rs28, %rs26, %rs27;
	shl.b16 	%rs29, %rs23, 4;
	and.b16  	%rs30, %rs29, 3840;
	or.b16  	%rs31, %rs30, %rs28;
	and.b16  	%rs32, %rs31, 13107;
	shl.b16 	%rs33, %rs32, 2;
	shr.u16 	%rs34, %rs31, 2;
	and.b16  	%rs35, %rs34, 13107;
	or.b16  	%rs36, %rs35, %rs33;
	and.b16  	%rs37, %rs36, 21845;
	shl.b16 	%rs38, %rs37, 1;
	shr.u16 	%rs39, %rs36, 1;
	and.b16  	%rs40, %rs39, 21845;
	or.b16  	%rs41, %rs40, %rs38;
	shr.u16 	%rs42, %rs41, 3;
	cvt.u32.u16 	%r37, %rs42;
	add.s32 	%r32, %r2, %r37;
	add.s32 	%r31, %r32, -4;
	// begin inline asm
	ld.shared.f32 %r29, [%r31];
ld.shared.f32 %r30, [%r32];
	// end inline asm
	st.u32 	[%rd70], %r29;
	st.u32 	[%rd70+4], %r30;
	add.s64 	%rd96, %rd69, %rd88;
	add.s64 	%rd75, %rd74, %rd9;
	setp.lt.u64 	%p14, %rd75, %rd74;
	setp.gt.u64 	%p15, %rd75, 1023;
	add.s64 	%rd77, %rd75, 1;
	selp.b64 	%rd78, 1024, %rd77, %p15;
	selp.b64 	%rd97, 1024, %rd78, %p14;
	cvt.u16.u64 	%rs43, %rd75;
	and.b16  	%rs44, %rs43, 768;
	xor.b16  	%rs45, %rs44, 1536;
	shl.b16 	%rs46, %rs43, 12;
	shr.u16 	%rs47, %rs45, 4;
	or.b16  	%rs48, %rs46, %rs47;
	shl.b16 	%rs49, %rs43, 4;
	and.b16  	%rs50, %rs49, 3840;
	or.b16  	%rs51, %rs50, %rs48;
	and.b16  	%rs52, %rs51, 13107;
	shl.b16 	%rs53, %rs52, 2;
	shr.u16 	%rs54, %rs51, 2;
	and.b16  	%rs55, %rs54, 13107;
	or.b16  	%rs56, %rs55, %rs53;
	and.b16  	%rs57, %rs56, 21845;
	shl.b16 	%rs58, %rs57, 1;
	shr.u16 	%rs59, %rs56, 1;
	and.b16  	%rs60, %rs59, 21845;
	or.b16  	%rs61, %rs60, %rs58;
	shr.u16 	%rs62, %rs61, 3;
	cvt.u32.u16 	%r38, %rs62;
	add.s32 	%r36, %r2, %r38;
	add.s32 	%r35, %r36, -4;
	// begin inline asm
	ld.shared.f32 %r33, [%r35];
ld.shared.f32 %r34, [%r36];
	// end inline asm
	st.u32 	[%rd96+-8], %r33;
	st.u32 	[%rd96+-4], %r34;
	add.s64 	%rd93, %rd93, -2;
	setp.ne.s64 	%p16, %rd93, 0;
	@%p16 bra 	$L__BB15_10;
$L__BB15_11:
	setp.eq.s64 	%p17, %rd29, 0;
	@%p17 bra 	$L__BB15_13;
	sub.s64 	%rd79, %rd8, %rd96;
	shr.u64 	%rd80, %rd79, 3;
	setp.gt.u64 	%p18, %rd80, %rd9;
	add.s64 	%rd82, %rd96, %rd88;
	add.s64 	%rd83, %rd82, -8;
	selp.b64 	%rd84, %rd83, 0, %p18;
	add.s64 	%rd85, %rd97, %rd9;
	setp.lt.u64 	%p19, %rd85, %rd97;
	cvt.u16.u64 	%rs63, %rd85;
	and.b16  	%rs64, %rs63, 1023;
	xor.b16  	%rs65, %rs64, 1536;
	selp.b16 	%rs66, 1536, %rs65, %p19;
	shr.u16 	%rs67, %rs66, 8;
	shl.b16 	%rs68, %rs66, 8;
	or.b16  	%rs69, %rs68, %rs67;
	shl.b16 	%rs70, %rs69, 4;
	shl.b16 	%rs71, %rs66, 4;
	and.b16  	%rs72, %rs71, 3840;
	or.b16  	%rs73, %rs72, %rs70;
	and.b16  	%rs74, %rs73, 13107;
	shl.b16 	%rs75, %rs74, 2;
	shr.u16 	%rs76, %rs73, 2;
	and.b16  	%rs77, %rs76, 13107;
	or.b16  	%rs78, %rs77, %rs75;
	and.b16  	%rs79, %rs78, 21845;
	shl.b16 	%rs80, %rs79, 1;
	shr.u16 	%rs81, %rs78, 1;
	and.b16  	%rs82, %rs81, 21845;
	or.b16  	%rs83, %rs82, %rs80;
	shr.u16 	%rs84, %rs83, 3;
	cvt.u32.u16 	%r43, %rs84;
	add.s32 	%r42, %r2, %r43;
	add.s32 	%r41, %r42, -4;
	// begin inline asm
	ld.shared.f32 %r39, [%r41];
ld.shared.f32 %r40, [%r42];
	// end inline asm
	st.u32 	[%rd84], %r39;
	st.u32 	[%rd84+4], %r40;
$L__BB15_13:
	ret;
$L__BB15_5:
	mov.u64 	%rd54, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd55, %rd54;
	mov.u64 	%rd56, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd57, %rd56;
	{ // callseq 57, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd55;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd57;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 57
$L__BB15_1:
	mov.u64 	%rd86, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_7;
	cvta.global.u64 	%rd87, %rd86;
	{ // callseq 59, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd87;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 59

}
	// .globl	fft_forward_shifted_2048_kernel
.visible .entry fft_forward_shifted_2048_kernel(
	.param .u64 fft_forward_shifted_2048_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot16[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<84>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot16;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd37, [fft_forward_shifted_2048_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd37;
	add.u64 	%rd39, %SP, 16;
	add.u64 	%rd40, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[16384];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd40], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd41, [%rd1+8];
	and.b64  	%rd42, %rd41, -2048;
	mul.wide.u32 	%rd6, %r5, 2048;
	setp.lt.u64 	%p2, %rd6, %rd42;
	sub.s64 	%rd43, %rd41, %rd6;
	setp.gt.u64 	%p3, %rd43, 2047;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB16_2;
	bra.uni 	$L__BB16_1;
$L__BB16_2:
	add.u64 	%rd38, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd44, [%rd1];
	shl.b64 	%rd45, %rd6, 3;
	add.s64 	%rd46, %rd44, %rd45;
	add.s64 	%rd7, %rd46, 16384;
	add.s64 	%rd8, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 2047;
	shl.b64 	%rd47, %rd3, 3;
	add.s64 	%rd9, %rd46, %rd47;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd9];
	ld.u32 	%r9, [%rd9+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	add.s64 	%rd94, %rd3, 1;
	add.s64 	%rd93, %rd9, 8;
	cvt.u32.u16 	%r12, %rs2;
	cvt.u32.u64 	%r13, %rd4;
	div.u32 	%r14, %r12, %r13;
	cvt.u64.u32 	%rd88, %r14;
	shl.b64 	%rd48, %rd5, 14;
	shl.b64 	%rd13, %rd4, 3;
	add.s64 	%rd49, %rd48, %rd13;
	add.s64 	%rd50, %rd49, %rd47;
	add.s64 	%rd87, %rd44, %rd50;
	xor.b64  	%rd86, %rd47, 16376;
	mov.u64 	%rd89, %rd94;
$L__BB16_3:
	add.s64 	%rd21, %rd89, %rd8;
	setp.lt.u64 	%p6, %rd21, 2048;
	@%p6 bra 	$L__BB16_5;
	bra.uni 	$L__BB16_4;
$L__BB16_5:
	shr.u64 	%rd51, %rd86, 3;
	setp.gt.u64 	%p5, %rd51, %rd8;
	selp.b64 	%rd20, %rd87, 0, %p5;
	setp.lt.u64 	%p1, %rd21, %rd89;
	add.s64 	%rd56, %rd89, %rd4;
	selp.b64 	%rd89, 2048, %rd56, %p1;
	cvt.u32.u64 	%r19, %rd21;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd20];
	ld.u32 	%r18, [%rd20+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd88, %rd88, -1;
	add.s64 	%rd87, %rd87, %rd13;
	sub.s64 	%rd86, %rd86, %rd13;
	setp.ne.s64 	%p7, %rd88, 0;
	@%p7 bra 	$L__BB16_3;
	ld.global.nc.u64 	%rd57, [%rd1+16];
	ld.global.nc.u64 	%rd58, [%rd1+24];
	st.local.u64 	[%rd2], %rd57;
	st.local.u64 	[%rd2+8], %rd58;
	bar.sync 	0;
	{ // callseq 61, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd38;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd39;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 61
	bar.sync 	0;
	xor.b32  	%r26, %r10, 2047;
	div.u32 	%r28, %r26, %r13;
	cvt.u64.u32 	%rd26, %r28;
	or.b16  	%rs3, %rs1, 3072;
	shl.b16 	%rs4, %rs1, 12;
	shr.u16 	%rs5, %rs3, 4;
	and.b16  	%rs6, %rs5, 240;
	or.b16  	%rs7, %rs4, %rs6;
	shl.b16 	%rs8, %rs1, 4;
	and.b16  	%rs9, %rs8, 3840;
	or.b16  	%rs10, %rs9, %rs7;
	and.b16  	%rs11, %rs10, 13107;
	shl.b16 	%rs12, %rs11, 2;
	shr.u16 	%rs13, %rs10, 2;
	and.b16  	%rs14, %rs13, 13107;
	or.b16  	%rs15, %rs14, %rs12;
	and.b16  	%rs16, %rs15, 21845;
	shl.b16 	%rs17, %rs16, 1;
	shr.u16 	%rs18, %rs15, 1;
	and.b16  	%rs19, %rs18, 21845;
	or.b16  	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 2;
	cvt.u32.u16 	%r29, %rs21;
	add.s32 	%r24, %r2, %r29;
	add.s32 	%r23, %r24, -4;
	// begin inline asm
	ld.shared.f32 %r21, [%r23];
ld.shared.f32 %r22, [%r24];
	// end inline asm
	st.u32 	[%rd9], %r21;
	st.u32 	[%rd9+4], %r22;
	and.b64  	%rd27, %rd26, 1;
	setp.eq.s32 	%p8, %r28, 1;
	@%p8 bra 	$L__BB16_9;
	and.b64  	%rd90, %rd26, 2046;
$L__BB16_8:
	sub.s64 	%rd61, %rd7, %rd93;
	shr.u64 	%rd62, %rd61, 3;
	setp.gt.u64 	%p9, %rd62, %rd8;
	add.s64 	%rd65, %rd93, %rd13;
	add.s64 	%rd66, %rd65, -8;
	selp.b64 	%rd67, %rd65, %rd7, %p9;
	selp.b64 	%rd68, %rd66, 0, %p9;
	add.s64 	%rd69, %rd94, %rd8;
	setp.lt.u64 	%p10, %rd69, %rd94;
	setp.gt.u64 	%p11, %rd69, 2047;
	add.s64 	%rd70, %rd69, 1;
	selp.b64 	%rd71, 2048, %rd70, %p11;
	selp.b64 	%rd72, 2048, %rd71, %p10;
	cvt.u16.u64 	%rs22, %rd69;
	and.b16  	%rs23, %rs22, 1792;
	xor.b16  	%rs24, %rs23, 3072;
	shl.b16 	%rs25, %rs22, 12;
	shr.u16 	%rs26, %rs24, 4;
	or.b16  	%rs27, %rs25, %rs26;
	shl.b16 	%rs28, %rs22, 4;
	and.b16  	%rs29, %rs28, 3840;
	or.b16  	%rs30, %rs29, %rs27;
	and.b16  	%rs31, %rs30, 13107;
	shl.b16 	%rs32, %rs31, 2;
	shr.u16 	%rs33, %rs30, 2;
	and.b16  	%rs34, %rs33, 13107;
	or.b16  	%rs35, %rs34, %rs32;
	and.b16  	%rs36, %rs35, 21845;
	shl.b16 	%rs37, %rs36, 1;
	shr.u16 	%rs38, %rs35, 1;
	and.b16  	%rs39, %rs38, 21845;
	or.b16  	%rs40, %rs39, %rs37;
	shr.u16 	%rs41, %rs40, 2;
	cvt.u32.u16 	%r38, %rs41;
	add.s32 	%r33, %r2, %r38;
	add.s32 	%r32, %r33, -4;
	// begin inline asm
	ld.shared.f32 %r30, [%r32];
ld.shared.f32 %r31, [%r33];
	// end inline asm
	st.u32 	[%rd68], %r30;
	st.u32 	[%rd68+4], %r31;
	add.s64 	%rd93, %rd67, %rd13;
	add.s64 	%rd73, %rd72, %rd8;
	setp.lt.u64 	%p12, %rd73, %rd72;
	setp.gt.u64 	%p13, %rd73, 2047;
	add.s64 	%rd75, %rd73, 1;
	selp.b64 	%rd76, 2048, %rd75, %p13;
	selp.b64 	%rd94, 2048, %rd76, %p12;
	cvt.u16.u64 	%rs42, %rd73;
	and.b16  	%rs43, %rs42, 1792;
	xor.b16  	%rs44, %rs43, 3072;
	shl.b16 	%rs45, %rs42, 12;
	shr.u16 	%rs46, %rs44, 4;
	or.b16  	%rs47, %rs45, %rs46;
	shl.b16 	%rs48, %rs42, 4;
	and.b16  	%rs49, %rs48, 3840;
	or.b16  	%rs50, %rs49, %rs47;
	and.b16  	%rs51, %rs50, 13107;
	shl.b16 	%rs52, %rs51, 2;
	shr.u16 	%rs53, %rs50, 2;
	and.b16  	%rs54, %rs53, 13107;
	or.b16  	%rs55, %rs54, %rs52;
	and.b16  	%rs56, %rs55, 21845;
	shl.b16 	%rs57, %rs56, 1;
	shr.u16 	%rs58, %rs55, 1;
	and.b16  	%rs59, %rs58, 21845;
	or.b16  	%rs60, %rs59, %rs57;
	shr.u16 	%rs61, %rs60, 2;
	cvt.u32.u16 	%r39, %rs61;
	add.s32 	%r37, %r2, %r39;
	add.s32 	%r36, %r37, -4;
	// begin inline asm
	ld.shared.f32 %r34, [%r36];
ld.shared.f32 %r35, [%r37];
	// end inline asm
	st.u32 	[%rd93+-8], %r34;
	st.u32 	[%rd93+-4], %r35;
	add.s64 	%rd90, %rd90, -2;
	setp.ne.s64 	%p14, %rd90, 0;
	@%p14 bra 	$L__BB16_8;
$L__BB16_9:
	setp.eq.s64 	%p15, %rd27, 0;
	@%p15 bra 	$L__BB16_11;
	sub.s64 	%rd77, %rd7, %rd93;
	shr.u64 	%rd78, %rd77, 3;
	setp.gt.u64 	%p16, %rd78, %rd8;
	add.s64 	%rd80, %rd93, %rd13;
	add.s64 	%rd81, %rd80, -8;
	selp.b64 	%rd82, %rd81, 0, %p16;
	add.s64 	%rd83, %rd94, %rd8;
	setp.lt.u64 	%p17, %rd83, %rd94;
	cvt.u16.u64 	%rs62, %rd83;
	and.b16  	%rs63, %rs62, 2047;
	xor.b16  	%rs64, %rs63, 3072;
	selp.b16 	%rs65, 3072, %rs64, %p17;
	shr.u16 	%rs66, %rs65, 8;
	shl.b16 	%rs67, %rs65, 8;
	or.b16  	%rs68, %rs67, %rs66;
	shl.b16 	%rs69, %rs68, 4;
	shl.b16 	%rs70, %rs65, 4;
	and.b16  	%rs71, %rs70, 3840;
	or.b16  	%rs72, %rs71, %rs69;
	and.b16  	%rs73, %rs72, 13107;
	shl.b16 	%rs74, %rs73, 2;
	shr.u16 	%rs75, %rs72, 2;
	and.b16  	%rs76, %rs75, 13107;
	or.b16  	%rs77, %rs76, %rs74;
	and.b16  	%rs78, %rs77, 21845;
	shl.b16 	%rs79, %rs78, 1;
	shr.u16 	%rs80, %rs77, 1;
	and.b16  	%rs81, %rs80, 21845;
	or.b16  	%rs82, %rs81, %rs79;
	shr.u16 	%rs83, %rs82, 2;
	cvt.u32.u16 	%r44, %rs83;
	add.s32 	%r43, %r2, %r44;
	add.s32 	%r42, %r43, -4;
	// begin inline asm
	ld.shared.f32 %r40, [%r42];
ld.shared.f32 %r41, [%r43];
	// end inline asm
	st.u32 	[%rd82], %r40;
	st.u32 	[%rd82+4], %r41;
$L__BB16_11:
	ret;
$L__BB16_4:
	mov.u64 	%rd52, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd53, %rd52;
	mov.u64 	%rd54, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd55, %rd54;
	{ // callseq 60, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd53;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd55;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 60
$L__BB16_1:
	mov.u64 	%rd84, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_7;
	cvta.global.u64 	%rd85, %rd84;
	{ // callseq 62, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd85;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 62

}
	// .globl	fft_forward_shifted_4096_kernel
.visible .entry fft_forward_shifted_4096_kernel(
	.param .u64 fft_forward_shifted_4096_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot17[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<90>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot17;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd37, [fft_forward_shifted_4096_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd37;
	add.u64 	%rd39, %SP, 16;
	add.u64 	%rd40, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[32768];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd40], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd41, [%rd1+8];
	and.b64  	%rd42, %rd41, -4096;
	mul.wide.u32 	%rd6, %r5, 4096;
	setp.lt.u64 	%p2, %rd6, %rd42;
	sub.s64 	%rd43, %rd41, %rd6;
	setp.gt.u64 	%p3, %rd43, 4095;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB17_2;
	bra.uni 	$L__BB17_1;
$L__BB17_2:
	add.u64 	%rd38, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd44, [%rd1];
	shl.b64 	%rd45, %rd6, 3;
	add.s64 	%rd46, %rd44, %rd45;
	add.s64 	%rd7, %rd46, 32768;
	add.s64 	%rd8, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 4095;
	shl.b64 	%rd47, %rd3, 3;
	add.s64 	%rd9, %rd46, %rd47;
	add.s64 	%rd93, %rd9, 8;
	add.s64 	%rd94, %rd3, 1;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd9];
	ld.u32 	%r9, [%rd9+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	cvt.u32.u16 	%r12, %rs2;
	cvt.u32.u64 	%r13, %rd4;
	div.u32 	%r14, %r12, %r13;
	cvt.u64.u32 	%rd88, %r14;
	shl.b64 	%rd48, %rd5, 15;
	shl.b64 	%rd13, %rd4, 3;
	add.s64 	%rd49, %rd48, %rd13;
	add.s64 	%rd50, %rd49, %rd47;
	add.s64 	%rd87, %rd44, %rd50;
	xor.b64  	%rd86, %rd47, 32760;
	mov.u64 	%rd89, %rd94;
$L__BB17_3:
	add.s64 	%rd21, %rd89, %rd8;
	setp.lt.u64 	%p6, %rd21, 4096;
	@%p6 bra 	$L__BB17_5;
	bra.uni 	$L__BB17_4;
$L__BB17_5:
	shr.u64 	%rd51, %rd86, 3;
	setp.gt.u64 	%p5, %rd51, %rd8;
	selp.b64 	%rd20, %rd87, 0, %p5;
	setp.lt.u64 	%p1, %rd21, %rd89;
	add.s64 	%rd56, %rd89, %rd4;
	selp.b64 	%rd89, 4096, %rd56, %p1;
	cvt.u32.u64 	%r19, %rd21;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd20];
	ld.u32 	%r18, [%rd20+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd88, %rd88, -1;
	add.s64 	%rd87, %rd87, %rd13;
	sub.s64 	%rd86, %rd86, %rd13;
	setp.ne.s64 	%p7, %rd88, 0;
	@%p7 bra 	$L__BB17_3;
	ld.global.nc.u64 	%rd57, [%rd1+16];
	ld.global.nc.u64 	%rd58, [%rd1+24];
	st.local.u64 	[%rd2], %rd57;
	st.local.u64 	[%rd2+8], %rd58;
	bar.sync 	0;
	{ // callseq 64, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd38;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd39;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 64
	bar.sync 	0;
	xor.b32  	%r26, %r10, 4095;
	div.u32 	%r28, %r26, %r13;
	cvt.u64.u32 	%rd26, %r28;
	or.b16  	%rs3, %rs1, 6144;
	shl.b16 	%rs4, %rs1, 8;
	shr.u16 	%rs5, %rs3, 8;
	or.b16  	%rs6, %rs4, %rs5;
	and.b16  	%rs7, %rs6, 3851;
	shl.b16 	%rs8, %rs7, 4;
	shr.u16 	%rs9, %rs6, 4;
	and.b16  	%rs10, %rs9, 3841;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 13107;
	shl.b16 	%rs13, %rs12, 2;
	shr.u16 	%rs14, %rs11, 2;
	and.b16  	%rs15, %rs14, 13107;
	or.b16  	%rs16, %rs15, %rs13;
	and.b16  	%rs17, %rs16, 21845;
	shl.b16 	%rs18, %rs17, 1;
	shr.u16 	%rs19, %rs16, 1;
	and.b16  	%rs20, %rs19, 21845;
	or.b16  	%rs21, %rs20, %rs18;
	shr.u16 	%rs22, %rs21, 1;
	cvt.u32.u16 	%r29, %rs22;
	add.s32 	%r24, %r2, %r29;
	add.s32 	%r23, %r24, -4;
	// begin inline asm
	ld.shared.f32 %r21, [%r23];
ld.shared.f32 %r22, [%r24];
	// end inline asm
	st.u32 	[%rd9], %r21;
	st.u32 	[%rd9+4], %r22;
	and.b64  	%rd27, %rd26, 1;
	setp.eq.s32 	%p8, %r28, 1;
	@%p8 bra 	$L__BB17_9;
	and.b64  	%rd90, %rd26, 4094;
$L__BB17_8:
	sub.s64 	%rd61, %rd7, %rd93;
	shr.u64 	%rd62, %rd61, 3;
	setp.gt.u64 	%p9, %rd62, %rd8;
	add.s64 	%rd65, %rd93, %rd13;
	add.s64 	%rd66, %rd65, -8;
	selp.b64 	%rd67, %rd65, %rd7, %p9;
	selp.b64 	%rd68, %rd66, 0, %p9;
	add.s64 	%rd69, %rd94, %rd8;
	setp.lt.u64 	%p10, %rd69, %rd94;
	setp.gt.u64 	%p11, %rd69, 4095;
	add.s64 	%rd70, %rd69, 1;
	selp.b64 	%rd71, 4096, %rd70, %p11;
	selp.b64 	%rd72, 4096, %rd71, %p10;
	cvt.u16.u64 	%rs23, %rd69;
	and.b16  	%rs24, %rs23, 3840;
	xor.b16  	%rs25, %rs24, 6144;
	shl.b16 	%rs26, %rs23, 8;
	shr.u16 	%rs27, %rs25, 8;
	or.b16  	%rs28, %rs26, %rs27;
	and.b16  	%rs29, %rs28, 3855;
	shl.b16 	%rs30, %rs29, 4;
	shr.u16 	%rs31, %rs28, 4;
	and.b16  	%rs32, %rs31, 3841;
	or.b16  	%rs33, %rs32, %rs30;
	and.b16  	%rs34, %rs33, 13107;
	shl.b16 	%rs35, %rs34, 2;
	shr.u16 	%rs36, %rs33, 2;
	and.b16  	%rs37, %rs36, 13107;
	or.b16  	%rs38, %rs37, %rs35;
	and.b16  	%rs39, %rs38, 21845;
	shl.b16 	%rs40, %rs39, 1;
	shr.u16 	%rs41, %rs38, 1;
	and.b16  	%rs42, %rs41, 21845;
	or.b16  	%rs43, %rs42, %rs40;
	shr.u16 	%rs44, %rs43, 1;
	cvt.u32.u16 	%r38, %rs44;
	add.s32 	%r33, %r2, %r38;
	add.s32 	%r32, %r33, -4;
	// begin inline asm
	ld.shared.f32 %r30, [%r32];
ld.shared.f32 %r31, [%r33];
	// end inline asm
	st.u32 	[%rd68], %r30;
	st.u32 	[%rd68+4], %r31;
	add.s64 	%rd93, %rd67, %rd13;
	add.s64 	%rd73, %rd72, %rd8;
	setp.lt.u64 	%p12, %rd73, %rd72;
	setp.gt.u64 	%p13, %rd73, 4095;
	add.s64 	%rd75, %rd73, 1;
	selp.b64 	%rd76, 4096, %rd75, %p13;
	selp.b64 	%rd94, 4096, %rd76, %p12;
	cvt.u16.u64 	%rs45, %rd73;
	and.b16  	%rs46, %rs45, 3840;
	xor.b16  	%rs47, %rs46, 6144;
	shl.b16 	%rs48, %rs45, 8;
	shr.u16 	%rs49, %rs47, 8;
	or.b16  	%rs50, %rs48, %rs49;
	and.b16  	%rs51, %rs50, 3855;
	shl.b16 	%rs52, %rs51, 4;
	shr.u16 	%rs53, %rs50, 4;
	and.b16  	%rs54, %rs53, 3841;
	or.b16  	%rs55, %rs54, %rs52;
	and.b16  	%rs56, %rs55, 13107;
	shl.b16 	%rs57, %rs56, 2;
	shr.u16 	%rs58, %rs55, 2;
	and.b16  	%rs59, %rs58, 13107;
	or.b16  	%rs60, %rs59, %rs57;
	and.b16  	%rs61, %rs60, 21845;
	shl.b16 	%rs62, %rs61, 1;
	shr.u16 	%rs63, %rs60, 1;
	and.b16  	%rs64, %rs63, 21845;
	or.b16  	%rs65, %rs64, %rs62;
	shr.u16 	%rs66, %rs65, 1;
	cvt.u32.u16 	%r39, %rs66;
	add.s32 	%r37, %r2, %r39;
	add.s32 	%r36, %r37, -4;
	// begin inline asm
	ld.shared.f32 %r34, [%r36];
ld.shared.f32 %r35, [%r37];
	// end inline asm
	st.u32 	[%rd93+-8], %r34;
	st.u32 	[%rd93+-4], %r35;
	add.s64 	%rd90, %rd90, -2;
	setp.ne.s64 	%p14, %rd90, 0;
	@%p14 bra 	$L__BB17_8;
$L__BB17_9:
	setp.eq.s64 	%p15, %rd27, 0;
	@%p15 bra 	$L__BB17_11;
	sub.s64 	%rd77, %rd7, %rd93;
	shr.u64 	%rd78, %rd77, 3;
	setp.gt.u64 	%p16, %rd78, %rd8;
	add.s64 	%rd80, %rd93, %rd13;
	add.s64 	%rd81, %rd80, -8;
	selp.b64 	%rd82, %rd81, 0, %p16;
	add.s64 	%rd83, %rd94, %rd8;
	setp.lt.u64 	%p17, %rd83, %rd94;
	cvt.u16.u64 	%rs67, %rd83;
	and.b16  	%rs68, %rs67, 4095;
	xor.b16  	%rs69, %rs68, 6144;
	selp.b16 	%rs70, 6144, %rs69, %p17;
	shr.u16 	%rs71, %rs70, 8;
	shl.b16 	%rs72, %rs70, 8;
	or.b16  	%rs73, %rs72, %rs71;
	and.b16  	%rs74, %rs73, 3855;
	shl.b16 	%rs75, %rs74, 4;
	shr.u16 	%rs76, %rs73, 4;
	and.b16  	%rs77, %rs76, 3841;
	or.b16  	%rs78, %rs77, %rs75;
	and.b16  	%rs79, %rs78, 13107;
	shl.b16 	%rs80, %rs79, 2;
	shr.u16 	%rs81, %rs78, 2;
	and.b16  	%rs82, %rs81, 13107;
	or.b16  	%rs83, %rs82, %rs80;
	and.b16  	%rs84, %rs83, 21845;
	shl.b16 	%rs85, %rs84, 1;
	shr.u16 	%rs86, %rs83, 1;
	and.b16  	%rs87, %rs86, 21845;
	or.b16  	%rs88, %rs87, %rs85;
	shr.u16 	%rs89, %rs88, 1;
	cvt.u32.u16 	%r44, %rs89;
	add.s32 	%r43, %r2, %r44;
	add.s32 	%r42, %r43, -4;
	// begin inline asm
	ld.shared.f32 %r40, [%r42];
ld.shared.f32 %r41, [%r43];
	// end inline asm
	st.u32 	[%rd82], %r40;
	st.u32 	[%rd82+4], %r41;
$L__BB17_11:
	ret;
$L__BB17_4:
	mov.u64 	%rd52, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd53, %rd52;
	mov.u64 	%rd54, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd55, %rd54;
	{ // callseq 63, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd53;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd55;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 63
$L__BB17_1:
	mov.u64 	%rd84, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_7;
	cvta.global.u64 	%rd85, %rd84;
	{ // callseq 65, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd85;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 65

}
	// .globl	fft_backward_shifted_128_kernel
.visible .entry fft_backward_shifted_128_kernel(
	.param .u64 fft_backward_shifted_128_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot18[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<24>;
	.reg .b16 	%rs<36>;
	.reg .b32 	%r<68>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<127>;

	mov.u64 	%SPL, __local_depot18;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd57, [fft_backward_shifted_128_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd57;
	add.u64 	%rd59, %SP, 16;
	add.u64 	%rd60, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[1024];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd60], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd61, [%rd1+8];
	and.b64  	%rd62, %rd61, -128;
	mul.wide.u32 	%rd63, %r5, 128;
	setp.lt.u64 	%p2, %rd63, %rd62;
	sub.s64 	%rd65, %rd61, %rd63;
	setp.gt.u64 	%p3, %rd65, 127;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB18_2;
	bra.uni 	$L__BB18_1;
$L__BB18_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd67, %rd3, 128;
	setp.gt.u32 	%p5, %r6, 127;
	not.b64 	%rd68, %rd3;
	add.s64 	%rd10, %rd68, %rd67;
	mov.u64 	%rd115, 0;
	and.b64  	%rd111, %rd10, -4294967296;
	mov.u64 	%rd113, %rd115;
	@%p5 bra 	$L__BB18_7;
	setp.ne.s64 	%p6, %rd111, 0;
	@%p6 bra 	$L__BB18_5;
	bra.uni 	$L__BB18_4;
$L__BB18_5:
	div.u64 	%rd112, %rd10, %rd4;
	bra.uni 	$L__BB18_6;
$L__BB18_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd112, %r9;
$L__BB18_6:
	add.s64 	%rd113, %rd112, 1;
$L__BB18_7:
	shl.b64 	%rd64, %rd63, 3;
	@%p5 bra 	$L__BB18_12;
	setp.ne.s64 	%p8, %rd111, 0;
	@%p8 bra 	$L__BB18_10;
	bra.uni 	$L__BB18_9;
$L__BB18_10:
	div.u64 	%rd114, %rd10, %rd4;
	bra.uni 	$L__BB18_11;
$L__BB18_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd114, %r13;
$L__BB18_11:
	add.s64 	%rd115, %rd114, 1;
$L__BB18_12:
	add.s64 	%rd7, %rd6, %rd64;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd113, %rd115;
	setp.eq.s64 	%p9, %rd21, 0;
	shl.b64 	%rd107, %rd3, 3;
	shl.b64 	%rd108, %rd4, 3;
	@%p9 bra 	$L__BB18_18;
	add.s64 	%rd73, %rd7, %rd107;
	ld.u32 	%r15, [%rd73+4];
	ld.u32 	%r18, [%rd73];
	// begin inline asm
	neg.ftz.f32 %r14, %r15;
	// end inline asm
	shl.b32 	%r21, %r6, 3;
	add.s32 	%r16, %r2, %r21;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	st.shared.f32 [%r16], %r18;
st.shared.f32 [%r17], %r14;
	// end inline asm
	setp.eq.s64 	%p10, %rd21, 1;
	@%p10 bra 	$L__BB18_18;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd119, %rd3, 1;
	add.s64 	%rd118, %rd21, -1;
	shl.b64 	%rd74, %rd5, 10;
	add.s64 	%rd75, %rd74, %rd108;
	add.s64 	%rd77, %rd75, %rd107;
	add.s64 	%rd117, %rd6, %rd77;
	mov.u64 	%rd78, 1016;
	sub.s64 	%rd116, %rd78, %rd107;
$L__BB18_15:
	shr.u64 	%rd79, %rd116, 3;
	setp.gt.u64 	%p11, %rd79, %rd9;
	selp.b64 	%rd80, %rd117, 0, %p11;
	add.s64 	%rd31, %rd119, %rd9;
	ld.f32 	%f1, [%rd80];
	ld.u32 	%r23, [%rd80+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r23;
	// end inline asm
	setp.lt.u64 	%p12, %rd31, 128;
	@%p12 bra 	$L__BB18_17;
	bra.uni 	$L__BB18_16;
$L__BB18_17:
	setp.lt.u64 	%p1, %rd31, %rd119;
	mov.b32 	%f2, %r22;
	add.s64 	%rd85, %rd119, %rd4;
	selp.b64 	%rd119, 128, %rd85, %p1;
	cvt.u32.u64 	%r28, %rd31;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r2;
	add.s32 	%r25, %r24, 4;
	mov.b32 	%r26, %f1;
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r22;
	// end inline asm
	add.s64 	%rd118, %rd118, -1;
	add.s64 	%rd117, %rd117, %rd108;
	sub.s64 	%rd116, %rd116, %rd108;
	setp.ne.s64 	%p13, %rd118, 0;
	@%p13 bra 	$L__BB18_15;
$L__BB18_18:
	add.u64 	%rd58, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd87, [%rd1+16];
	ld.global.nc.u64 	%rd88, [%rd1+24];
	st.local.u64 	[%rd2], %rd87;
	st.local.u64 	[%rd2+8], %rd88;
	bar.sync 	0;
	{ // callseq 67, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd58;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd59;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 67
	mov.b32 	%r31, 1124073472;
	// begin inline asm
	rcp.approx.ftz.f32 %r48, %r31;
	// end inline asm
	bar.sync 	0;
	mov.u64 	%rd123, 0;
	mov.u64 	%rd121, %rd123;
	@%p5 bra 	$L__BB18_23;
	setp.ne.s64 	%p15, %rd111, 0;
	@%p15 bra 	$L__BB18_21;
	bra.uni 	$L__BB18_20;
$L__BB18_21:
	div.u64 	%rd120, %rd10, %rd4;
	bra.uni 	$L__BB18_22;
$L__BB18_20:
	cvt.u32.u64 	%r33, %rd4;
	cvt.u32.u64 	%r34, %rd10;
	div.u32 	%r35, %r34, %r33;
	cvt.u64.u32 	%rd120, %r35;
$L__BB18_22:
	add.s64 	%rd121, %rd120, 1;
$L__BB18_23:
	@%p5 bra 	$L__BB18_28;
	setp.ne.s64 	%p17, %rd111, 0;
	@%p17 bra 	$L__BB18_26;
	bra.uni 	$L__BB18_25;
$L__BB18_26:
	div.u64 	%rd122, %rd10, %rd4;
	bra.uni 	$L__BB18_27;
$L__BB18_25:
	cvt.u32.u64 	%r37, %rd4;
	cvt.u32.u64 	%r38, %rd10;
	div.u32 	%r39, %r38, %r37;
	cvt.u64.u32 	%rd122, %r39;
$L__BB18_27:
	add.s64 	%rd123, %rd122, 1;
$L__BB18_28:
	min.u64 	%rd46, %rd121, %rd123;
	setp.eq.s64 	%p18, %rd46, 0;
	@%p18 bra 	$L__BB18_32;
	mov.b32 	%f3, %r48;
	add.s64 	%rd47, %rd7, %rd107;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, -64;
	and.b16  	%rs3, %rs2, 240;
	and.b16  	%rs4, %rs2, 15;
	shl.b16 	%rs5, %rs4, 4;
	shr.u16 	%rs6, %rs3, 4;
	or.b16  	%rs7, %rs6, %rs5;
	and.b16  	%rs8, %rs7, 51;
	shl.b16 	%rs9, %rs8, 2;
	shr.u16 	%rs10, %rs7, 2;
	and.b16  	%rs11, %rs10, 51;
	or.b16  	%rs12, %rs11, %rs9;
	and.b16  	%rs13, %rs12, 85;
	shl.b16 	%rs14, %rs13, 1;
	shr.u16 	%rs15, %rs12, 1;
	and.b16  	%rs16, %rs15, 85;
	or.b16  	%rs17, %rs16, %rs14;
	mul.wide.u16 	%r52, %rs17, 4;
	add.s32 	%r43, %r2, %r52;
	add.s32 	%r42, %r43, -4;
	// begin inline asm
	ld.shared.f32 %r40, [%r42];
ld.shared.f32 %r41, [%r43];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r44, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r40, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r44, %r48;
	// end inline asm
	st.u32 	[%rd47], %r46;
	st.u32 	[%rd47+4], %r49;
	setp.eq.s64 	%p19, %rd46, 1;
	@%p19 bra 	$L__BB18_32;
	add.s64 	%rd8, %rd7, 1024;
	add.s64 	%rd126, %rd3, 1;
	add.s64 	%rd125, %rd47, 8;
	add.s64 	%rd124, %rd46, -1;
$L__BB18_31:
	sub.s64 	%rd95, %rd8, %rd125;
	shr.u64 	%rd96, %rd95, 3;
	setp.gt.u64 	%p20, %rd96, %rd9;
	add.s64 	%rd99, %rd125, %rd108;
	add.s64 	%rd100, %rd99, -8;
	selp.b64 	%rd125, %rd99, %rd8, %p20;
	selp.b64 	%rd101, %rd100, 0, %p20;
	add.s64 	%rd102, %rd126, %rd9;
	setp.lt.u64 	%p21, %rd102, %rd126;
	setp.gt.u64 	%p22, %rd102, 127;
	add.s64 	%rd103, %rd102, 1;
	selp.b64 	%rd104, 128, %rd103, %p22;
	selp.b64 	%rd126, 128, %rd104, %p21;
	cvt.u16.u64 	%rs18, %rd102;
	and.b16  	%rs19, %rs18, 127;
	xor.b16  	%rs20, %rs19, -64;
	and.b16  	%rs21, %rs20, 240;
	and.b16  	%rs22, %rs20, 15;
	shl.b16 	%rs23, %rs22, 4;
	shr.u16 	%rs24, %rs21, 4;
	or.b16  	%rs25, %rs24, %rs23;
	and.b16  	%rs26, %rs25, 51;
	shl.b16 	%rs27, %rs26, 2;
	shr.u16 	%rs28, %rs25, 2;
	and.b16  	%rs29, %rs28, 51;
	or.b16  	%rs30, %rs29, %rs27;
	and.b16  	%rs31, %rs30, 85;
	shl.b16 	%rs32, %rs31, 1;
	shr.u16 	%rs33, %rs30, 1;
	and.b16  	%rs34, %rs33, 85;
	or.b16  	%rs35, %rs34, %rs32;
	mul.wide.u16 	%r65, %rs35, 4;
	add.s32 	%r56, %r65, %r2;
	add.s32 	%r55, %r56, -4;
	// begin inline asm
	ld.shared.f32 %r53, [%r55];
ld.shared.f32 %r54, [%r56];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r57, %r54;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r53, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r57, %r48;
	// end inline asm
	st.u32 	[%rd101], %r59;
	st.u32 	[%rd101+4], %r62;
	add.s64 	%rd124, %rd124, -1;
	setp.ne.s64 	%p23, %rd124, 0;
	@%p23 bra 	$L__BB18_31;
$L__BB18_32:
	ret;
$L__BB18_16:
	mov.u64 	%rd81, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd82, %rd81;
	mov.u64 	%rd83, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd84, %rd83;
	{ // callseq 66, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd82;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd84;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 66
$L__BB18_1:
	mov.u64 	%rd105, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_9;
	cvta.global.u64 	%rd106, %rd105;
	{ // callseq 68, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd106;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 68

}
	// .globl	fft_backward_shifted_256_kernel
.visible .entry fft_backward_shifted_256_kernel(
	.param .u64 fft_backward_shifted_256_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot19[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<24>;
	.reg .b16 	%rs<39>;
	.reg .b32 	%r<68>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<127>;

	mov.u64 	%SPL, __local_depot19;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd57, [fft_backward_shifted_256_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd57;
	add.u64 	%rd59, %SP, 16;
	add.u64 	%rd60, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[2048];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd60], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd61, [%rd1+8];
	and.b64  	%rd62, %rd61, -256;
	mul.wide.u32 	%rd63, %r5, 256;
	setp.lt.u64 	%p2, %rd63, %rd62;
	sub.s64 	%rd65, %rd61, %rd63;
	setp.gt.u64 	%p3, %rd65, 255;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB19_2;
	bra.uni 	$L__BB19_1;
$L__BB19_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd67, %rd3, 256;
	setp.gt.u32 	%p5, %r6, 255;
	not.b64 	%rd68, %rd3;
	add.s64 	%rd10, %rd68, %rd67;
	mov.u64 	%rd115, 0;
	and.b64  	%rd111, %rd10, -4294967296;
	mov.u64 	%rd113, %rd115;
	@%p5 bra 	$L__BB19_7;
	setp.ne.s64 	%p6, %rd111, 0;
	@%p6 bra 	$L__BB19_5;
	bra.uni 	$L__BB19_4;
$L__BB19_5:
	div.u64 	%rd112, %rd10, %rd4;
	bra.uni 	$L__BB19_6;
$L__BB19_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd112, %r9;
$L__BB19_6:
	add.s64 	%rd113, %rd112, 1;
$L__BB19_7:
	shl.b64 	%rd64, %rd63, 3;
	@%p5 bra 	$L__BB19_12;
	setp.ne.s64 	%p8, %rd111, 0;
	@%p8 bra 	$L__BB19_10;
	bra.uni 	$L__BB19_9;
$L__BB19_10:
	div.u64 	%rd114, %rd10, %rd4;
	bra.uni 	$L__BB19_11;
$L__BB19_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd114, %r13;
$L__BB19_11:
	add.s64 	%rd115, %rd114, 1;
$L__BB19_12:
	add.s64 	%rd7, %rd6, %rd64;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd113, %rd115;
	setp.eq.s64 	%p9, %rd21, 0;
	shl.b64 	%rd107, %rd3, 3;
	shl.b64 	%rd108, %rd4, 3;
	@%p9 bra 	$L__BB19_18;
	add.s64 	%rd73, %rd7, %rd107;
	ld.u32 	%r15, [%rd73+4];
	ld.u32 	%r18, [%rd73];
	// begin inline asm
	neg.ftz.f32 %r14, %r15;
	// end inline asm
	shl.b32 	%r21, %r6, 3;
	add.s32 	%r16, %r2, %r21;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	st.shared.f32 [%r16], %r18;
st.shared.f32 [%r17], %r14;
	// end inline asm
	setp.eq.s64 	%p10, %rd21, 1;
	@%p10 bra 	$L__BB19_18;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd119, %rd3, 1;
	add.s64 	%rd118, %rd21, -1;
	shl.b64 	%rd74, %rd5, 11;
	add.s64 	%rd75, %rd74, %rd108;
	add.s64 	%rd77, %rd75, %rd107;
	add.s64 	%rd117, %rd6, %rd77;
	mov.u64 	%rd78, 2040;
	sub.s64 	%rd116, %rd78, %rd107;
$L__BB19_15:
	shr.u64 	%rd79, %rd116, 3;
	setp.gt.u64 	%p11, %rd79, %rd9;
	selp.b64 	%rd80, %rd117, 0, %p11;
	add.s64 	%rd31, %rd119, %rd9;
	ld.f32 	%f1, [%rd80];
	ld.u32 	%r23, [%rd80+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r23;
	// end inline asm
	setp.lt.u64 	%p12, %rd31, 256;
	@%p12 bra 	$L__BB19_17;
	bra.uni 	$L__BB19_16;
$L__BB19_17:
	setp.lt.u64 	%p1, %rd31, %rd119;
	mov.b32 	%f2, %r22;
	add.s64 	%rd85, %rd119, %rd4;
	selp.b64 	%rd119, 256, %rd85, %p1;
	cvt.u32.u64 	%r28, %rd31;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r2;
	add.s32 	%r25, %r24, 4;
	mov.b32 	%r26, %f1;
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r22;
	// end inline asm
	add.s64 	%rd118, %rd118, -1;
	add.s64 	%rd117, %rd117, %rd108;
	sub.s64 	%rd116, %rd116, %rd108;
	setp.ne.s64 	%p13, %rd118, 0;
	@%p13 bra 	$L__BB19_15;
$L__BB19_18:
	add.u64 	%rd58, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd87, [%rd1+16];
	ld.global.nc.u64 	%rd88, [%rd1+24];
	st.local.u64 	[%rd2], %rd87;
	st.local.u64 	[%rd2+8], %rd88;
	bar.sync 	0;
	{ // callseq 70, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd58;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd59;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 70
	mov.b32 	%r31, 1132462080;
	// begin inline asm
	rcp.approx.ftz.f32 %r48, %r31;
	// end inline asm
	bar.sync 	0;
	mov.u64 	%rd123, 0;
	mov.u64 	%rd121, %rd123;
	@%p5 bra 	$L__BB19_23;
	setp.ne.s64 	%p15, %rd111, 0;
	@%p15 bra 	$L__BB19_21;
	bra.uni 	$L__BB19_20;
$L__BB19_21:
	div.u64 	%rd120, %rd10, %rd4;
	bra.uni 	$L__BB19_22;
$L__BB19_20:
	cvt.u32.u64 	%r33, %rd4;
	cvt.u32.u64 	%r34, %rd10;
	div.u32 	%r35, %r34, %r33;
	cvt.u64.u32 	%rd120, %r35;
$L__BB19_22:
	add.s64 	%rd121, %rd120, 1;
$L__BB19_23:
	@%p5 bra 	$L__BB19_28;
	setp.ne.s64 	%p17, %rd111, 0;
	@%p17 bra 	$L__BB19_26;
	bra.uni 	$L__BB19_25;
$L__BB19_26:
	div.u64 	%rd122, %rd10, %rd4;
	bra.uni 	$L__BB19_27;
$L__BB19_25:
	cvt.u32.u64 	%r37, %rd4;
	cvt.u32.u64 	%r38, %rd10;
	div.u32 	%r39, %r38, %r37;
	cvt.u64.u32 	%rd122, %r39;
$L__BB19_27:
	add.s64 	%rd123, %rd122, 1;
$L__BB19_28:
	min.u64 	%rd46, %rd121, %rd123;
	setp.eq.s64 	%p18, %rd46, 0;
	@%p18 bra 	$L__BB19_32;
	mov.b32 	%f3, %r48;
	add.s64 	%rd47, %rd7, %rd107;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 384;
	shl.b16 	%rs3, %rs1, 8;
	shr.u16 	%rs4, %rs2, 8;
	or.b16  	%rs5, %rs3, %rs4;
	shl.b16 	%rs6, %rs5, 4;
	shl.b16 	%rs7, %rs2, 4;
	and.b16  	%rs8, %rs7, 3840;
	or.b16  	%rs9, %rs8, %rs6;
	and.b16  	%rs10, %rs9, 13107;
	shl.b16 	%rs11, %rs10, 2;
	shr.u16 	%rs12, %rs9, 2;
	and.b16  	%rs13, %rs12, 13107;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs15, %rs14, 21845;
	shl.b16 	%rs16, %rs15, 1;
	shr.u16 	%rs17, %rs14, 1;
	and.b16  	%rs18, %rs17, 21845;
	or.b16  	%rs19, %rs18, %rs16;
	shr.u16 	%rs20, %rs19, 5;
	cvt.u32.u16 	%r52, %rs20;
	add.s32 	%r43, %r2, %r52;
	add.s32 	%r42, %r43, -4;
	// begin inline asm
	ld.shared.f32 %r40, [%r42];
ld.shared.f32 %r41, [%r43];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r44, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r40, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r44, %r48;
	// end inline asm
	st.u32 	[%rd47], %r46;
	st.u32 	[%rd47+4], %r49;
	setp.eq.s64 	%p19, %rd46, 1;
	@%p19 bra 	$L__BB19_32;
	add.s64 	%rd8, %rd7, 2048;
	add.s64 	%rd126, %rd3, 1;
	add.s64 	%rd125, %rd47, 8;
	add.s64 	%rd124, %rd46, -1;
$L__BB19_31:
	sub.s64 	%rd95, %rd8, %rd125;
	shr.u64 	%rd96, %rd95, 3;
	setp.gt.u64 	%p20, %rd96, %rd9;
	add.s64 	%rd99, %rd125, %rd108;
	add.s64 	%rd100, %rd99, -8;
	selp.b64 	%rd125, %rd99, %rd8, %p20;
	selp.b64 	%rd101, %rd100, 0, %p20;
	add.s64 	%rd102, %rd126, %rd9;
	setp.lt.u64 	%p21, %rd102, %rd126;
	setp.gt.u64 	%p22, %rd102, 255;
	add.s64 	%rd103, %rd102, 1;
	selp.b64 	%rd104, 256, %rd103, %p22;
	selp.b64 	%rd126, 256, %rd104, %p21;
	cvt.u16.u64 	%rs21, %rd102;
	xor.b16  	%rs22, %rs21, 128;
	shl.b16 	%rs23, %rs21, 12;
	shl.b16 	%rs24, %rs22, 4;
	and.b16  	%rs25, %rs24, 3840;
	or.b16  	%rs26, %rs23, %rs25;
	shr.u16 	%rs27, %rs26, 2;
	and.b16  	%rs28, %rs27, 13056;
	or.b16  	%rs29, %rs26, 16;
	and.b16  	%rs30, %rs29, 13072;
	shl.b16 	%rs31, %rs30, 2;
	or.b16  	%rs32, %rs28, %rs31;
	and.b16  	%rs33, %rs32, 21824;
	shl.b16 	%rs34, %rs33, 1;
	shr.u16 	%rs35, %rs32, 1;
	and.b16  	%rs36, %rs35, 21760;
	or.b16  	%rs37, %rs36, %rs34;
	shr.u16 	%rs38, %rs37, 5;
	cvt.u32.u16 	%r65, %rs38;
	add.s32 	%r56, %r2, %r65;
	add.s32 	%r55, %r56, -4;
	// begin inline asm
	ld.shared.f32 %r53, [%r55];
ld.shared.f32 %r54, [%r56];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r57, %r54;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r53, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r57, %r48;
	// end inline asm
	st.u32 	[%rd101], %r59;
	st.u32 	[%rd101+4], %r62;
	add.s64 	%rd124, %rd124, -1;
	setp.ne.s64 	%p23, %rd124, 0;
	@%p23 bra 	$L__BB19_31;
$L__BB19_32:
	ret;
$L__BB19_16:
	mov.u64 	%rd81, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd82, %rd81;
	mov.u64 	%rd83, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd84, %rd83;
	{ // callseq 69, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd82;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd84;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 69
$L__BB19_1:
	mov.u64 	%rd105, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_9;
	cvta.global.u64 	%rd106, %rd105;
	{ // callseq 71, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd106;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 71

}
	// .globl	fft_backward_shifted_512_kernel
.visible .entry fft_backward_shifted_512_kernel(
	.param .u64 fft_backward_shifted_512_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot20[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<24>;
	.reg .b16 	%rs<41>;
	.reg .b32 	%r<68>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<127>;

	mov.u64 	%SPL, __local_depot20;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd57, [fft_backward_shifted_512_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd57;
	add.u64 	%rd59, %SP, 16;
	add.u64 	%rd60, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[4096];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd60], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd61, [%rd1+8];
	and.b64  	%rd62, %rd61, -512;
	mul.wide.u32 	%rd63, %r5, 512;
	setp.lt.u64 	%p2, %rd63, %rd62;
	sub.s64 	%rd65, %rd61, %rd63;
	setp.gt.u64 	%p3, %rd65, 511;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB20_2;
	bra.uni 	$L__BB20_1;
$L__BB20_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd67, %rd3, 512;
	setp.gt.u32 	%p5, %r6, 511;
	not.b64 	%rd68, %rd3;
	add.s64 	%rd10, %rd68, %rd67;
	mov.u64 	%rd115, 0;
	and.b64  	%rd111, %rd10, -4294967296;
	mov.u64 	%rd113, %rd115;
	@%p5 bra 	$L__BB20_7;
	setp.ne.s64 	%p6, %rd111, 0;
	@%p6 bra 	$L__BB20_5;
	bra.uni 	$L__BB20_4;
$L__BB20_5:
	div.u64 	%rd112, %rd10, %rd4;
	bra.uni 	$L__BB20_6;
$L__BB20_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd112, %r9;
$L__BB20_6:
	add.s64 	%rd113, %rd112, 1;
$L__BB20_7:
	shl.b64 	%rd64, %rd63, 3;
	@%p5 bra 	$L__BB20_12;
	setp.ne.s64 	%p8, %rd111, 0;
	@%p8 bra 	$L__BB20_10;
	bra.uni 	$L__BB20_9;
$L__BB20_10:
	div.u64 	%rd114, %rd10, %rd4;
	bra.uni 	$L__BB20_11;
$L__BB20_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd114, %r13;
$L__BB20_11:
	add.s64 	%rd115, %rd114, 1;
$L__BB20_12:
	add.s64 	%rd7, %rd6, %rd64;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd113, %rd115;
	setp.eq.s64 	%p9, %rd21, 0;
	shl.b64 	%rd107, %rd3, 3;
	shl.b64 	%rd108, %rd4, 3;
	@%p9 bra 	$L__BB20_18;
	add.s64 	%rd73, %rd7, %rd107;
	ld.u32 	%r15, [%rd73+4];
	ld.u32 	%r18, [%rd73];
	// begin inline asm
	neg.ftz.f32 %r14, %r15;
	// end inline asm
	shl.b32 	%r21, %r6, 3;
	add.s32 	%r16, %r2, %r21;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	st.shared.f32 [%r16], %r18;
st.shared.f32 [%r17], %r14;
	// end inline asm
	setp.eq.s64 	%p10, %rd21, 1;
	@%p10 bra 	$L__BB20_18;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd119, %rd3, 1;
	add.s64 	%rd118, %rd21, -1;
	shl.b64 	%rd74, %rd5, 12;
	add.s64 	%rd75, %rd74, %rd108;
	add.s64 	%rd77, %rd75, %rd107;
	add.s64 	%rd117, %rd6, %rd77;
	mov.u64 	%rd78, 4088;
	sub.s64 	%rd116, %rd78, %rd107;
$L__BB20_15:
	shr.u64 	%rd79, %rd116, 3;
	setp.gt.u64 	%p11, %rd79, %rd9;
	selp.b64 	%rd80, %rd117, 0, %p11;
	add.s64 	%rd31, %rd119, %rd9;
	ld.f32 	%f1, [%rd80];
	ld.u32 	%r23, [%rd80+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r23;
	// end inline asm
	setp.lt.u64 	%p12, %rd31, 512;
	@%p12 bra 	$L__BB20_17;
	bra.uni 	$L__BB20_16;
$L__BB20_17:
	setp.lt.u64 	%p1, %rd31, %rd119;
	mov.b32 	%f2, %r22;
	add.s64 	%rd85, %rd119, %rd4;
	selp.b64 	%rd119, 512, %rd85, %p1;
	cvt.u32.u64 	%r28, %rd31;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r2;
	add.s32 	%r25, %r24, 4;
	mov.b32 	%r26, %f1;
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r22;
	// end inline asm
	add.s64 	%rd118, %rd118, -1;
	add.s64 	%rd117, %rd117, %rd108;
	sub.s64 	%rd116, %rd116, %rd108;
	setp.ne.s64 	%p13, %rd118, 0;
	@%p13 bra 	$L__BB20_15;
$L__BB20_18:
	add.u64 	%rd58, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd87, [%rd1+16];
	ld.global.nc.u64 	%rd88, [%rd1+24];
	st.local.u64 	[%rd2], %rd87;
	st.local.u64 	[%rd2+8], %rd88;
	bar.sync 	0;
	{ // callseq 73, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd58;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd59;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 73
	mov.b32 	%r31, 1140850688;
	// begin inline asm
	rcp.approx.ftz.f32 %r48, %r31;
	// end inline asm
	bar.sync 	0;
	mov.u64 	%rd123, 0;
	mov.u64 	%rd121, %rd123;
	@%p5 bra 	$L__BB20_23;
	setp.ne.s64 	%p15, %rd111, 0;
	@%p15 bra 	$L__BB20_21;
	bra.uni 	$L__BB20_20;
$L__BB20_21:
	div.u64 	%rd120, %rd10, %rd4;
	bra.uni 	$L__BB20_22;
$L__BB20_20:
	cvt.u32.u64 	%r33, %rd4;
	cvt.u32.u64 	%r34, %rd10;
	div.u32 	%r35, %r34, %r33;
	cvt.u64.u32 	%rd120, %r35;
$L__BB20_22:
	add.s64 	%rd121, %rd120, 1;
$L__BB20_23:
	@%p5 bra 	$L__BB20_28;
	setp.ne.s64 	%p17, %rd111, 0;
	@%p17 bra 	$L__BB20_26;
	bra.uni 	$L__BB20_25;
$L__BB20_26:
	div.u64 	%rd122, %rd10, %rd4;
	bra.uni 	$L__BB20_27;
$L__BB20_25:
	cvt.u32.u64 	%r37, %rd4;
	cvt.u32.u64 	%r38, %rd10;
	div.u32 	%r39, %r38, %r37;
	cvt.u64.u32 	%rd122, %r39;
$L__BB20_27:
	add.s64 	%rd123, %rd122, 1;
$L__BB20_28:
	min.u64 	%rd46, %rd121, %rd123;
	setp.eq.s64 	%p18, %rd46, 0;
	@%p18 bra 	$L__BB20_32;
	mov.b32 	%f3, %r48;
	add.s64 	%rd47, %rd7, %rd107;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 768;
	shl.b16 	%rs3, %rs1, 8;
	shr.u16 	%rs4, %rs2, 8;
	or.b16  	%rs5, %rs3, %rs4;
	shl.b16 	%rs6, %rs5, 4;
	shl.b16 	%rs7, %rs1, 4;
	and.b16  	%rs8, %rs7, 3840;
	or.b16  	%rs9, %rs8, %rs6;
	and.b16  	%rs10, %rs9, 13107;
	shl.b16 	%rs11, %rs10, 2;
	shr.u16 	%rs12, %rs9, 2;
	and.b16  	%rs13, %rs12, 13107;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs15, %rs14, 21845;
	shl.b16 	%rs16, %rs15, 1;
	shr.u16 	%rs17, %rs14, 1;
	and.b16  	%rs18, %rs17, 21845;
	or.b16  	%rs19, %rs18, %rs16;
	shr.u16 	%rs20, %rs19, 4;
	cvt.u32.u16 	%r52, %rs20;
	add.s32 	%r43, %r2, %r52;
	add.s32 	%r42, %r43, -4;
	// begin inline asm
	ld.shared.f32 %r40, [%r42];
ld.shared.f32 %r41, [%r43];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r44, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r40, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r44, %r48;
	// end inline asm
	st.u32 	[%rd47], %r46;
	st.u32 	[%rd47+4], %r49;
	setp.eq.s64 	%p19, %rd46, 1;
	@%p19 bra 	$L__BB20_32;
	add.s64 	%rd8, %rd7, 4096;
	add.s64 	%rd126, %rd3, 1;
	add.s64 	%rd125, %rd47, 8;
	add.s64 	%rd124, %rd46, -1;
$L__BB20_31:
	sub.s64 	%rd95, %rd8, %rd125;
	shr.u64 	%rd96, %rd95, 3;
	setp.gt.u64 	%p20, %rd96, %rd9;
	add.s64 	%rd99, %rd125, %rd108;
	add.s64 	%rd100, %rd99, -8;
	selp.b64 	%rd125, %rd99, %rd8, %p20;
	selp.b64 	%rd101, %rd100, 0, %p20;
	add.s64 	%rd102, %rd126, %rd9;
	setp.lt.u64 	%p21, %rd102, %rd126;
	setp.gt.u64 	%p22, %rd102, 511;
	add.s64 	%rd103, %rd102, 1;
	selp.b64 	%rd104, 512, %rd103, %p22;
	selp.b64 	%rd126, 512, %rd104, %p21;
	cvt.u16.u64 	%rs21, %rd102;
	and.b16  	%rs22, %rs21, 256;
	xor.b16  	%rs23, %rs22, 768;
	shl.b16 	%rs24, %rs21, 12;
	shr.u16 	%rs25, %rs23, 4;
	or.b16  	%rs26, %rs24, %rs25;
	shl.b16 	%rs27, %rs21, 4;
	and.b16  	%rs28, %rs27, 3840;
	or.b16  	%rs29, %rs28, %rs26;
	and.b16  	%rs30, %rs29, 13107;
	shl.b16 	%rs31, %rs30, 2;
	shr.u16 	%rs32, %rs29, 2;
	and.b16  	%rs33, %rs32, 13107;
	or.b16  	%rs34, %rs33, %rs31;
	and.b16  	%rs35, %rs34, 21845;
	shl.b16 	%rs36, %rs35, 1;
	shr.u16 	%rs37, %rs34, 1;
	and.b16  	%rs38, %rs37, 21845;
	or.b16  	%rs39, %rs38, %rs36;
	shr.u16 	%rs40, %rs39, 4;
	cvt.u32.u16 	%r65, %rs40;
	add.s32 	%r56, %r2, %r65;
	add.s32 	%r55, %r56, -4;
	// begin inline asm
	ld.shared.f32 %r53, [%r55];
ld.shared.f32 %r54, [%r56];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r57, %r54;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r53, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r57, %r48;
	// end inline asm
	st.u32 	[%rd101], %r59;
	st.u32 	[%rd101+4], %r62;
	add.s64 	%rd124, %rd124, -1;
	setp.ne.s64 	%p23, %rd124, 0;
	@%p23 bra 	$L__BB20_31;
$L__BB20_32:
	ret;
$L__BB20_16:
	mov.u64 	%rd81, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd82, %rd81;
	mov.u64 	%rd83, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd84, %rd83;
	{ // callseq 72, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd82;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd84;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 72
$L__BB20_1:
	mov.u64 	%rd105, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_9;
	cvta.global.u64 	%rd106, %rd105;
	{ // callseq 74, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd106;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 74

}
	// .globl	fft_backward_shifted_1024_kernel
.visible .entry fft_backward_shifted_1024_kernel(
	.param .u64 fft_backward_shifted_1024_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot21[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<43>;
	.reg .b32 	%r<59>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<79>;

	mov.u64 	%SPL, __local_depot21;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd33, [fft_backward_shifted_1024_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd33;
	add.u64 	%rd35, %SP, 16;
	add.u64 	%rd36, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[8192];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd36], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd37, [%rd1+8];
	and.b64  	%rd38, %rd37, -1024;
	mul.wide.u32 	%rd6, %r5, 1024;
	setp.lt.u64 	%p2, %rd6, %rd38;
	sub.s64 	%rd39, %rd37, %rd6;
	setp.gt.u64 	%p3, %rd39, 1023;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB21_2;
	bra.uni 	$L__BB21_1;
$L__BB21_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r12, %rd3;
	ld.global.nc.u64 	%rd7, [%rd1];
	shl.b64 	%rd40, %rd6, 3;
	add.s64 	%rd41, %rd7, %rd40;
	add.s64 	%rd9, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 1023;
	cvt.u16.u64 	%rs3, %rd4;
	shl.b64 	%rd42, %rd3, 3;
	add.s64 	%rd10, %rd41, %rd42;
	shl.b32 	%r13, %r12, 3;
	ld.u32 	%r7, [%rd10+4];
	ld.u32 	%r10, [%rd10];
	// begin inline asm
	neg.ftz.f32 %r6, %r7;
	// end inline asm
	add.s32 	%r8, %r2, %r13;
	add.s32 	%r9, %r8, 4;
	// begin inline asm
	st.shared.f32 [%r8], %r10;
st.shared.f32 [%r9], %r6;
	// end inline asm
	setp.lt.u16 	%p5, %rs2, %rs3;
	add.s64 	%rd78, %rd3, 1;
	cvt.u32.u64 	%r56, %rd4;
	shl.b64 	%rd71, %rd4, 3;
	@%p5 bra 	$L__BB21_7;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u16 	%r14, %rs2;
	div.u32 	%r16, %r14, %r56;
	cvt.u64.u32 	%rd74, %r16;
	shl.b64 	%rd43, %rd5, 13;
	add.s64 	%rd44, %rd43, %rd71;
	add.s64 	%rd46, %rd44, %rd42;
	add.s64 	%rd73, %rd7, %rd46;
	xor.b64  	%rd72, %rd42, 8184;
	mov.u64 	%rd75, %rd78;
$L__BB21_4:
	shr.u64 	%rd47, %rd72, 3;
	setp.gt.u64 	%p6, %rd47, %rd9;
	selp.b64 	%rd48, %rd73, 0, %p6;
	add.s64 	%rd20, %rd75, %rd9;
	ld.f32 	%f1, [%rd48];
	ld.u32 	%r18, [%rd48+4];
	// begin inline asm
	neg.ftz.f32 %r17, %r18;
	// end inline asm
	setp.lt.u64 	%p7, %rd20, 1024;
	@%p7 bra 	$L__BB21_6;
	bra.uni 	$L__BB21_5;
$L__BB21_6:
	setp.lt.u64 	%p1, %rd20, %rd75;
	mov.b32 	%f2, %r17;
	add.s64 	%rd53, %rd75, %rd4;
	selp.b64 	%rd75, 1024, %rd53, %p1;
	cvt.u32.u64 	%r23, %rd20;
	shl.b32 	%r24, %r23, 3;
	add.s32 	%r19, %r24, %r2;
	add.s32 	%r20, %r19, 4;
	mov.b32 	%r21, %f1;
	// begin inline asm
	st.shared.f32 [%r19], %r21;
st.shared.f32 [%r20], %r17;
	// end inline asm
	add.s64 	%rd74, %rd74, -1;
	add.s64 	%rd73, %rd73, %rd71;
	sub.s64 	%rd72, %rd72, %rd71;
	setp.ne.s64 	%p8, %rd74, 0;
	@%p8 bra 	$L__BB21_4;
$L__BB21_7:
	add.u64 	%rd34, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd54, [%rd1+16];
	ld.global.nc.u64 	%rd55, [%rd1+24];
	st.local.u64 	[%rd2], %rd54;
	st.local.u64 	[%rd2+8], %rd55;
	bar.sync 	0;
	{ // callseq 76, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd34;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd35;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 76
	mov.b32 	%r26, 1149239296;
	// begin inline asm
	rcp.approx.ftz.f32 %r35, %r26;
	// end inline asm
	bar.sync 	0;
	xor.b64  	%rd58, %rd3, 1023;
	xor.b16  	%rs4, %rs1, 1536;
	shl.b16 	%rs5, %rs1, 12;
	shr.u16 	%rs6, %rs4, 4;
	and.b16  	%rs7, %rs6, 112;
	or.b16  	%rs8, %rs5, %rs7;
	shl.b16 	%rs9, %rs1, 4;
	and.b16  	%rs10, %rs9, 3840;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 13107;
	shl.b16 	%rs13, %rs12, 2;
	shr.u16 	%rs14, %rs11, 2;
	and.b16  	%rs15, %rs14, 13107;
	or.b16  	%rs16, %rs15, %rs13;
	and.b16  	%rs17, %rs16, 21845;
	shl.b16 	%rs18, %rs17, 1;
	shr.u16 	%rs19, %rs16, 1;
	and.b16  	%rs20, %rs19, 21845;
	or.b16  	%rs21, %rs20, %rs18;
	shr.u16 	%rs22, %rs21, 3;
	cvt.u32.u16 	%r42, %rs22;
	add.s32 	%r30, %r2, %r42;
	add.s32 	%r29, %r30, -4;
	// begin inline asm
	ld.shared.f32 %r27, [%r29];
ld.shared.f32 %r28, [%r30];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r31, %r28;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r33, %r27, %r35;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r31, %r35;
	// end inline asm
	st.u32 	[%rd10], %r33;
	st.u32 	[%rd10+4], %r36;
	setp.lt.u64 	%p9, %rd58, %rd4;
	@%p9 bra 	$L__BB21_10;
	add.s64 	%rd8, %rd41, 8192;
	mov.b32 	%f3, %r35;
	cvt.u32.u64 	%r39, %rd58;
	div.u32 	%r41, %r39, %r56;
	cvt.u64.u32 	%rd76, %r41;
	add.s64 	%rd77, %rd10, 8;
$L__BB21_9:
	sub.s64 	%rd59, %rd8, %rd77;
	shr.u64 	%rd60, %rd59, 3;
	setp.gt.u64 	%p10, %rd60, %rd9;
	add.s64 	%rd63, %rd77, %rd71;
	add.s64 	%rd64, %rd63, -8;
	selp.b64 	%rd77, %rd63, %rd8, %p10;
	selp.b64 	%rd65, %rd64, 0, %p10;
	add.s64 	%rd66, %rd78, %rd9;
	setp.lt.u64 	%p11, %rd66, %rd78;
	setp.gt.u64 	%p12, %rd66, 1023;
	add.s64 	%rd67, %rd66, 1;
	selp.b64 	%rd68, 1024, %rd67, %p12;
	selp.b64 	%rd78, 1024, %rd68, %p11;
	cvt.u16.u64 	%rs23, %rd66;
	and.b16  	%rs24, %rs23, 768;
	xor.b16  	%rs25, %rs24, 1536;
	shl.b16 	%rs26, %rs23, 12;
	shr.u16 	%rs27, %rs25, 4;
	or.b16  	%rs28, %rs26, %rs27;
	shl.b16 	%rs29, %rs23, 4;
	and.b16  	%rs30, %rs29, 3840;
	or.b16  	%rs31, %rs30, %rs28;
	and.b16  	%rs32, %rs31, 13107;
	shl.b16 	%rs33, %rs32, 2;
	shr.u16 	%rs34, %rs31, 2;
	and.b16  	%rs35, %rs34, 13107;
	or.b16  	%rs36, %rs35, %rs33;
	and.b16  	%rs37, %rs36, 21845;
	shl.b16 	%rs38, %rs37, 1;
	shr.u16 	%rs39, %rs36, 1;
	and.b16  	%rs40, %rs39, 21845;
	or.b16  	%rs41, %rs40, %rs38;
	shr.u16 	%rs42, %rs41, 3;
	cvt.u32.u16 	%r55, %rs42;
	add.s32 	%r46, %r2, %r55;
	add.s32 	%r45, %r46, -4;
	// begin inline asm
	ld.shared.f32 %r43, [%r45];
ld.shared.f32 %r44, [%r46];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r47, %r44;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r43, %r35;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r52, %r47, %r35;
	// end inline asm
	st.u32 	[%rd65], %r49;
	st.u32 	[%rd65+4], %r52;
	add.s64 	%rd76, %rd76, -1;
	setp.ne.s64 	%p13, %rd76, 0;
	@%p13 bra 	$L__BB21_9;
$L__BB21_10:
	ret;
$L__BB21_5:
	mov.u64 	%rd49, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd50, %rd49;
	mov.u64 	%rd51, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 75, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd50;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd52;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 75
$L__BB21_1:
	mov.u64 	%rd69, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_9;
	cvta.global.u64 	%rd70, %rd69;
	{ // callseq 77, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd70;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 77

}
	// .globl	fft_backward_shifted_2048_kernel
.visible .entry fft_backward_shifted_2048_kernel(
	.param .u64 fft_backward_shifted_2048_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot22[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .b16 	%rs<42>;
	.reg .b32 	%r<59>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<76>;

	mov.u64 	%SPL, __local_depot22;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd32, [fft_backward_shifted_2048_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd32;
	add.u64 	%rd34, %SP, 16;
	add.u64 	%rd35, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[16384];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd35], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd36, [%rd1+8];
	and.b64  	%rd37, %rd36, -2048;
	mul.wide.u32 	%rd6, %r5, 2048;
	setp.lt.u64 	%p2, %rd6, %rd37;
	sub.s64 	%rd38, %rd36, %rd6;
	setp.gt.u64 	%p3, %rd38, 2047;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB22_2;
	bra.uni 	$L__BB22_1;
$L__BB22_2:
	add.u64 	%rd33, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r12, %rd3;
	ld.global.nc.u64 	%rd39, [%rd1];
	shl.b64 	%rd40, %rd6, 3;
	add.s64 	%rd41, %rd39, %rd40;
	add.s64 	%rd7, %rd41, 16384;
	add.s64 	%rd8, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 2047;
	shl.b64 	%rd42, %rd3, 3;
	add.s64 	%rd9, %rd41, %rd42;
	shl.b32 	%r13, %r12, 3;
	ld.u32 	%r7, [%rd9+4];
	ld.u32 	%r10, [%rd9];
	// begin inline asm
	neg.ftz.f32 %r11, %r7;
	// end inline asm
	add.s32 	%r8, %r2, %r13;
	add.s32 	%r9, %r8, 4;
	// begin inline asm
	st.shared.f32 [%r8], %r10;
st.shared.f32 [%r9], %r11;
	// end inline asm
	add.s64 	%rd75, %rd3, 1;
	add.s64 	%rd74, %rd9, 8;
	cvt.u32.u16 	%r14, %rs2;
	cvt.u32.u64 	%r15, %rd4;
	div.u32 	%r16, %r14, %r15;
	cvt.u64.u32 	%rd71, %r16;
	shl.b64 	%rd43, %rd5, 14;
	shl.b64 	%rd13, %rd4, 3;
	add.s64 	%rd44, %rd43, %rd13;
	add.s64 	%rd45, %rd44, %rd42;
	add.s64 	%rd70, %rd39, %rd45;
	xor.b64  	%rd69, %rd42, 16376;
	mov.u64 	%rd72, %rd75;
$L__BB22_3:
	shr.u64 	%rd46, %rd69, 3;
	setp.gt.u64 	%p5, %rd46, %rd8;
	selp.b64 	%rd47, %rd70, 0, %p5;
	add.s64 	%rd20, %rd72, %rd8;
	ld.f32 	%f1, [%rd47];
	ld.u32 	%r18, [%rd47+4];
	// begin inline asm
	neg.ftz.f32 %r17, %r18;
	// end inline asm
	setp.lt.u64 	%p6, %rd20, 2048;
	@%p6 bra 	$L__BB22_5;
	bra.uni 	$L__BB22_4;
$L__BB22_5:
	setp.lt.u64 	%p1, %rd20, %rd72;
	mov.b32 	%f2, %r17;
	add.s64 	%rd52, %rd72, %rd4;
	selp.b64 	%rd72, 2048, %rd52, %p1;
	cvt.u32.u64 	%r23, %rd20;
	shl.b32 	%r24, %r23, 3;
	add.s32 	%r19, %r24, %r2;
	add.s32 	%r20, %r19, 4;
	mov.b32 	%r21, %f1;
	// begin inline asm
	st.shared.f32 [%r19], %r21;
st.shared.f32 [%r20], %r17;
	// end inline asm
	add.s64 	%rd71, %rd71, -1;
	add.s64 	%rd70, %rd70, %rd13;
	sub.s64 	%rd69, %rd69, %rd13;
	setp.ne.s64 	%p7, %rd71, 0;
	@%p7 bra 	$L__BB22_3;
	ld.global.nc.u64 	%rd53, [%rd1+16];
	ld.global.nc.u64 	%rd54, [%rd1+24];
	st.local.u64 	[%rd2], %rd53;
	st.local.u64 	[%rd2+8], %rd54;
	bar.sync 	0;
	{ // callseq 79, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd33;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd34;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 79
	mov.b32 	%r26, 1157627904;
	// begin inline asm
	rcp.approx.ftz.f32 %r35, %r26;
	// end inline asm
	mov.b32 	%f3, %r35;
	bar.sync 	0;
	xor.b32  	%r40, %r12, 2047;
	div.u32 	%r42, %r40, %r15;
	cvt.u64.u32 	%rd73, %r42;
	or.b16  	%rs3, %rs1, 3072;
	shl.b16 	%rs4, %rs1, 12;
	shr.u16 	%rs5, %rs3, 4;
	and.b16  	%rs6, %rs5, 240;
	or.b16  	%rs7, %rs4, %rs6;
	shl.b16 	%rs8, %rs1, 4;
	and.b16  	%rs9, %rs8, 3840;
	or.b16  	%rs10, %rs9, %rs7;
	and.b16  	%rs11, %rs10, 13107;
	shl.b16 	%rs12, %rs11, 2;
	shr.u16 	%rs13, %rs10, 2;
	and.b16  	%rs14, %rs13, 13107;
	or.b16  	%rs15, %rs14, %rs12;
	and.b16  	%rs16, %rs15, 21845;
	shl.b16 	%rs17, %rs16, 1;
	shr.u16 	%rs18, %rs15, 1;
	and.b16  	%rs19, %rs18, 21845;
	or.b16  	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 2;
	cvt.u32.u16 	%r43, %rs21;
	add.s32 	%r30, %r2, %r43;
	add.s32 	%r29, %r30, -4;
	// begin inline asm
	ld.shared.f32 %r34, [%r29];
ld.shared.f32 %r32, [%r30];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r37, %r32;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r33, %r34, %r35;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r37, %r35;
	// end inline asm
	st.u32 	[%rd9], %r33;
	st.u32 	[%rd9+4], %r36;
$L__BB22_7:
	sub.s64 	%rd57, %rd7, %rd74;
	shr.u64 	%rd58, %rd57, 3;
	setp.gt.u64 	%p8, %rd58, %rd8;
	add.s64 	%rd61, %rd74, %rd13;
	add.s64 	%rd62, %rd61, -8;
	selp.b64 	%rd74, %rd61, %rd7, %p8;
	selp.b64 	%rd63, %rd62, 0, %p8;
	add.s64 	%rd64, %rd75, %rd8;
	setp.lt.u64 	%p9, %rd64, %rd75;
	setp.gt.u64 	%p10, %rd64, 2047;
	add.s64 	%rd65, %rd64, 1;
	selp.b64 	%rd66, 2048, %rd65, %p10;
	selp.b64 	%rd75, 2048, %rd66, %p9;
	cvt.u16.u64 	%rs22, %rd64;
	and.b16  	%rs23, %rs22, 1792;
	xor.b16  	%rs24, %rs23, 3072;
	shl.b16 	%rs25, %rs22, 12;
	shr.u16 	%rs26, %rs24, 4;
	or.b16  	%rs27, %rs25, %rs26;
	shl.b16 	%rs28, %rs22, 4;
	and.b16  	%rs29, %rs28, 3840;
	or.b16  	%rs30, %rs29, %rs27;
	and.b16  	%rs31, %rs30, 13107;
	shl.b16 	%rs32, %rs31, 2;
	shr.u16 	%rs33, %rs30, 2;
	and.b16  	%rs34, %rs33, 13107;
	or.b16  	%rs35, %rs34, %rs32;
	and.b16  	%rs36, %rs35, 21845;
	shl.b16 	%rs37, %rs36, 1;
	shr.u16 	%rs38, %rs35, 1;
	and.b16  	%rs39, %rs38, 21845;
	or.b16  	%rs40, %rs39, %rs37;
	shr.u16 	%rs41, %rs40, 2;
	cvt.u32.u16 	%r56, %rs41;
	add.s32 	%r47, %r2, %r56;
	add.s32 	%r46, %r47, -4;
	// begin inline asm
	ld.shared.f32 %r44, [%r46];
ld.shared.f32 %r45, [%r47];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r48, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r50, %r44, %r35;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r53, %r48, %r35;
	// end inline asm
	st.u32 	[%rd63], %r50;
	st.u32 	[%rd63+4], %r53;
	add.s64 	%rd73, %rd73, -1;
	setp.ne.s64 	%p11, %rd73, 0;
	@%p11 bra 	$L__BB22_7;
	ret;
$L__BB22_4:
	mov.u64 	%rd48, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd49, %rd48;
	mov.u64 	%rd50, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd51, %rd50;
	{ // callseq 78, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd49;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd51;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 78
$L__BB22_1:
	mov.u64 	%rd67, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_9;
	cvta.global.u64 	%rd68, %rd67;
	{ // callseq 80, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 80

}
	// .globl	fft_backward_shifted_4096_kernel
.visible .entry fft_backward_shifted_4096_kernel(
	.param .u64 fft_backward_shifted_4096_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot23[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .b16 	%rs<45>;
	.reg .b32 	%r<59>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<76>;

	mov.u64 	%SPL, __local_depot23;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd32, [fft_backward_shifted_4096_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd32;
	add.u64 	%rd34, %SP, 16;
	add.u64 	%rd35, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[32768];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd35], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd36, [%rd1+8];
	and.b64  	%rd37, %rd36, -4096;
	mul.wide.u32 	%rd6, %r5, 4096;
	setp.lt.u64 	%p2, %rd6, %rd37;
	sub.s64 	%rd38, %rd36, %rd6;
	setp.gt.u64 	%p3, %rd38, 4095;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB23_2;
	bra.uni 	$L__BB23_1;
$L__BB23_2:
	add.u64 	%rd33, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r12, %rd3;
	ld.global.nc.u64 	%rd39, [%rd1];
	shl.b64 	%rd40, %rd6, 3;
	add.s64 	%rd41, %rd39, %rd40;
	add.s64 	%rd7, %rd41, 32768;
	add.s64 	%rd8, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 4095;
	shl.b64 	%rd42, %rd3, 3;
	add.s64 	%rd9, %rd41, %rd42;
	add.s64 	%rd74, %rd9, 8;
	add.s64 	%rd75, %rd3, 1;
	shl.b32 	%r13, %r12, 3;
	ld.u32 	%r7, [%rd9+4];
	ld.u32 	%r10, [%rd9];
	// begin inline asm
	neg.ftz.f32 %r11, %r7;
	// end inline asm
	add.s32 	%r8, %r2, %r13;
	add.s32 	%r9, %r8, 4;
	// begin inline asm
	st.shared.f32 [%r8], %r10;
st.shared.f32 [%r9], %r11;
	// end inline asm
	cvt.u32.u16 	%r14, %rs2;
	cvt.u32.u64 	%r15, %rd4;
	div.u32 	%r16, %r14, %r15;
	cvt.u64.u32 	%rd71, %r16;
	shl.b64 	%rd43, %rd5, 15;
	shl.b64 	%rd13, %rd4, 3;
	add.s64 	%rd44, %rd43, %rd13;
	add.s64 	%rd45, %rd44, %rd42;
	add.s64 	%rd70, %rd39, %rd45;
	xor.b64  	%rd69, %rd42, 32760;
	mov.u64 	%rd72, %rd75;
$L__BB23_3:
	shr.u64 	%rd46, %rd69, 3;
	setp.gt.u64 	%p5, %rd46, %rd8;
	selp.b64 	%rd47, %rd70, 0, %p5;
	add.s64 	%rd20, %rd72, %rd8;
	ld.f32 	%f1, [%rd47];
	ld.u32 	%r18, [%rd47+4];
	// begin inline asm
	neg.ftz.f32 %r17, %r18;
	// end inline asm
	setp.lt.u64 	%p6, %rd20, 4096;
	@%p6 bra 	$L__BB23_5;
	bra.uni 	$L__BB23_4;
$L__BB23_5:
	setp.lt.u64 	%p1, %rd20, %rd72;
	mov.b32 	%f2, %r17;
	add.s64 	%rd52, %rd72, %rd4;
	selp.b64 	%rd72, 4096, %rd52, %p1;
	cvt.u32.u64 	%r23, %rd20;
	shl.b32 	%r24, %r23, 3;
	add.s32 	%r19, %r24, %r2;
	add.s32 	%r20, %r19, 4;
	mov.b32 	%r21, %f1;
	// begin inline asm
	st.shared.f32 [%r19], %r21;
st.shared.f32 [%r20], %r17;
	// end inline asm
	add.s64 	%rd71, %rd71, -1;
	add.s64 	%rd70, %rd70, %rd13;
	sub.s64 	%rd69, %rd69, %rd13;
	setp.ne.s64 	%p7, %rd71, 0;
	@%p7 bra 	$L__BB23_3;
	ld.global.nc.u64 	%rd53, [%rd1+16];
	ld.global.nc.u64 	%rd54, [%rd1+24];
	st.local.u64 	[%rd2], %rd53;
	st.local.u64 	[%rd2+8], %rd54;
	bar.sync 	0;
	{ // callseq 82, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd33;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd34;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 82
	mov.b32 	%r26, 1166016512;
	// begin inline asm
	rcp.approx.ftz.f32 %r35, %r26;
	// end inline asm
	mov.b32 	%f3, %r35;
	bar.sync 	0;
	xor.b32  	%r40, %r12, 4095;
	div.u32 	%r42, %r40, %r15;
	cvt.u64.u32 	%rd73, %r42;
	or.b16  	%rs3, %rs1, 6144;
	shl.b16 	%rs4, %rs1, 8;
	shr.u16 	%rs5, %rs3, 8;
	or.b16  	%rs6, %rs4, %rs5;
	and.b16  	%rs7, %rs6, 3851;
	shl.b16 	%rs8, %rs7, 4;
	shr.u16 	%rs9, %rs6, 4;
	and.b16  	%rs10, %rs9, 3841;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 13107;
	shl.b16 	%rs13, %rs12, 2;
	shr.u16 	%rs14, %rs11, 2;
	and.b16  	%rs15, %rs14, 13107;
	or.b16  	%rs16, %rs15, %rs13;
	and.b16  	%rs17, %rs16, 21845;
	shl.b16 	%rs18, %rs17, 1;
	shr.u16 	%rs19, %rs16, 1;
	and.b16  	%rs20, %rs19, 21845;
	or.b16  	%rs21, %rs20, %rs18;
	shr.u16 	%rs22, %rs21, 1;
	cvt.u32.u16 	%r43, %rs22;
	add.s32 	%r30, %r2, %r43;
	add.s32 	%r29, %r30, -4;
	// begin inline asm
	ld.shared.f32 %r34, [%r29];
ld.shared.f32 %r32, [%r30];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r37, %r32;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r33, %r34, %r35;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r37, %r35;
	// end inline asm
	st.u32 	[%rd9], %r33;
	st.u32 	[%rd9+4], %r36;
$L__BB23_7:
	sub.s64 	%rd57, %rd7, %rd74;
	shr.u64 	%rd58, %rd57, 3;
	setp.gt.u64 	%p8, %rd58, %rd8;
	add.s64 	%rd61, %rd74, %rd13;
	add.s64 	%rd62, %rd61, -8;
	selp.b64 	%rd74, %rd61, %rd7, %p8;
	selp.b64 	%rd63, %rd62, 0, %p8;
	add.s64 	%rd64, %rd75, %rd8;
	setp.lt.u64 	%p9, %rd64, %rd75;
	setp.gt.u64 	%p10, %rd64, 4095;
	add.s64 	%rd65, %rd64, 1;
	selp.b64 	%rd66, 4096, %rd65, %p10;
	selp.b64 	%rd75, 4096, %rd66, %p9;
	cvt.u16.u64 	%rs23, %rd64;
	and.b16  	%rs24, %rs23, 3840;
	xor.b16  	%rs25, %rs24, 6144;
	shl.b16 	%rs26, %rs23, 8;
	shr.u16 	%rs27, %rs25, 8;
	or.b16  	%rs28, %rs26, %rs27;
	and.b16  	%rs29, %rs28, 3855;
	shl.b16 	%rs30, %rs29, 4;
	shr.u16 	%rs31, %rs28, 4;
	and.b16  	%rs32, %rs31, 3841;
	or.b16  	%rs33, %rs32, %rs30;
	and.b16  	%rs34, %rs33, 13107;
	shl.b16 	%rs35, %rs34, 2;
	shr.u16 	%rs36, %rs33, 2;
	and.b16  	%rs37, %rs36, 13107;
	or.b16  	%rs38, %rs37, %rs35;
	and.b16  	%rs39, %rs38, 21845;
	shl.b16 	%rs40, %rs39, 1;
	shr.u16 	%rs41, %rs38, 1;
	and.b16  	%rs42, %rs41, 21845;
	or.b16  	%rs43, %rs42, %rs40;
	shr.u16 	%rs44, %rs43, 1;
	cvt.u32.u16 	%r56, %rs44;
	add.s32 	%r47, %r2, %r56;
	add.s32 	%r46, %r47, -4;
	// begin inline asm
	ld.shared.f32 %r44, [%r46];
ld.shared.f32 %r45, [%r47];
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r48, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r50, %r44, %r35;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r53, %r48, %r35;
	// end inline asm
	st.u32 	[%rd63], %r50;
	st.u32 	[%rd63+4], %r53;
	add.s64 	%rd73, %rd73, -1;
	setp.ne.s64 	%p11, %rd73, 0;
	@%p11 bra 	$L__BB23_7;
	ret;
$L__BB23_4:
	mov.u64 	%rd48, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd49, %rd48;
	mov.u64 	%rd50, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd51, %rd50;
	{ // callseq 81, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd49;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd51;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 81
$L__BB23_1:
	mov.u64 	%rd67, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_9;
	cvta.global.u64 	%rd68, %rd67;
	{ // callseq 83, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 83

}
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_3
)
{
	.reg .pred 	%p<63>;
	.reg .b32 	%r<399>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<180>;

	ld.param.u64 	%rd57, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_2];
	setp.eq.s64 	%p8, %rd57, 0;
	@%p8 bra 	$L__BB24_5;
	ld.param.u64 	%rd56, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_1];
	ld.param.u64 	%rd58, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_0];
	add.s64 	%rd1, %rd57, -1;
	setp.gt.u64 	%p9, %rd56, 63;
	ld.param.u64 	%rd59, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E_param_3];
	add.s64 	%rd60, %rd56, 1;
	selp.b64 	%rd61, 64, %rd60, %p9;
	ld.u64 	%rd62, [%rd58];
	ld.u64 	%rd63, [%rd58+8];
	ld.u32 	%r1, [%rd59];
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd2, %rd62, %rd64;
	setp.eq.s64 	%p10, %rd63, 0;
	selp.b64 	%rd3, 0, %rd62, %p10;
	selp.b64 	%rd65, 0, 8, %p10;
	add.s64 	%rd4, %rd62, %rd65;
	add.s64 	%rd66, %rd61, %rd1;
	setp.lt.u64 	%p11, %rd66, %rd61;
	setp.gt.u64 	%p12, %rd66, 63;
	or.pred  	%p1, %p11, %p12;
	mov.u64 	%rd7, 1;
	mov.u64 	%rd8, 7;
	bra.uni 	$L__BB24_2;
$L__BB24_32:
	shl.b64 	%rd7, %rd7, 1;
	bar.sync 	0;
	setp.gt.u64 	%p37, %rd8, 2;
	@%p37 bra 	$L__BB24_2;
	bra.uni 	$L__BB24_33;
$L__BB24_2:
	add.s64 	%rd8, %rd8, -1;
	@%p9 bra 	$L__BB24_32;
	cvt.u32.u64 	%r13, %rd8;
	shr.u64 	%rd69, %rd56, %r13;
	mov.u64 	%rd70, 1;
	shl.b64 	%rd27, %rd70, %r13;
	mov.u64 	%rd71, 2;
	shl.b64 	%rd28, %rd71, %r13;
	add.s64 	%rd29, %rd27, -1;
	and.b64  	%rd172, %rd29, %rd56;
	mul.lo.s64 	%rd72, %rd69, %rd28;
	add.s64 	%rd31, %rd172, %rd72;
	setp.lt.u64 	%p14, %rd31, 128;
	@%p14 bra 	$L__BB24_20;
	bra.uni 	$L__BB24_4;
$L__BB24_20:
	cvt.u32.u64 	%r18, %rd31;
	shl.b32 	%r19, %r18, 3;
	add.s32 	%r16, %r1, %r19;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	ld.shared.f32 %r14, [%r16];
ld.shared.f32 %r15, [%r17];
	// end inline asm
	add.s64 	%rd32, %rd31, %rd27;
	setp.lt.u64 	%p15, %rd32, 128;
	@%p15 bra 	$L__BB24_22;
	bra.uni 	$L__BB24_21;
$L__BB24_22:
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r22, %r1, %r25;
	add.s32 	%r23, %r22, 4;
	// begin inline asm
	ld.shared.f32 %r20, [%r22];
ld.shared.f32 %r21, [%r23];
	// end inline asm
	setp.eq.s64 	%p16, %rd172, 0;
	mov.u64 	%rd162, -1;
	mov.u64 	%rd177, %rd3;
	@%p16 bra 	$L__BB24_29;
	mul.lo.s64 	%rd176, %rd172, %rd7;
	mul.hi.u64 	%rd81, %rd172, %rd7;
	setp.eq.s64 	%p17, %rd81, 0;
	mov.u64 	%rd174, %rd4;
	@%p17 bra 	$L__BB24_28;
	mov.u64 	%rd173, %rd7;
	mov.u64 	%rd174, %rd4;
$L__BB24_25:
	setp.eq.s64 	%p18, %rd172, 0;
	@%p18 bra 	$L__BB24_55;
	setp.eq.s64 	%p19, %rd173, 0;
	@%p19 bra 	$L__BB24_56;
	div.u64 	%rd83, %rd162, %rd172;
	div.u64 	%rd84, %rd162, %rd173;
	mul.lo.s64 	%rd85, %rd83, %rd172;
	mul.lo.s64 	%rd86, %rd84, %rd173;
	setp.gt.u64 	%p20, %rd85, %rd86;
	max.u64 	%rd87, %rd85, %rd86;
	selp.b64 	%rd88, %rd83, 0, %p20;
	sub.s64 	%rd173, %rd173, %rd88;
	selp.b64 	%rd89, 0, %rd84, %p20;
	sub.s64 	%rd172, %rd172, %rd89;
	add.s64 	%rd90, %rd87, -1;
	sub.s64 	%rd91, %rd2, %rd174;
	shr.u64 	%rd92, %rd91, 3;
	setp.gt.u64 	%p21, %rd92, %rd90;
	shl.b64 	%rd93, %rd87, 3;
	add.s64 	%rd94, %rd174, %rd93;
	selp.b64 	%rd174, %rd94, %rd2, %p21;
	mul.lo.s64 	%rd176, %rd172, %rd173;
	mul.hi.u64 	%rd95, %rd172, %rd173;
	setp.ne.s64 	%p6, %rd95, 0;
	@%p6 bra 	$L__BB24_25;
$L__BB24_28:
	add.s64 	%rd96, %rd176, -1;
	sub.s64 	%rd97, %rd2, %rd174;
	shr.u64 	%rd98, %rd97, 3;
	setp.gt.u64 	%p22, %rd98, %rd96;
	shl.b64 	%rd99, %rd176, 3;
	add.s64 	%rd100, %rd174, %rd99;
	add.s64 	%rd101, %rd100, -8;
	selp.b64 	%rd177, %rd101, 0, %p22;
$L__BB24_29:
	setp.ne.s64 	%p23, %rd177, 0;
	@%p23 bra 	$L__BB24_31;
	bra.uni 	$L__BB24_30;
$L__BB24_31:
	mov.b32 	%f6, %r15;
	mov.b32 	%f5, %r14;
	mov.b32 	%f8, %r21;
	mov.b32 	%f7, %r20;
	// begin inline asm
	add.rn.ftz.f32 %r26, %r14, %r20;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r29, %r15, %r21;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r16], %r26;
st.shared.f32 [%r17], %r29;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r14, %r20;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r46, %r15, %r21;
	// end inline asm
	ld.u32 	%r56, [%rd177];
	ld.u32 	%r53, [%rd177+4];
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r43, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r46, %r53;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r48, %r42, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r43, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r54, %r46, %r56;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r57, %r51, %r54;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r22], %r48;
st.shared.f32 [%r23], %r57;
	// end inline asm
	mov.u64 	%rd9, %rd66;
	@%p1 bra 	$L__BB24_32;
$L__BB24_7:
	shr.u64 	%rd106, %rd9, %r13;
	and.b64  	%rd166, %rd9, %rd29;
	mul.lo.s64 	%rd107, %rd106, %rd28;
	add.s64 	%rd12, %rd107, %rd166;
	setp.lt.u64 	%p24, %rd12, 128;
	@%p24 bra 	$L__BB24_9;
	bra.uni 	$L__BB24_8;
$L__BB24_9:
	cvt.u32.u64 	%r69, %rd12;
	shl.b32 	%r70, %r69, 3;
	add.s32 	%r67, %r70, %r1;
	add.s32 	%r68, %r67, 4;
	// begin inline asm
	ld.shared.f32 %r65, [%r67];
ld.shared.f32 %r66, [%r68];
	// end inline asm
	add.s64 	%rd13, %rd12, %rd27;
	setp.lt.u64 	%p25, %rd13, 128;
	@%p25 bra 	$L__BB24_11;
	bra.uni 	$L__BB24_10;
$L__BB24_11:
	cvt.u32.u64 	%r75, %rd13;
	shl.b32 	%r76, %r75, 3;
	add.s32 	%r73, %r76, %r1;
	add.s32 	%r74, %r73, 4;
	// begin inline asm
	ld.shared.f32 %r71, [%r73];
ld.shared.f32 %r72, [%r74];
	// end inline asm
	setp.eq.s64 	%p26, %rd166, 0;
	mov.u64 	%rd171, %rd3;
	@%p26 bra 	$L__BB24_18;
	mul.lo.s64 	%rd170, %rd166, %rd7;
	mul.hi.u64 	%rd116, %rd166, %rd7;
	setp.eq.s64 	%p27, %rd116, 0;
	mov.u64 	%rd168, %rd4;
	@%p27 bra 	$L__BB24_17;
	mov.u64 	%rd167, %rd7;
	mov.u64 	%rd168, %rd4;
$L__BB24_14:
	setp.eq.s64 	%p28, %rd166, 0;
	@%p28 bra 	$L__BB24_53;
	setp.eq.s64 	%p29, %rd167, 0;
	@%p29 bra 	$L__BB24_54;
	div.u64 	%rd118, %rd162, %rd166;
	div.u64 	%rd119, %rd162, %rd167;
	mul.lo.s64 	%rd120, %rd118, %rd166;
	mul.lo.s64 	%rd121, %rd119, %rd167;
	setp.gt.u64 	%p30, %rd120, %rd121;
	max.u64 	%rd122, %rd120, %rd121;
	selp.b64 	%rd123, %rd118, 0, %p30;
	sub.s64 	%rd167, %rd167, %rd123;
	selp.b64 	%rd124, 0, %rd119, %p30;
	sub.s64 	%rd166, %rd166, %rd124;
	add.s64 	%rd125, %rd122, -1;
	sub.s64 	%rd126, %rd2, %rd168;
	shr.u64 	%rd127, %rd126, 3;
	setp.gt.u64 	%p31, %rd127, %rd125;
	shl.b64 	%rd128, %rd122, 3;
	add.s64 	%rd129, %rd168, %rd128;
	selp.b64 	%rd168, %rd129, %rd2, %p31;
	mul.lo.s64 	%rd170, %rd166, %rd167;
	mul.hi.u64 	%rd130, %rd166, %rd167;
	setp.ne.s64 	%p3, %rd130, 0;
	@%p3 bra 	$L__BB24_14;
$L__BB24_17:
	add.s64 	%rd131, %rd170, -1;
	sub.s64 	%rd132, %rd2, %rd168;
	shr.u64 	%rd133, %rd132, 3;
	setp.gt.u64 	%p32, %rd133, %rd131;
	shl.b64 	%rd134, %rd170, 3;
	add.s64 	%rd135, %rd168, %rd134;
	add.s64 	%rd136, %rd135, -8;
	selp.b64 	%rd171, %rd136, 0, %p32;
$L__BB24_18:
	setp.ne.s64 	%p33, %rd171, 0;
	@%p33 bra 	$L__BB24_6;
	bra.uni 	$L__BB24_19;
$L__BB24_6:
	add.s64 	%rd10, %rd9, 1;
	mov.b32 	%f2, %r66;
	mov.b32 	%f1, %r65;
	mov.b32 	%f4, %r72;
	mov.b32 	%f3, %r71;
	// begin inline asm
	add.rn.ftz.f32 %r77, %r65, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r67], %r77;
st.shared.f32 [%r68], %r80;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r94, %r65, %r71;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r97, %r66, %r72;
	// end inline asm
	ld.u32 	%r107, [%rd171];
	ld.u32 	%r104, [%rd171+4];
	// begin inline asm
	mul.rn.ftz.f32 %r93, %r94, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r96, %r97, %r104;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r99, %r93, %r96;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r94, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r97, %r107;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r73], %r99;
st.shared.f32 [%r74], %r108;
	// end inline asm
	add.s64 	%rd141, %rd10, %rd1;
	setp.lt.u64 	%p34, %rd141, %rd10;
	add.s64 	%rd9, %rd9, %rd57;
	setp.gt.u64 	%p35, %rd9, 63;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB24_32;
	bra.uni 	$L__BB24_7;
$L__BB24_33:
	@%p9 bra 	$L__BB24_34;
	and.b64  	%rd146, %rd56, 1;
	setp.eq.b64 	%p39, %rd146, 1;
	mov.pred 	%p40, 0;
	xor.pred  	%p41, %p39, %p40;
	cvt.u32.u64 	%r115, %rd56;
	shl.b32 	%r12, %r115, 4;
	@%p41 bra 	$L__BB24_36;
	add.s32 	%r151, %r1, %r12;
	add.s32 	%r152, %r151, 4;
	// begin inline asm
	ld.shared.f32 %r158, [%r151];
ld.shared.f32 %r161, [%r152];
	// end inline asm
	add.s32 	%r173, %r151, 16;
	add.s32 	%r174, %r151, 20;
	// begin inline asm
	ld.shared.f32 %r159, [%r173];
ld.shared.f32 %r162, [%r174];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r165, %r158, %r159;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r166, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r151], %r165;
st.shared.f32 [%r152], %r166;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r175, %r158, %r159;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r176, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r173], %r175;
st.shared.f32 [%r174], %r176;
	// end inline asm
	bra.uni 	$L__BB24_37;
$L__BB24_36:
	and.b32  	%r146, %r12, 992;
	add.s32 	%r147, %r1, %r146;
	add.s32 	%r130, %r147, 8;
	add.s32 	%r131, %r147, 12;
	// begin inline asm
	ld.shared.f32 %r125, [%r130];
ld.shared.f32 %r128, [%r131];
	// end inline asm
	or.b32  	%r148, %r12, 24;
	add.s32 	%r122, %r1, %r148;
	add.s32 	%r123, %r122, 4;
	// begin inline asm
	ld.shared.f32 %r126, [%r122];
ld.shared.f32 %r129, [%r123];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r132, %r125, %r126;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r133, %r128, %r129;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r130], %r132;
st.shared.f32 [%r131], %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r125, %r126;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r128, %r129;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r145, %r141;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r122], %r144;
st.shared.f32 [%r123], %r145;
	// end inline asm
$L__BB24_37:
	@%p1 bra 	$L__BB24_34;
	add.s64 	%rd46, %rd66, 1;
	and.b64  	%rd147, %rd66, 1;
	setp.eq.b64 	%p42, %rd147, 1;
	xor.pred  	%p44, %p42, %p40;
	not.pred 	%p45, %p44;
	cvt.u32.u64 	%r177, %rd66;
	shl.b32 	%r10, %r177, 4;
	@%p45 bra 	$L__BB24_40;
	bra.uni 	$L__BB24_39;
$L__BB24_40:
	add.s32 	%r213, %r1, %r10;
	add.s32 	%r214, %r213, 4;
	// begin inline asm
	ld.shared.f32 %r220, [%r213];
ld.shared.f32 %r223, [%r214];
	// end inline asm
	add.s32 	%r235, %r213, 16;
	add.s32 	%r236, %r213, 20;
	// begin inline asm
	ld.shared.f32 %r221, [%r235];
ld.shared.f32 %r224, [%r236];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r227, %r220, %r221;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r228, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r213], %r227;
st.shared.f32 [%r214], %r228;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r237, %r220, %r221;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r238, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r235], %r237;
st.shared.f32 [%r236], %r238;
	// end inline asm
	bra.uni 	$L__BB24_41;
$L__BB24_39:
	and.b32  	%r208, %r10, 992;
	add.s32 	%r209, %r1, %r208;
	add.s32 	%r192, %r209, 8;
	add.s32 	%r193, %r209, 12;
	// begin inline asm
	ld.shared.f32 %r187, [%r192];
ld.shared.f32 %r190, [%r193];
	// end inline asm
	or.b32  	%r210, %r10, 24;
	add.s32 	%r184, %r1, %r210;
	add.s32 	%r185, %r184, 4;
	// begin inline asm
	ld.shared.f32 %r188, [%r184];
ld.shared.f32 %r191, [%r185];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r194, %r187, %r188;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r195, %r190, %r191;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r192], %r194;
st.shared.f32 [%r193], %r195;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r187, %r188;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r206, %r190, %r191;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r207, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r184], %r206;
st.shared.f32 [%r185], %r207;
	// end inline asm
$L__BB24_41:
	add.s64 	%rd148, %rd46, %rd1;
	setp.lt.u64 	%p46, %rd148, %rd46;
	add.s64 	%rd178, %rd66, %rd57;
	setp.gt.u64 	%p47, %rd178, 63;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB24_34;
	bra.uni 	$L__BB24_42;
$L__BB24_34:
	bar.sync 	0;
	@%p9 bra 	$L__BB24_51;
	cvt.u32.u64 	%r329, %rd56;
	shl.b32 	%r330, %r329, 4;
	add.s32 	%r303, %r1, %r330;
	add.s32 	%r304, %r303, 4;
	// begin inline asm
	ld.shared.f32 %r310, [%r303];
ld.shared.f32 %r313, [%r304];
	// end inline asm
	add.s32 	%r307, %r303, 8;
	add.s32 	%r308, %r303, 12;
	// begin inline asm
	ld.shared.f32 %r311, [%r307];
ld.shared.f32 %r314, [%r308];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r309, %r310, %r311;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r312, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r303], %r309;
st.shared.f32 [%r304], %r312;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r319, %r310, %r311;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r322, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r307], %r319;
st.shared.f32 [%r308], %r322;
	// end inline asm
	@!%p1 bra 	$L__BB24_48;
	bra.uni 	$L__BB24_51;
$L__BB24_48:
	shl.b64 	%rd55, %rd66, 1;
	setp.gt.u64 	%p56, %rd55, 127;
	@%p56 bra 	$L__BB24_52;
	add.s64 	%rd54, %rd66, 1;
	cvt.u32.u64 	%r359, %rd55;
	shl.b32 	%r360, %r359, 3;
	add.s32 	%r333, %r1, %r360;
	add.s32 	%r334, %r333, 4;
	// begin inline asm
	ld.shared.f32 %r340, [%r333];
ld.shared.f32 %r343, [%r334];
	// end inline asm
	add.s32 	%r337, %r333, 8;
	add.s32 	%r338, %r333, 12;
	// begin inline asm
	ld.shared.f32 %r341, [%r337];
ld.shared.f32 %r344, [%r338];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r339, %r340, %r341;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r342, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r333], %r339;
st.shared.f32 [%r334], %r342;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r349, %r340, %r341;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r352, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r337], %r349;
st.shared.f32 [%r338], %r352;
	// end inline asm
	add.s64 	%rd155, %rd54, %rd1;
	setp.lt.u64 	%p57, %rd155, %rd54;
	add.s64 	%rd179, %rd66, %rd57;
	setp.gt.u64 	%p58, %rd179, 63;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB24_51;
$L__BB24_50:
	add.s64 	%rd156, %rd179, 1;
	cvt.u32.u64 	%r389, %rd179;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r363, %r390, %r1;
	add.s32 	%r364, %r363, 4;
	// begin inline asm
	ld.shared.f32 %r370, [%r363];
ld.shared.f32 %r373, [%r364];
	// end inline asm
	add.s32 	%r367, %r363, 8;
	add.s32 	%r368, %r363, 12;
	// begin inline asm
	ld.shared.f32 %r371, [%r367];
ld.shared.f32 %r374, [%r368];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r369, %r370, %r371;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r372, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r363], %r369;
st.shared.f32 [%r364], %r372;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r379, %r370, %r371;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r382, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r367], %r379;
st.shared.f32 [%r368], %r382;
	// end inline asm
	add.s64 	%rd157, %rd156, %rd1;
	setp.lt.u64 	%p60, %rd157, %rd156;
	add.s64 	%rd179, %rd179, %rd57;
	setp.gt.u64 	%p61, %rd179, 63;
	or.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB24_51;
	bra.uni 	$L__BB24_50;
$L__BB24_51:
	ret;
$L__BB24_44:
	and.b32  	%r270, %r11, 992;
	add.s32 	%r271, %r1, %r270;
	add.s32 	%r254, %r271, 8;
	add.s32 	%r255, %r271, 12;
	// begin inline asm
	ld.shared.f32 %r249, [%r254];
ld.shared.f32 %r252, [%r255];
	// end inline asm
	or.b32  	%r272, %r11, 24;
	add.s32 	%r246, %r272, %r1;
	add.s32 	%r247, %r246, 4;
	// begin inline asm
	ld.shared.f32 %r250, [%r246];
ld.shared.f32 %r253, [%r247];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r256, %r249, %r250;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r257, %r252, %r253;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r254], %r256;
st.shared.f32 [%r255], %r257;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r265, %r249, %r250;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r268, %r252, %r253;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r269, %r265;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r246], %r268;
st.shared.f32 [%r247], %r269;
	// end inline asm
$L__BB24_45:
	add.s64 	%rd49, %rd178, 1;
	add.s64 	%rd150, %rd49, %rd1;
	setp.lt.u64 	%p52, %rd150, %rd49;
	add.s64 	%rd178, %rd178, %rd57;
	setp.gt.u64 	%p53, %rd178, 63;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB24_34;
$L__BB24_42:
	and.b64  	%rd149, %rd178, 1;
	setp.eq.b64 	%p49, %rd149, 1;
	xor.pred  	%p51, %p49, %p40;
	cvt.u32.u64 	%r239, %rd178;
	shl.b32 	%r11, %r239, 4;
	@%p51 bra 	$L__BB24_44;
	add.s32 	%r275, %r11, %r1;
	add.s32 	%r276, %r275, 4;
	// begin inline asm
	ld.shared.f32 %r282, [%r275];
ld.shared.f32 %r285, [%r276];
	// end inline asm
	add.s32 	%r297, %r275, 16;
	add.s32 	%r298, %r275, 20;
	// begin inline asm
	ld.shared.f32 %r283, [%r297];
ld.shared.f32 %r286, [%r298];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r289, %r282, %r283;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r290, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r275], %r289;
st.shared.f32 [%r276], %r290;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r299, %r282, %r283;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r300, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r297], %r299;
st.shared.f32 [%r298], %r300;
	// end inline asm
	bra.uni 	$L__BB24_45;
$L__BB24_54:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 90, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 90
$L__BB24_53:
	mov.u64 	%rd139, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd140, %rd139;
	{ // callseq 91, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd140;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 91
$L__BB24_10:
	mov.u64 	%rd112, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd113, %rd112;
	mov.u64 	%rd114, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd115, %rd114;
	{ // callseq 89, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd113;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd115;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 89
$L__BB24_8:
	mov.u64 	%rd108, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd109, %rd108;
	mov.u64 	%rd110, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd111, %rd110;
	{ // callseq 88, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd111;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 88
$L__BB24_19:
	mov.u64 	%rd142, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd143, %rd142;
	{ // callseq 92, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 92
$L__BB24_55:
	mov.u64 	%rd104, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd105, %rd104;
	{ // callseq 87, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd105;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 87
$L__BB24_56:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 86, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 86
$L__BB24_30:
	mov.u64 	%rd144, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd145, %rd144;
	{ // callseq 93, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd145;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 93
$L__BB24_4:
	mov.u64 	%rd73, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd74, %rd73;
	mov.u64 	%rd75, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 84, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd76;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 84
$L__BB24_21:
	mov.u64 	%rd77, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd78, %rd77;
	mov.u64 	%rd79, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd80, %rd79;
	{ // callseq 85, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd80;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 85
$L__BB24_5:
	mov.u64 	%rd158, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_5;
	cvta.global.u64 	%rd159, %rd158;
	mov.u64 	%rd160, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_6;
	cvta.global.u64 	%rd161, %rd160;
	{ // callseq 95, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd161;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 95
$L__BB24_52:
	mov.u64 	%rd151, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd152, %rd151;
	mov.u64 	%rd153, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd154, %rd153;
	{ // callseq 94, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd154;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 94

}
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_3
)
{
	.reg .pred 	%p<63>;
	.reg .b32 	%r<399>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<180>;

	ld.param.u64 	%rd57, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_2];
	setp.eq.s64 	%p8, %rd57, 0;
	@%p8 bra 	$L__BB25_5;
	ld.param.u64 	%rd56, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_1];
	ld.param.u64 	%rd58, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_0];
	add.s64 	%rd1, %rd57, -1;
	setp.gt.u64 	%p9, %rd56, 2047;
	ld.param.u64 	%rd59, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E_param_3];
	add.s64 	%rd60, %rd56, 1;
	selp.b64 	%rd61, 2048, %rd60, %p9;
	ld.u64 	%rd62, [%rd58];
	ld.u64 	%rd63, [%rd58+8];
	ld.u32 	%r1, [%rd59];
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd2, %rd62, %rd64;
	setp.eq.s64 	%p10, %rd63, 0;
	selp.b64 	%rd3, 0, %rd62, %p10;
	selp.b64 	%rd65, 0, 8, %p10;
	add.s64 	%rd4, %rd62, %rd65;
	add.s64 	%rd66, %rd61, %rd1;
	setp.lt.u64 	%p11, %rd66, %rd61;
	setp.gt.u64 	%p12, %rd66, 2047;
	or.pred  	%p1, %p11, %p12;
	mov.u64 	%rd7, 1;
	mov.u64 	%rd8, 12;
	bra.uni 	$L__BB25_2;
$L__BB25_32:
	shl.b64 	%rd7, %rd7, 1;
	bar.sync 	0;
	setp.gt.u64 	%p37, %rd8, 2;
	@%p37 bra 	$L__BB25_2;
	bra.uni 	$L__BB25_33;
$L__BB25_2:
	add.s64 	%rd8, %rd8, -1;
	@%p9 bra 	$L__BB25_32;
	cvt.u32.u64 	%r13, %rd8;
	shr.u64 	%rd69, %rd56, %r13;
	mov.u64 	%rd70, 1;
	shl.b64 	%rd27, %rd70, %r13;
	mov.u64 	%rd71, 2;
	shl.b64 	%rd28, %rd71, %r13;
	add.s64 	%rd29, %rd27, -1;
	and.b64  	%rd172, %rd29, %rd56;
	mul.lo.s64 	%rd72, %rd69, %rd28;
	add.s64 	%rd31, %rd172, %rd72;
	setp.lt.u64 	%p14, %rd31, 4096;
	@%p14 bra 	$L__BB25_20;
	bra.uni 	$L__BB25_4;
$L__BB25_20:
	cvt.u32.u64 	%r18, %rd31;
	shl.b32 	%r19, %r18, 3;
	add.s32 	%r16, %r1, %r19;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	ld.shared.f32 %r14, [%r16];
ld.shared.f32 %r15, [%r17];
	// end inline asm
	add.s64 	%rd32, %rd31, %rd27;
	setp.lt.u64 	%p15, %rd32, 4096;
	@%p15 bra 	$L__BB25_22;
	bra.uni 	$L__BB25_21;
$L__BB25_22:
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r22, %r1, %r25;
	add.s32 	%r23, %r22, 4;
	// begin inline asm
	ld.shared.f32 %r20, [%r22];
ld.shared.f32 %r21, [%r23];
	// end inline asm
	setp.eq.s64 	%p16, %rd172, 0;
	mov.u64 	%rd162, -1;
	mov.u64 	%rd177, %rd3;
	@%p16 bra 	$L__BB25_29;
	mul.lo.s64 	%rd176, %rd172, %rd7;
	mul.hi.u64 	%rd81, %rd172, %rd7;
	setp.eq.s64 	%p17, %rd81, 0;
	mov.u64 	%rd174, %rd4;
	@%p17 bra 	$L__BB25_28;
	mov.u64 	%rd173, %rd7;
	mov.u64 	%rd174, %rd4;
$L__BB25_25:
	setp.eq.s64 	%p18, %rd172, 0;
	@%p18 bra 	$L__BB25_55;
	setp.eq.s64 	%p19, %rd173, 0;
	@%p19 bra 	$L__BB25_56;
	div.u64 	%rd83, %rd162, %rd172;
	div.u64 	%rd84, %rd162, %rd173;
	mul.lo.s64 	%rd85, %rd83, %rd172;
	mul.lo.s64 	%rd86, %rd84, %rd173;
	setp.gt.u64 	%p20, %rd85, %rd86;
	max.u64 	%rd87, %rd85, %rd86;
	selp.b64 	%rd88, %rd83, 0, %p20;
	sub.s64 	%rd173, %rd173, %rd88;
	selp.b64 	%rd89, 0, %rd84, %p20;
	sub.s64 	%rd172, %rd172, %rd89;
	add.s64 	%rd90, %rd87, -1;
	sub.s64 	%rd91, %rd2, %rd174;
	shr.u64 	%rd92, %rd91, 3;
	setp.gt.u64 	%p21, %rd92, %rd90;
	shl.b64 	%rd93, %rd87, 3;
	add.s64 	%rd94, %rd174, %rd93;
	selp.b64 	%rd174, %rd94, %rd2, %p21;
	mul.lo.s64 	%rd176, %rd172, %rd173;
	mul.hi.u64 	%rd95, %rd172, %rd173;
	setp.ne.s64 	%p6, %rd95, 0;
	@%p6 bra 	$L__BB25_25;
$L__BB25_28:
	add.s64 	%rd96, %rd176, -1;
	sub.s64 	%rd97, %rd2, %rd174;
	shr.u64 	%rd98, %rd97, 3;
	setp.gt.u64 	%p22, %rd98, %rd96;
	shl.b64 	%rd99, %rd176, 3;
	add.s64 	%rd100, %rd174, %rd99;
	add.s64 	%rd101, %rd100, -8;
	selp.b64 	%rd177, %rd101, 0, %p22;
$L__BB25_29:
	setp.ne.s64 	%p23, %rd177, 0;
	@%p23 bra 	$L__BB25_31;
	bra.uni 	$L__BB25_30;
$L__BB25_31:
	mov.b32 	%f6, %r15;
	mov.b32 	%f5, %r14;
	mov.b32 	%f8, %r21;
	mov.b32 	%f7, %r20;
	// begin inline asm
	add.rn.ftz.f32 %r26, %r14, %r20;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r29, %r15, %r21;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r16], %r26;
st.shared.f32 [%r17], %r29;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r14, %r20;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r46, %r15, %r21;
	// end inline asm
	ld.u32 	%r56, [%rd177];
	ld.u32 	%r53, [%rd177+4];
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r43, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r46, %r53;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r48, %r42, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r43, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r54, %r46, %r56;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r57, %r51, %r54;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r22], %r48;
st.shared.f32 [%r23], %r57;
	// end inline asm
	mov.u64 	%rd9, %rd66;
	@%p1 bra 	$L__BB25_32;
$L__BB25_7:
	shr.u64 	%rd106, %rd9, %r13;
	and.b64  	%rd166, %rd9, %rd29;
	mul.lo.s64 	%rd107, %rd106, %rd28;
	add.s64 	%rd12, %rd107, %rd166;
	setp.lt.u64 	%p24, %rd12, 4096;
	@%p24 bra 	$L__BB25_9;
	bra.uni 	$L__BB25_8;
$L__BB25_9:
	cvt.u32.u64 	%r69, %rd12;
	shl.b32 	%r70, %r69, 3;
	add.s32 	%r67, %r70, %r1;
	add.s32 	%r68, %r67, 4;
	// begin inline asm
	ld.shared.f32 %r65, [%r67];
ld.shared.f32 %r66, [%r68];
	// end inline asm
	add.s64 	%rd13, %rd12, %rd27;
	setp.lt.u64 	%p25, %rd13, 4096;
	@%p25 bra 	$L__BB25_11;
	bra.uni 	$L__BB25_10;
$L__BB25_11:
	cvt.u32.u64 	%r75, %rd13;
	shl.b32 	%r76, %r75, 3;
	add.s32 	%r73, %r76, %r1;
	add.s32 	%r74, %r73, 4;
	// begin inline asm
	ld.shared.f32 %r71, [%r73];
ld.shared.f32 %r72, [%r74];
	// end inline asm
	setp.eq.s64 	%p26, %rd166, 0;
	mov.u64 	%rd171, %rd3;
	@%p26 bra 	$L__BB25_18;
	mul.lo.s64 	%rd170, %rd166, %rd7;
	mul.hi.u64 	%rd116, %rd166, %rd7;
	setp.eq.s64 	%p27, %rd116, 0;
	mov.u64 	%rd168, %rd4;
	@%p27 bra 	$L__BB25_17;
	mov.u64 	%rd167, %rd7;
	mov.u64 	%rd168, %rd4;
$L__BB25_14:
	setp.eq.s64 	%p28, %rd166, 0;
	@%p28 bra 	$L__BB25_53;
	setp.eq.s64 	%p29, %rd167, 0;
	@%p29 bra 	$L__BB25_54;
	div.u64 	%rd118, %rd162, %rd166;
	div.u64 	%rd119, %rd162, %rd167;
	mul.lo.s64 	%rd120, %rd118, %rd166;
	mul.lo.s64 	%rd121, %rd119, %rd167;
	setp.gt.u64 	%p30, %rd120, %rd121;
	max.u64 	%rd122, %rd120, %rd121;
	selp.b64 	%rd123, %rd118, 0, %p30;
	sub.s64 	%rd167, %rd167, %rd123;
	selp.b64 	%rd124, 0, %rd119, %p30;
	sub.s64 	%rd166, %rd166, %rd124;
	add.s64 	%rd125, %rd122, -1;
	sub.s64 	%rd126, %rd2, %rd168;
	shr.u64 	%rd127, %rd126, 3;
	setp.gt.u64 	%p31, %rd127, %rd125;
	shl.b64 	%rd128, %rd122, 3;
	add.s64 	%rd129, %rd168, %rd128;
	selp.b64 	%rd168, %rd129, %rd2, %p31;
	mul.lo.s64 	%rd170, %rd166, %rd167;
	mul.hi.u64 	%rd130, %rd166, %rd167;
	setp.ne.s64 	%p3, %rd130, 0;
	@%p3 bra 	$L__BB25_14;
$L__BB25_17:
	add.s64 	%rd131, %rd170, -1;
	sub.s64 	%rd132, %rd2, %rd168;
	shr.u64 	%rd133, %rd132, 3;
	setp.gt.u64 	%p32, %rd133, %rd131;
	shl.b64 	%rd134, %rd170, 3;
	add.s64 	%rd135, %rd168, %rd134;
	add.s64 	%rd136, %rd135, -8;
	selp.b64 	%rd171, %rd136, 0, %p32;
$L__BB25_18:
	setp.ne.s64 	%p33, %rd171, 0;
	@%p33 bra 	$L__BB25_6;
	bra.uni 	$L__BB25_19;
$L__BB25_6:
	add.s64 	%rd10, %rd9, 1;
	mov.b32 	%f2, %r66;
	mov.b32 	%f1, %r65;
	mov.b32 	%f4, %r72;
	mov.b32 	%f3, %r71;
	// begin inline asm
	add.rn.ftz.f32 %r77, %r65, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r67], %r77;
st.shared.f32 [%r68], %r80;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r94, %r65, %r71;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r97, %r66, %r72;
	// end inline asm
	ld.u32 	%r107, [%rd171];
	ld.u32 	%r104, [%rd171+4];
	// begin inline asm
	mul.rn.ftz.f32 %r93, %r94, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r96, %r97, %r104;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r99, %r93, %r96;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r94, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r97, %r107;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r73], %r99;
st.shared.f32 [%r74], %r108;
	// end inline asm
	add.s64 	%rd141, %rd10, %rd1;
	setp.lt.u64 	%p34, %rd141, %rd10;
	add.s64 	%rd9, %rd9, %rd57;
	setp.gt.u64 	%p35, %rd9, 2047;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB25_32;
	bra.uni 	$L__BB25_7;
$L__BB25_33:
	@%p9 bra 	$L__BB25_34;
	and.b64  	%rd146, %rd56, 1;
	setp.eq.b64 	%p39, %rd146, 1;
	mov.pred 	%p40, 0;
	xor.pred  	%p41, %p39, %p40;
	cvt.u32.u64 	%r115, %rd56;
	shl.b32 	%r12, %r115, 4;
	@%p41 bra 	$L__BB25_36;
	add.s32 	%r151, %r1, %r12;
	add.s32 	%r152, %r151, 4;
	// begin inline asm
	ld.shared.f32 %r158, [%r151];
ld.shared.f32 %r161, [%r152];
	// end inline asm
	add.s32 	%r173, %r151, 16;
	add.s32 	%r174, %r151, 20;
	// begin inline asm
	ld.shared.f32 %r159, [%r173];
ld.shared.f32 %r162, [%r174];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r165, %r158, %r159;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r166, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r151], %r165;
st.shared.f32 [%r152], %r166;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r175, %r158, %r159;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r176, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r173], %r175;
st.shared.f32 [%r174], %r176;
	// end inline asm
	bra.uni 	$L__BB25_37;
$L__BB25_36:
	and.b32  	%r146, %r12, 32736;
	add.s32 	%r147, %r1, %r146;
	add.s32 	%r130, %r147, 8;
	add.s32 	%r131, %r147, 12;
	// begin inline asm
	ld.shared.f32 %r125, [%r130];
ld.shared.f32 %r128, [%r131];
	// end inline asm
	or.b32  	%r148, %r12, 24;
	add.s32 	%r122, %r1, %r148;
	add.s32 	%r123, %r122, 4;
	// begin inline asm
	ld.shared.f32 %r126, [%r122];
ld.shared.f32 %r129, [%r123];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r132, %r125, %r126;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r133, %r128, %r129;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r130], %r132;
st.shared.f32 [%r131], %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r125, %r126;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r128, %r129;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r145, %r141;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r122], %r144;
st.shared.f32 [%r123], %r145;
	// end inline asm
$L__BB25_37:
	@%p1 bra 	$L__BB25_34;
	add.s64 	%rd46, %rd66, 1;
	and.b64  	%rd147, %rd66, 1;
	setp.eq.b64 	%p42, %rd147, 1;
	xor.pred  	%p44, %p42, %p40;
	not.pred 	%p45, %p44;
	cvt.u32.u64 	%r177, %rd66;
	shl.b32 	%r10, %r177, 4;
	@%p45 bra 	$L__BB25_40;
	bra.uni 	$L__BB25_39;
$L__BB25_40:
	add.s32 	%r213, %r1, %r10;
	add.s32 	%r214, %r213, 4;
	// begin inline asm
	ld.shared.f32 %r220, [%r213];
ld.shared.f32 %r223, [%r214];
	// end inline asm
	add.s32 	%r235, %r213, 16;
	add.s32 	%r236, %r213, 20;
	// begin inline asm
	ld.shared.f32 %r221, [%r235];
ld.shared.f32 %r224, [%r236];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r227, %r220, %r221;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r228, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r213], %r227;
st.shared.f32 [%r214], %r228;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r237, %r220, %r221;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r238, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r235], %r237;
st.shared.f32 [%r236], %r238;
	// end inline asm
	bra.uni 	$L__BB25_41;
$L__BB25_39:
	and.b32  	%r208, %r10, 32736;
	add.s32 	%r209, %r1, %r208;
	add.s32 	%r192, %r209, 8;
	add.s32 	%r193, %r209, 12;
	// begin inline asm
	ld.shared.f32 %r187, [%r192];
ld.shared.f32 %r190, [%r193];
	// end inline asm
	or.b32  	%r210, %r10, 24;
	add.s32 	%r184, %r1, %r210;
	add.s32 	%r185, %r184, 4;
	// begin inline asm
	ld.shared.f32 %r188, [%r184];
ld.shared.f32 %r191, [%r185];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r194, %r187, %r188;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r195, %r190, %r191;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r192], %r194;
st.shared.f32 [%r193], %r195;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r187, %r188;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r206, %r190, %r191;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r207, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r184], %r206;
st.shared.f32 [%r185], %r207;
	// end inline asm
$L__BB25_41:
	add.s64 	%rd148, %rd46, %rd1;
	setp.lt.u64 	%p46, %rd148, %rd46;
	add.s64 	%rd178, %rd66, %rd57;
	setp.gt.u64 	%p47, %rd178, 2047;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB25_34;
	bra.uni 	$L__BB25_42;
$L__BB25_34:
	bar.sync 	0;
	@%p9 bra 	$L__BB25_51;
	cvt.u32.u64 	%r329, %rd56;
	shl.b32 	%r330, %r329, 4;
	add.s32 	%r303, %r1, %r330;
	add.s32 	%r304, %r303, 4;
	// begin inline asm
	ld.shared.f32 %r310, [%r303];
ld.shared.f32 %r313, [%r304];
	// end inline asm
	add.s32 	%r307, %r303, 8;
	add.s32 	%r308, %r303, 12;
	// begin inline asm
	ld.shared.f32 %r311, [%r307];
ld.shared.f32 %r314, [%r308];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r309, %r310, %r311;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r312, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r303], %r309;
st.shared.f32 [%r304], %r312;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r319, %r310, %r311;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r322, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r307], %r319;
st.shared.f32 [%r308], %r322;
	// end inline asm
	@!%p1 bra 	$L__BB25_48;
	bra.uni 	$L__BB25_51;
$L__BB25_48:
	shl.b64 	%rd55, %rd66, 1;
	setp.gt.u64 	%p56, %rd55, 4095;
	@%p56 bra 	$L__BB25_52;
	add.s64 	%rd54, %rd66, 1;
	cvt.u32.u64 	%r359, %rd55;
	shl.b32 	%r360, %r359, 3;
	add.s32 	%r333, %r1, %r360;
	add.s32 	%r334, %r333, 4;
	// begin inline asm
	ld.shared.f32 %r340, [%r333];
ld.shared.f32 %r343, [%r334];
	// end inline asm
	add.s32 	%r337, %r333, 8;
	add.s32 	%r338, %r333, 12;
	// begin inline asm
	ld.shared.f32 %r341, [%r337];
ld.shared.f32 %r344, [%r338];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r339, %r340, %r341;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r342, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r333], %r339;
st.shared.f32 [%r334], %r342;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r349, %r340, %r341;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r352, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r337], %r349;
st.shared.f32 [%r338], %r352;
	// end inline asm
	add.s64 	%rd155, %rd54, %rd1;
	setp.lt.u64 	%p57, %rd155, %rd54;
	add.s64 	%rd179, %rd66, %rd57;
	setp.gt.u64 	%p58, %rd179, 2047;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB25_51;
$L__BB25_50:
	add.s64 	%rd156, %rd179, 1;
	cvt.u32.u64 	%r389, %rd179;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r363, %r390, %r1;
	add.s32 	%r364, %r363, 4;
	// begin inline asm
	ld.shared.f32 %r370, [%r363];
ld.shared.f32 %r373, [%r364];
	// end inline asm
	add.s32 	%r367, %r363, 8;
	add.s32 	%r368, %r363, 12;
	// begin inline asm
	ld.shared.f32 %r371, [%r367];
ld.shared.f32 %r374, [%r368];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r369, %r370, %r371;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r372, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r363], %r369;
st.shared.f32 [%r364], %r372;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r379, %r370, %r371;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r382, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r367], %r379;
st.shared.f32 [%r368], %r382;
	// end inline asm
	add.s64 	%rd157, %rd156, %rd1;
	setp.lt.u64 	%p60, %rd157, %rd156;
	add.s64 	%rd179, %rd179, %rd57;
	setp.gt.u64 	%p61, %rd179, 2047;
	or.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB25_51;
	bra.uni 	$L__BB25_50;
$L__BB25_51:
	ret;
$L__BB25_44:
	and.b32  	%r270, %r11, 32736;
	add.s32 	%r271, %r1, %r270;
	add.s32 	%r254, %r271, 8;
	add.s32 	%r255, %r271, 12;
	// begin inline asm
	ld.shared.f32 %r249, [%r254];
ld.shared.f32 %r252, [%r255];
	// end inline asm
	or.b32  	%r272, %r11, 24;
	add.s32 	%r246, %r272, %r1;
	add.s32 	%r247, %r246, 4;
	// begin inline asm
	ld.shared.f32 %r250, [%r246];
ld.shared.f32 %r253, [%r247];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r256, %r249, %r250;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r257, %r252, %r253;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r254], %r256;
st.shared.f32 [%r255], %r257;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r265, %r249, %r250;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r268, %r252, %r253;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r269, %r265;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r246], %r268;
st.shared.f32 [%r247], %r269;
	// end inline asm
$L__BB25_45:
	add.s64 	%rd49, %rd178, 1;
	add.s64 	%rd150, %rd49, %rd1;
	setp.lt.u64 	%p52, %rd150, %rd49;
	add.s64 	%rd178, %rd178, %rd57;
	setp.gt.u64 	%p53, %rd178, 2047;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB25_34;
$L__BB25_42:
	and.b64  	%rd149, %rd178, 1;
	setp.eq.b64 	%p49, %rd149, 1;
	xor.pred  	%p51, %p49, %p40;
	cvt.u32.u64 	%r239, %rd178;
	shl.b32 	%r11, %r239, 4;
	@%p51 bra 	$L__BB25_44;
	add.s32 	%r275, %r11, %r1;
	add.s32 	%r276, %r275, 4;
	// begin inline asm
	ld.shared.f32 %r282, [%r275];
ld.shared.f32 %r285, [%r276];
	// end inline asm
	add.s32 	%r297, %r275, 16;
	add.s32 	%r298, %r275, 20;
	// begin inline asm
	ld.shared.f32 %r283, [%r297];
ld.shared.f32 %r286, [%r298];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r289, %r282, %r283;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r290, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r275], %r289;
st.shared.f32 [%r276], %r290;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r299, %r282, %r283;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r300, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r297], %r299;
st.shared.f32 [%r298], %r300;
	// end inline asm
	bra.uni 	$L__BB25_45;
$L__BB25_54:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 102, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 102
$L__BB25_53:
	mov.u64 	%rd139, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd140, %rd139;
	{ // callseq 103, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd140;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 103
$L__BB25_10:
	mov.u64 	%rd112, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd113, %rd112;
	mov.u64 	%rd114, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd115, %rd114;
	{ // callseq 101, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd113;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd115;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 101
$L__BB25_8:
	mov.u64 	%rd108, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd109, %rd108;
	mov.u64 	%rd110, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd111, %rd110;
	{ // callseq 100, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd111;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 100
$L__BB25_19:
	mov.u64 	%rd142, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd143, %rd142;
	{ // callseq 104, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 104
$L__BB25_55:
	mov.u64 	%rd104, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd105, %rd104;
	{ // callseq 99, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd105;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 99
$L__BB25_56:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 98, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 98
$L__BB25_30:
	mov.u64 	%rd144, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd145, %rd144;
	{ // callseq 105, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd145;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 105
$L__BB25_4:
	mov.u64 	%rd73, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd74, %rd73;
	mov.u64 	%rd75, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 96, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd76;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 96
$L__BB25_21:
	mov.u64 	%rd77, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd78, %rd77;
	mov.u64 	%rd79, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd80, %rd79;
	{ // callseq 97, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd80;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 97
$L__BB25_5:
	mov.u64 	%rd158, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_5;
	cvta.global.u64 	%rd159, %rd158;
	mov.u64 	%rd160, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_6;
	cvta.global.u64 	%rd161, %rd160;
	{ // callseq 107, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd161;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 107
$L__BB25_52:
	mov.u64 	%rd151, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd152, %rd151;
	mov.u64 	%rd153, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd154, %rd153;
	{ // callseq 106, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd154;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 106

}
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_3
)
{
	.reg .pred 	%p<63>;
	.reg .b32 	%r<399>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<180>;

	ld.param.u64 	%rd57, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_2];
	setp.eq.s64 	%p8, %rd57, 0;
	@%p8 bra 	$L__BB26_5;
	ld.param.u64 	%rd56, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_1];
	ld.param.u64 	%rd58, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_0];
	add.s64 	%rd1, %rd57, -1;
	setp.gt.u64 	%p9, %rd56, 1023;
	ld.param.u64 	%rd59, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E_param_3];
	add.s64 	%rd60, %rd56, 1;
	selp.b64 	%rd61, 1024, %rd60, %p9;
	ld.u64 	%rd62, [%rd58];
	ld.u64 	%rd63, [%rd58+8];
	ld.u32 	%r1, [%rd59];
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd2, %rd62, %rd64;
	setp.eq.s64 	%p10, %rd63, 0;
	selp.b64 	%rd3, 0, %rd62, %p10;
	selp.b64 	%rd65, 0, 8, %p10;
	add.s64 	%rd4, %rd62, %rd65;
	add.s64 	%rd66, %rd61, %rd1;
	setp.lt.u64 	%p11, %rd66, %rd61;
	setp.gt.u64 	%p12, %rd66, 1023;
	or.pred  	%p1, %p11, %p12;
	mov.u64 	%rd7, 1;
	mov.u64 	%rd8, 11;
	bra.uni 	$L__BB26_2;
$L__BB26_32:
	shl.b64 	%rd7, %rd7, 1;
	bar.sync 	0;
	setp.gt.u64 	%p37, %rd8, 2;
	@%p37 bra 	$L__BB26_2;
	bra.uni 	$L__BB26_33;
$L__BB26_2:
	add.s64 	%rd8, %rd8, -1;
	@%p9 bra 	$L__BB26_32;
	cvt.u32.u64 	%r13, %rd8;
	shr.u64 	%rd69, %rd56, %r13;
	mov.u64 	%rd70, 1;
	shl.b64 	%rd27, %rd70, %r13;
	mov.u64 	%rd71, 2;
	shl.b64 	%rd28, %rd71, %r13;
	add.s64 	%rd29, %rd27, -1;
	and.b64  	%rd172, %rd29, %rd56;
	mul.lo.s64 	%rd72, %rd69, %rd28;
	add.s64 	%rd31, %rd172, %rd72;
	setp.lt.u64 	%p14, %rd31, 2048;
	@%p14 bra 	$L__BB26_20;
	bra.uni 	$L__BB26_4;
$L__BB26_20:
	cvt.u32.u64 	%r18, %rd31;
	shl.b32 	%r19, %r18, 3;
	add.s32 	%r16, %r1, %r19;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	ld.shared.f32 %r14, [%r16];
ld.shared.f32 %r15, [%r17];
	// end inline asm
	add.s64 	%rd32, %rd31, %rd27;
	setp.lt.u64 	%p15, %rd32, 2048;
	@%p15 bra 	$L__BB26_22;
	bra.uni 	$L__BB26_21;
$L__BB26_22:
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r22, %r1, %r25;
	add.s32 	%r23, %r22, 4;
	// begin inline asm
	ld.shared.f32 %r20, [%r22];
ld.shared.f32 %r21, [%r23];
	// end inline asm
	setp.eq.s64 	%p16, %rd172, 0;
	mov.u64 	%rd162, -1;
	mov.u64 	%rd177, %rd3;
	@%p16 bra 	$L__BB26_29;
	mul.lo.s64 	%rd176, %rd172, %rd7;
	mul.hi.u64 	%rd81, %rd172, %rd7;
	setp.eq.s64 	%p17, %rd81, 0;
	mov.u64 	%rd174, %rd4;
	@%p17 bra 	$L__BB26_28;
	mov.u64 	%rd173, %rd7;
	mov.u64 	%rd174, %rd4;
$L__BB26_25:
	setp.eq.s64 	%p18, %rd172, 0;
	@%p18 bra 	$L__BB26_55;
	setp.eq.s64 	%p19, %rd173, 0;
	@%p19 bra 	$L__BB26_56;
	div.u64 	%rd83, %rd162, %rd172;
	div.u64 	%rd84, %rd162, %rd173;
	mul.lo.s64 	%rd85, %rd83, %rd172;
	mul.lo.s64 	%rd86, %rd84, %rd173;
	setp.gt.u64 	%p20, %rd85, %rd86;
	max.u64 	%rd87, %rd85, %rd86;
	selp.b64 	%rd88, %rd83, 0, %p20;
	sub.s64 	%rd173, %rd173, %rd88;
	selp.b64 	%rd89, 0, %rd84, %p20;
	sub.s64 	%rd172, %rd172, %rd89;
	add.s64 	%rd90, %rd87, -1;
	sub.s64 	%rd91, %rd2, %rd174;
	shr.u64 	%rd92, %rd91, 3;
	setp.gt.u64 	%p21, %rd92, %rd90;
	shl.b64 	%rd93, %rd87, 3;
	add.s64 	%rd94, %rd174, %rd93;
	selp.b64 	%rd174, %rd94, %rd2, %p21;
	mul.lo.s64 	%rd176, %rd172, %rd173;
	mul.hi.u64 	%rd95, %rd172, %rd173;
	setp.ne.s64 	%p6, %rd95, 0;
	@%p6 bra 	$L__BB26_25;
$L__BB26_28:
	add.s64 	%rd96, %rd176, -1;
	sub.s64 	%rd97, %rd2, %rd174;
	shr.u64 	%rd98, %rd97, 3;
	setp.gt.u64 	%p22, %rd98, %rd96;
	shl.b64 	%rd99, %rd176, 3;
	add.s64 	%rd100, %rd174, %rd99;
	add.s64 	%rd101, %rd100, -8;
	selp.b64 	%rd177, %rd101, 0, %p22;
$L__BB26_29:
	setp.ne.s64 	%p23, %rd177, 0;
	@%p23 bra 	$L__BB26_31;
	bra.uni 	$L__BB26_30;
$L__BB26_31:
	mov.b32 	%f6, %r15;
	mov.b32 	%f5, %r14;
	mov.b32 	%f8, %r21;
	mov.b32 	%f7, %r20;
	// begin inline asm
	add.rn.ftz.f32 %r26, %r14, %r20;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r29, %r15, %r21;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r16], %r26;
st.shared.f32 [%r17], %r29;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r14, %r20;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r46, %r15, %r21;
	// end inline asm
	ld.u32 	%r56, [%rd177];
	ld.u32 	%r53, [%rd177+4];
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r43, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r46, %r53;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r48, %r42, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r43, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r54, %r46, %r56;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r57, %r51, %r54;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r22], %r48;
st.shared.f32 [%r23], %r57;
	// end inline asm
	mov.u64 	%rd9, %rd66;
	@%p1 bra 	$L__BB26_32;
$L__BB26_7:
	shr.u64 	%rd106, %rd9, %r13;
	and.b64  	%rd166, %rd9, %rd29;
	mul.lo.s64 	%rd107, %rd106, %rd28;
	add.s64 	%rd12, %rd107, %rd166;
	setp.lt.u64 	%p24, %rd12, 2048;
	@%p24 bra 	$L__BB26_9;
	bra.uni 	$L__BB26_8;
$L__BB26_9:
	cvt.u32.u64 	%r69, %rd12;
	shl.b32 	%r70, %r69, 3;
	add.s32 	%r67, %r70, %r1;
	add.s32 	%r68, %r67, 4;
	// begin inline asm
	ld.shared.f32 %r65, [%r67];
ld.shared.f32 %r66, [%r68];
	// end inline asm
	add.s64 	%rd13, %rd12, %rd27;
	setp.lt.u64 	%p25, %rd13, 2048;
	@%p25 bra 	$L__BB26_11;
	bra.uni 	$L__BB26_10;
$L__BB26_11:
	cvt.u32.u64 	%r75, %rd13;
	shl.b32 	%r76, %r75, 3;
	add.s32 	%r73, %r76, %r1;
	add.s32 	%r74, %r73, 4;
	// begin inline asm
	ld.shared.f32 %r71, [%r73];
ld.shared.f32 %r72, [%r74];
	// end inline asm
	setp.eq.s64 	%p26, %rd166, 0;
	mov.u64 	%rd171, %rd3;
	@%p26 bra 	$L__BB26_18;
	mul.lo.s64 	%rd170, %rd166, %rd7;
	mul.hi.u64 	%rd116, %rd166, %rd7;
	setp.eq.s64 	%p27, %rd116, 0;
	mov.u64 	%rd168, %rd4;
	@%p27 bra 	$L__BB26_17;
	mov.u64 	%rd167, %rd7;
	mov.u64 	%rd168, %rd4;
$L__BB26_14:
	setp.eq.s64 	%p28, %rd166, 0;
	@%p28 bra 	$L__BB26_53;
	setp.eq.s64 	%p29, %rd167, 0;
	@%p29 bra 	$L__BB26_54;
	div.u64 	%rd118, %rd162, %rd166;
	div.u64 	%rd119, %rd162, %rd167;
	mul.lo.s64 	%rd120, %rd118, %rd166;
	mul.lo.s64 	%rd121, %rd119, %rd167;
	setp.gt.u64 	%p30, %rd120, %rd121;
	max.u64 	%rd122, %rd120, %rd121;
	selp.b64 	%rd123, %rd118, 0, %p30;
	sub.s64 	%rd167, %rd167, %rd123;
	selp.b64 	%rd124, 0, %rd119, %p30;
	sub.s64 	%rd166, %rd166, %rd124;
	add.s64 	%rd125, %rd122, -1;
	sub.s64 	%rd126, %rd2, %rd168;
	shr.u64 	%rd127, %rd126, 3;
	setp.gt.u64 	%p31, %rd127, %rd125;
	shl.b64 	%rd128, %rd122, 3;
	add.s64 	%rd129, %rd168, %rd128;
	selp.b64 	%rd168, %rd129, %rd2, %p31;
	mul.lo.s64 	%rd170, %rd166, %rd167;
	mul.hi.u64 	%rd130, %rd166, %rd167;
	setp.ne.s64 	%p3, %rd130, 0;
	@%p3 bra 	$L__BB26_14;
$L__BB26_17:
	add.s64 	%rd131, %rd170, -1;
	sub.s64 	%rd132, %rd2, %rd168;
	shr.u64 	%rd133, %rd132, 3;
	setp.gt.u64 	%p32, %rd133, %rd131;
	shl.b64 	%rd134, %rd170, 3;
	add.s64 	%rd135, %rd168, %rd134;
	add.s64 	%rd136, %rd135, -8;
	selp.b64 	%rd171, %rd136, 0, %p32;
$L__BB26_18:
	setp.ne.s64 	%p33, %rd171, 0;
	@%p33 bra 	$L__BB26_6;
	bra.uni 	$L__BB26_19;
$L__BB26_6:
	add.s64 	%rd10, %rd9, 1;
	mov.b32 	%f2, %r66;
	mov.b32 	%f1, %r65;
	mov.b32 	%f4, %r72;
	mov.b32 	%f3, %r71;
	// begin inline asm
	add.rn.ftz.f32 %r77, %r65, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r67], %r77;
st.shared.f32 [%r68], %r80;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r94, %r65, %r71;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r97, %r66, %r72;
	// end inline asm
	ld.u32 	%r107, [%rd171];
	ld.u32 	%r104, [%rd171+4];
	// begin inline asm
	mul.rn.ftz.f32 %r93, %r94, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r96, %r97, %r104;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r99, %r93, %r96;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r94, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r97, %r107;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r73], %r99;
st.shared.f32 [%r74], %r108;
	// end inline asm
	add.s64 	%rd141, %rd10, %rd1;
	setp.lt.u64 	%p34, %rd141, %rd10;
	add.s64 	%rd9, %rd9, %rd57;
	setp.gt.u64 	%p35, %rd9, 1023;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB26_32;
	bra.uni 	$L__BB26_7;
$L__BB26_33:
	@%p9 bra 	$L__BB26_34;
	and.b64  	%rd146, %rd56, 1;
	setp.eq.b64 	%p39, %rd146, 1;
	mov.pred 	%p40, 0;
	xor.pred  	%p41, %p39, %p40;
	cvt.u32.u64 	%r115, %rd56;
	shl.b32 	%r12, %r115, 4;
	@%p41 bra 	$L__BB26_36;
	add.s32 	%r151, %r1, %r12;
	add.s32 	%r152, %r151, 4;
	// begin inline asm
	ld.shared.f32 %r158, [%r151];
ld.shared.f32 %r161, [%r152];
	// end inline asm
	add.s32 	%r173, %r151, 16;
	add.s32 	%r174, %r151, 20;
	// begin inline asm
	ld.shared.f32 %r159, [%r173];
ld.shared.f32 %r162, [%r174];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r165, %r158, %r159;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r166, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r151], %r165;
st.shared.f32 [%r152], %r166;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r175, %r158, %r159;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r176, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r173], %r175;
st.shared.f32 [%r174], %r176;
	// end inline asm
	bra.uni 	$L__BB26_37;
$L__BB26_36:
	and.b32  	%r146, %r12, 16352;
	add.s32 	%r147, %r1, %r146;
	add.s32 	%r130, %r147, 8;
	add.s32 	%r131, %r147, 12;
	// begin inline asm
	ld.shared.f32 %r125, [%r130];
ld.shared.f32 %r128, [%r131];
	// end inline asm
	or.b32  	%r148, %r12, 24;
	add.s32 	%r122, %r1, %r148;
	add.s32 	%r123, %r122, 4;
	// begin inline asm
	ld.shared.f32 %r126, [%r122];
ld.shared.f32 %r129, [%r123];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r132, %r125, %r126;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r133, %r128, %r129;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r130], %r132;
st.shared.f32 [%r131], %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r125, %r126;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r128, %r129;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r145, %r141;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r122], %r144;
st.shared.f32 [%r123], %r145;
	// end inline asm
$L__BB26_37:
	@%p1 bra 	$L__BB26_34;
	add.s64 	%rd46, %rd66, 1;
	and.b64  	%rd147, %rd66, 1;
	setp.eq.b64 	%p42, %rd147, 1;
	xor.pred  	%p44, %p42, %p40;
	not.pred 	%p45, %p44;
	cvt.u32.u64 	%r177, %rd66;
	shl.b32 	%r10, %r177, 4;
	@%p45 bra 	$L__BB26_40;
	bra.uni 	$L__BB26_39;
$L__BB26_40:
	add.s32 	%r213, %r1, %r10;
	add.s32 	%r214, %r213, 4;
	// begin inline asm
	ld.shared.f32 %r220, [%r213];
ld.shared.f32 %r223, [%r214];
	// end inline asm
	add.s32 	%r235, %r213, 16;
	add.s32 	%r236, %r213, 20;
	// begin inline asm
	ld.shared.f32 %r221, [%r235];
ld.shared.f32 %r224, [%r236];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r227, %r220, %r221;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r228, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r213], %r227;
st.shared.f32 [%r214], %r228;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r237, %r220, %r221;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r238, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r235], %r237;
st.shared.f32 [%r236], %r238;
	// end inline asm
	bra.uni 	$L__BB26_41;
$L__BB26_39:
	and.b32  	%r208, %r10, 16352;
	add.s32 	%r209, %r1, %r208;
	add.s32 	%r192, %r209, 8;
	add.s32 	%r193, %r209, 12;
	// begin inline asm
	ld.shared.f32 %r187, [%r192];
ld.shared.f32 %r190, [%r193];
	// end inline asm
	or.b32  	%r210, %r10, 24;
	add.s32 	%r184, %r1, %r210;
	add.s32 	%r185, %r184, 4;
	// begin inline asm
	ld.shared.f32 %r188, [%r184];
ld.shared.f32 %r191, [%r185];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r194, %r187, %r188;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r195, %r190, %r191;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r192], %r194;
st.shared.f32 [%r193], %r195;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r187, %r188;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r206, %r190, %r191;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r207, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r184], %r206;
st.shared.f32 [%r185], %r207;
	// end inline asm
$L__BB26_41:
	add.s64 	%rd148, %rd46, %rd1;
	setp.lt.u64 	%p46, %rd148, %rd46;
	add.s64 	%rd178, %rd66, %rd57;
	setp.gt.u64 	%p47, %rd178, 1023;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB26_34;
	bra.uni 	$L__BB26_42;
$L__BB26_34:
	bar.sync 	0;
	@%p9 bra 	$L__BB26_51;
	cvt.u32.u64 	%r329, %rd56;
	shl.b32 	%r330, %r329, 4;
	add.s32 	%r303, %r1, %r330;
	add.s32 	%r304, %r303, 4;
	// begin inline asm
	ld.shared.f32 %r310, [%r303];
ld.shared.f32 %r313, [%r304];
	// end inline asm
	add.s32 	%r307, %r303, 8;
	add.s32 	%r308, %r303, 12;
	// begin inline asm
	ld.shared.f32 %r311, [%r307];
ld.shared.f32 %r314, [%r308];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r309, %r310, %r311;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r312, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r303], %r309;
st.shared.f32 [%r304], %r312;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r319, %r310, %r311;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r322, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r307], %r319;
st.shared.f32 [%r308], %r322;
	// end inline asm
	@!%p1 bra 	$L__BB26_48;
	bra.uni 	$L__BB26_51;
$L__BB26_48:
	shl.b64 	%rd55, %rd66, 1;
	setp.gt.u64 	%p56, %rd55, 2047;
	@%p56 bra 	$L__BB26_52;
	add.s64 	%rd54, %rd66, 1;
	cvt.u32.u64 	%r359, %rd55;
	shl.b32 	%r360, %r359, 3;
	add.s32 	%r333, %r1, %r360;
	add.s32 	%r334, %r333, 4;
	// begin inline asm
	ld.shared.f32 %r340, [%r333];
ld.shared.f32 %r343, [%r334];
	// end inline asm
	add.s32 	%r337, %r333, 8;
	add.s32 	%r338, %r333, 12;
	// begin inline asm
	ld.shared.f32 %r341, [%r337];
ld.shared.f32 %r344, [%r338];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r339, %r340, %r341;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r342, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r333], %r339;
st.shared.f32 [%r334], %r342;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r349, %r340, %r341;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r352, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r337], %r349;
st.shared.f32 [%r338], %r352;
	// end inline asm
	add.s64 	%rd155, %rd54, %rd1;
	setp.lt.u64 	%p57, %rd155, %rd54;
	add.s64 	%rd179, %rd66, %rd57;
	setp.gt.u64 	%p58, %rd179, 1023;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB26_51;
$L__BB26_50:
	add.s64 	%rd156, %rd179, 1;
	cvt.u32.u64 	%r389, %rd179;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r363, %r390, %r1;
	add.s32 	%r364, %r363, 4;
	// begin inline asm
	ld.shared.f32 %r370, [%r363];
ld.shared.f32 %r373, [%r364];
	// end inline asm
	add.s32 	%r367, %r363, 8;
	add.s32 	%r368, %r363, 12;
	// begin inline asm
	ld.shared.f32 %r371, [%r367];
ld.shared.f32 %r374, [%r368];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r369, %r370, %r371;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r372, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r363], %r369;
st.shared.f32 [%r364], %r372;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r379, %r370, %r371;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r382, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r367], %r379;
st.shared.f32 [%r368], %r382;
	// end inline asm
	add.s64 	%rd157, %rd156, %rd1;
	setp.lt.u64 	%p60, %rd157, %rd156;
	add.s64 	%rd179, %rd179, %rd57;
	setp.gt.u64 	%p61, %rd179, 1023;
	or.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB26_51;
	bra.uni 	$L__BB26_50;
$L__BB26_51:
	ret;
$L__BB26_44:
	and.b32  	%r270, %r11, 16352;
	add.s32 	%r271, %r1, %r270;
	add.s32 	%r254, %r271, 8;
	add.s32 	%r255, %r271, 12;
	// begin inline asm
	ld.shared.f32 %r249, [%r254];
ld.shared.f32 %r252, [%r255];
	// end inline asm
	or.b32  	%r272, %r11, 24;
	add.s32 	%r246, %r272, %r1;
	add.s32 	%r247, %r246, 4;
	// begin inline asm
	ld.shared.f32 %r250, [%r246];
ld.shared.f32 %r253, [%r247];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r256, %r249, %r250;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r257, %r252, %r253;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r254], %r256;
st.shared.f32 [%r255], %r257;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r265, %r249, %r250;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r268, %r252, %r253;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r269, %r265;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r246], %r268;
st.shared.f32 [%r247], %r269;
	// end inline asm
$L__BB26_45:
	add.s64 	%rd49, %rd178, 1;
	add.s64 	%rd150, %rd49, %rd1;
	setp.lt.u64 	%p52, %rd150, %rd49;
	add.s64 	%rd178, %rd178, %rd57;
	setp.gt.u64 	%p53, %rd178, 1023;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB26_34;
$L__BB26_42:
	and.b64  	%rd149, %rd178, 1;
	setp.eq.b64 	%p49, %rd149, 1;
	xor.pred  	%p51, %p49, %p40;
	cvt.u32.u64 	%r239, %rd178;
	shl.b32 	%r11, %r239, 4;
	@%p51 bra 	$L__BB26_44;
	add.s32 	%r275, %r11, %r1;
	add.s32 	%r276, %r275, 4;
	// begin inline asm
	ld.shared.f32 %r282, [%r275];
ld.shared.f32 %r285, [%r276];
	// end inline asm
	add.s32 	%r297, %r275, 16;
	add.s32 	%r298, %r275, 20;
	// begin inline asm
	ld.shared.f32 %r283, [%r297];
ld.shared.f32 %r286, [%r298];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r289, %r282, %r283;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r290, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r275], %r289;
st.shared.f32 [%r276], %r290;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r299, %r282, %r283;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r300, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r297], %r299;
st.shared.f32 [%r298], %r300;
	// end inline asm
	bra.uni 	$L__BB26_45;
$L__BB26_54:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 114, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 114
$L__BB26_53:
	mov.u64 	%rd139, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd140, %rd139;
	{ // callseq 115, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd140;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 115
$L__BB26_10:
	mov.u64 	%rd112, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd113, %rd112;
	mov.u64 	%rd114, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd115, %rd114;
	{ // callseq 113, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd113;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd115;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 113
$L__BB26_8:
	mov.u64 	%rd108, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd109, %rd108;
	mov.u64 	%rd110, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd111, %rd110;
	{ // callseq 112, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd111;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 112
$L__BB26_19:
	mov.u64 	%rd142, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd143, %rd142;
	{ // callseq 116, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 116
$L__BB26_55:
	mov.u64 	%rd104, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd105, %rd104;
	{ // callseq 111, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd105;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 111
$L__BB26_56:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 110, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 110
$L__BB26_30:
	mov.u64 	%rd144, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd145, %rd144;
	{ // callseq 117, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd145;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 117
$L__BB26_4:
	mov.u64 	%rd73, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd74, %rd73;
	mov.u64 	%rd75, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 108, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd76;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 108
$L__BB26_21:
	mov.u64 	%rd77, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd78, %rd77;
	mov.u64 	%rd79, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd80, %rd79;
	{ // callseq 109, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd80;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 109
$L__BB26_5:
	mov.u64 	%rd158, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_5;
	cvta.global.u64 	%rd159, %rd158;
	mov.u64 	%rd160, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_6;
	cvta.global.u64 	%rd161, %rd160;
	{ // callseq 119, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd161;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 119
$L__BB26_52:
	mov.u64 	%rd151, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd152, %rd151;
	mov.u64 	%rd153, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd154, %rd153;
	{ // callseq 118, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd154;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 118

}
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_3
)
{
	.reg .pred 	%p<63>;
	.reg .b32 	%r<399>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<180>;

	ld.param.u64 	%rd57, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_2];
	setp.eq.s64 	%p8, %rd57, 0;
	@%p8 bra 	$L__BB27_5;
	ld.param.u64 	%rd56, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_1];
	ld.param.u64 	%rd58, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_0];
	add.s64 	%rd1, %rd57, -1;
	setp.gt.u64 	%p9, %rd56, 127;
	ld.param.u64 	%rd59, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E_param_3];
	add.s64 	%rd60, %rd56, 1;
	selp.b64 	%rd61, 128, %rd60, %p9;
	ld.u64 	%rd62, [%rd58];
	ld.u64 	%rd63, [%rd58+8];
	ld.u32 	%r1, [%rd59];
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd2, %rd62, %rd64;
	setp.eq.s64 	%p10, %rd63, 0;
	selp.b64 	%rd3, 0, %rd62, %p10;
	selp.b64 	%rd65, 0, 8, %p10;
	add.s64 	%rd4, %rd62, %rd65;
	add.s64 	%rd66, %rd61, %rd1;
	setp.lt.u64 	%p11, %rd66, %rd61;
	setp.gt.u64 	%p12, %rd66, 127;
	or.pred  	%p1, %p11, %p12;
	mov.u64 	%rd7, 1;
	mov.u64 	%rd8, 8;
	bra.uni 	$L__BB27_2;
$L__BB27_32:
	shl.b64 	%rd7, %rd7, 1;
	bar.sync 	0;
	setp.gt.u64 	%p37, %rd8, 2;
	@%p37 bra 	$L__BB27_2;
	bra.uni 	$L__BB27_33;
$L__BB27_2:
	add.s64 	%rd8, %rd8, -1;
	@%p9 bra 	$L__BB27_32;
	cvt.u32.u64 	%r13, %rd8;
	shr.u64 	%rd69, %rd56, %r13;
	mov.u64 	%rd70, 1;
	shl.b64 	%rd27, %rd70, %r13;
	mov.u64 	%rd71, 2;
	shl.b64 	%rd28, %rd71, %r13;
	add.s64 	%rd29, %rd27, -1;
	and.b64  	%rd172, %rd29, %rd56;
	mul.lo.s64 	%rd72, %rd69, %rd28;
	add.s64 	%rd31, %rd172, %rd72;
	setp.lt.u64 	%p14, %rd31, 256;
	@%p14 bra 	$L__BB27_20;
	bra.uni 	$L__BB27_4;
$L__BB27_20:
	cvt.u32.u64 	%r18, %rd31;
	shl.b32 	%r19, %r18, 3;
	add.s32 	%r16, %r1, %r19;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	ld.shared.f32 %r14, [%r16];
ld.shared.f32 %r15, [%r17];
	// end inline asm
	add.s64 	%rd32, %rd31, %rd27;
	setp.lt.u64 	%p15, %rd32, 256;
	@%p15 bra 	$L__BB27_22;
	bra.uni 	$L__BB27_21;
$L__BB27_22:
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r22, %r1, %r25;
	add.s32 	%r23, %r22, 4;
	// begin inline asm
	ld.shared.f32 %r20, [%r22];
ld.shared.f32 %r21, [%r23];
	// end inline asm
	setp.eq.s64 	%p16, %rd172, 0;
	mov.u64 	%rd162, -1;
	mov.u64 	%rd177, %rd3;
	@%p16 bra 	$L__BB27_29;
	mul.lo.s64 	%rd176, %rd172, %rd7;
	mul.hi.u64 	%rd81, %rd172, %rd7;
	setp.eq.s64 	%p17, %rd81, 0;
	mov.u64 	%rd174, %rd4;
	@%p17 bra 	$L__BB27_28;
	mov.u64 	%rd173, %rd7;
	mov.u64 	%rd174, %rd4;
$L__BB27_25:
	setp.eq.s64 	%p18, %rd172, 0;
	@%p18 bra 	$L__BB27_55;
	setp.eq.s64 	%p19, %rd173, 0;
	@%p19 bra 	$L__BB27_56;
	div.u64 	%rd83, %rd162, %rd172;
	div.u64 	%rd84, %rd162, %rd173;
	mul.lo.s64 	%rd85, %rd83, %rd172;
	mul.lo.s64 	%rd86, %rd84, %rd173;
	setp.gt.u64 	%p20, %rd85, %rd86;
	max.u64 	%rd87, %rd85, %rd86;
	selp.b64 	%rd88, %rd83, 0, %p20;
	sub.s64 	%rd173, %rd173, %rd88;
	selp.b64 	%rd89, 0, %rd84, %p20;
	sub.s64 	%rd172, %rd172, %rd89;
	add.s64 	%rd90, %rd87, -1;
	sub.s64 	%rd91, %rd2, %rd174;
	shr.u64 	%rd92, %rd91, 3;
	setp.gt.u64 	%p21, %rd92, %rd90;
	shl.b64 	%rd93, %rd87, 3;
	add.s64 	%rd94, %rd174, %rd93;
	selp.b64 	%rd174, %rd94, %rd2, %p21;
	mul.lo.s64 	%rd176, %rd172, %rd173;
	mul.hi.u64 	%rd95, %rd172, %rd173;
	setp.ne.s64 	%p6, %rd95, 0;
	@%p6 bra 	$L__BB27_25;
$L__BB27_28:
	add.s64 	%rd96, %rd176, -1;
	sub.s64 	%rd97, %rd2, %rd174;
	shr.u64 	%rd98, %rd97, 3;
	setp.gt.u64 	%p22, %rd98, %rd96;
	shl.b64 	%rd99, %rd176, 3;
	add.s64 	%rd100, %rd174, %rd99;
	add.s64 	%rd101, %rd100, -8;
	selp.b64 	%rd177, %rd101, 0, %p22;
$L__BB27_29:
	setp.ne.s64 	%p23, %rd177, 0;
	@%p23 bra 	$L__BB27_31;
	bra.uni 	$L__BB27_30;
$L__BB27_31:
	mov.b32 	%f6, %r15;
	mov.b32 	%f5, %r14;
	mov.b32 	%f8, %r21;
	mov.b32 	%f7, %r20;
	// begin inline asm
	add.rn.ftz.f32 %r26, %r14, %r20;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r29, %r15, %r21;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r16], %r26;
st.shared.f32 [%r17], %r29;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r14, %r20;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r46, %r15, %r21;
	// end inline asm
	ld.u32 	%r56, [%rd177];
	ld.u32 	%r53, [%rd177+4];
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r43, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r46, %r53;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r48, %r42, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r43, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r54, %r46, %r56;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r57, %r51, %r54;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r22], %r48;
st.shared.f32 [%r23], %r57;
	// end inline asm
	mov.u64 	%rd9, %rd66;
	@%p1 bra 	$L__BB27_32;
$L__BB27_7:
	shr.u64 	%rd106, %rd9, %r13;
	and.b64  	%rd166, %rd9, %rd29;
	mul.lo.s64 	%rd107, %rd106, %rd28;
	add.s64 	%rd12, %rd107, %rd166;
	setp.lt.u64 	%p24, %rd12, 256;
	@%p24 bra 	$L__BB27_9;
	bra.uni 	$L__BB27_8;
$L__BB27_9:
	cvt.u32.u64 	%r69, %rd12;
	shl.b32 	%r70, %r69, 3;
	add.s32 	%r67, %r70, %r1;
	add.s32 	%r68, %r67, 4;
	// begin inline asm
	ld.shared.f32 %r65, [%r67];
ld.shared.f32 %r66, [%r68];
	// end inline asm
	add.s64 	%rd13, %rd12, %rd27;
	setp.lt.u64 	%p25, %rd13, 256;
	@%p25 bra 	$L__BB27_11;
	bra.uni 	$L__BB27_10;
$L__BB27_11:
	cvt.u32.u64 	%r75, %rd13;
	shl.b32 	%r76, %r75, 3;
	add.s32 	%r73, %r76, %r1;
	add.s32 	%r74, %r73, 4;
	// begin inline asm
	ld.shared.f32 %r71, [%r73];
ld.shared.f32 %r72, [%r74];
	// end inline asm
	setp.eq.s64 	%p26, %rd166, 0;
	mov.u64 	%rd171, %rd3;
	@%p26 bra 	$L__BB27_18;
	mul.lo.s64 	%rd170, %rd166, %rd7;
	mul.hi.u64 	%rd116, %rd166, %rd7;
	setp.eq.s64 	%p27, %rd116, 0;
	mov.u64 	%rd168, %rd4;
	@%p27 bra 	$L__BB27_17;
	mov.u64 	%rd167, %rd7;
	mov.u64 	%rd168, %rd4;
$L__BB27_14:
	setp.eq.s64 	%p28, %rd166, 0;
	@%p28 bra 	$L__BB27_53;
	setp.eq.s64 	%p29, %rd167, 0;
	@%p29 bra 	$L__BB27_54;
	div.u64 	%rd118, %rd162, %rd166;
	div.u64 	%rd119, %rd162, %rd167;
	mul.lo.s64 	%rd120, %rd118, %rd166;
	mul.lo.s64 	%rd121, %rd119, %rd167;
	setp.gt.u64 	%p30, %rd120, %rd121;
	max.u64 	%rd122, %rd120, %rd121;
	selp.b64 	%rd123, %rd118, 0, %p30;
	sub.s64 	%rd167, %rd167, %rd123;
	selp.b64 	%rd124, 0, %rd119, %p30;
	sub.s64 	%rd166, %rd166, %rd124;
	add.s64 	%rd125, %rd122, -1;
	sub.s64 	%rd126, %rd2, %rd168;
	shr.u64 	%rd127, %rd126, 3;
	setp.gt.u64 	%p31, %rd127, %rd125;
	shl.b64 	%rd128, %rd122, 3;
	add.s64 	%rd129, %rd168, %rd128;
	selp.b64 	%rd168, %rd129, %rd2, %p31;
	mul.lo.s64 	%rd170, %rd166, %rd167;
	mul.hi.u64 	%rd130, %rd166, %rd167;
	setp.ne.s64 	%p3, %rd130, 0;
	@%p3 bra 	$L__BB27_14;
$L__BB27_17:
	add.s64 	%rd131, %rd170, -1;
	sub.s64 	%rd132, %rd2, %rd168;
	shr.u64 	%rd133, %rd132, 3;
	setp.gt.u64 	%p32, %rd133, %rd131;
	shl.b64 	%rd134, %rd170, 3;
	add.s64 	%rd135, %rd168, %rd134;
	add.s64 	%rd136, %rd135, -8;
	selp.b64 	%rd171, %rd136, 0, %p32;
$L__BB27_18:
	setp.ne.s64 	%p33, %rd171, 0;
	@%p33 bra 	$L__BB27_6;
	bra.uni 	$L__BB27_19;
$L__BB27_6:
	add.s64 	%rd10, %rd9, 1;
	mov.b32 	%f2, %r66;
	mov.b32 	%f1, %r65;
	mov.b32 	%f4, %r72;
	mov.b32 	%f3, %r71;
	// begin inline asm
	add.rn.ftz.f32 %r77, %r65, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r67], %r77;
st.shared.f32 [%r68], %r80;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r94, %r65, %r71;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r97, %r66, %r72;
	// end inline asm
	ld.u32 	%r107, [%rd171];
	ld.u32 	%r104, [%rd171+4];
	// begin inline asm
	mul.rn.ftz.f32 %r93, %r94, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r96, %r97, %r104;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r99, %r93, %r96;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r94, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r97, %r107;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r73], %r99;
st.shared.f32 [%r74], %r108;
	// end inline asm
	add.s64 	%rd141, %rd10, %rd1;
	setp.lt.u64 	%p34, %rd141, %rd10;
	add.s64 	%rd9, %rd9, %rd57;
	setp.gt.u64 	%p35, %rd9, 127;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB27_32;
	bra.uni 	$L__BB27_7;
$L__BB27_33:
	@%p9 bra 	$L__BB27_34;
	and.b64  	%rd146, %rd56, 1;
	setp.eq.b64 	%p39, %rd146, 1;
	mov.pred 	%p40, 0;
	xor.pred  	%p41, %p39, %p40;
	cvt.u32.u64 	%r115, %rd56;
	shl.b32 	%r12, %r115, 4;
	@%p41 bra 	$L__BB27_36;
	add.s32 	%r151, %r1, %r12;
	add.s32 	%r152, %r151, 4;
	// begin inline asm
	ld.shared.f32 %r158, [%r151];
ld.shared.f32 %r161, [%r152];
	// end inline asm
	add.s32 	%r173, %r151, 16;
	add.s32 	%r174, %r151, 20;
	// begin inline asm
	ld.shared.f32 %r159, [%r173];
ld.shared.f32 %r162, [%r174];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r165, %r158, %r159;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r166, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r151], %r165;
st.shared.f32 [%r152], %r166;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r175, %r158, %r159;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r176, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r173], %r175;
st.shared.f32 [%r174], %r176;
	// end inline asm
	bra.uni 	$L__BB27_37;
$L__BB27_36:
	and.b32  	%r146, %r12, 2016;
	add.s32 	%r147, %r1, %r146;
	add.s32 	%r130, %r147, 8;
	add.s32 	%r131, %r147, 12;
	// begin inline asm
	ld.shared.f32 %r125, [%r130];
ld.shared.f32 %r128, [%r131];
	// end inline asm
	or.b32  	%r148, %r12, 24;
	add.s32 	%r122, %r1, %r148;
	add.s32 	%r123, %r122, 4;
	// begin inline asm
	ld.shared.f32 %r126, [%r122];
ld.shared.f32 %r129, [%r123];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r132, %r125, %r126;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r133, %r128, %r129;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r130], %r132;
st.shared.f32 [%r131], %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r125, %r126;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r128, %r129;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r145, %r141;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r122], %r144;
st.shared.f32 [%r123], %r145;
	// end inline asm
$L__BB27_37:
	@%p1 bra 	$L__BB27_34;
	add.s64 	%rd46, %rd66, 1;
	and.b64  	%rd147, %rd66, 1;
	setp.eq.b64 	%p42, %rd147, 1;
	xor.pred  	%p44, %p42, %p40;
	not.pred 	%p45, %p44;
	cvt.u32.u64 	%r177, %rd66;
	shl.b32 	%r10, %r177, 4;
	@%p45 bra 	$L__BB27_40;
	bra.uni 	$L__BB27_39;
$L__BB27_40:
	add.s32 	%r213, %r1, %r10;
	add.s32 	%r214, %r213, 4;
	// begin inline asm
	ld.shared.f32 %r220, [%r213];
ld.shared.f32 %r223, [%r214];
	// end inline asm
	add.s32 	%r235, %r213, 16;
	add.s32 	%r236, %r213, 20;
	// begin inline asm
	ld.shared.f32 %r221, [%r235];
ld.shared.f32 %r224, [%r236];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r227, %r220, %r221;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r228, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r213], %r227;
st.shared.f32 [%r214], %r228;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r237, %r220, %r221;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r238, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r235], %r237;
st.shared.f32 [%r236], %r238;
	// end inline asm
	bra.uni 	$L__BB27_41;
$L__BB27_39:
	and.b32  	%r208, %r10, 2016;
	add.s32 	%r209, %r1, %r208;
	add.s32 	%r192, %r209, 8;
	add.s32 	%r193, %r209, 12;
	// begin inline asm
	ld.shared.f32 %r187, [%r192];
ld.shared.f32 %r190, [%r193];
	// end inline asm
	or.b32  	%r210, %r10, 24;
	add.s32 	%r184, %r1, %r210;
	add.s32 	%r185, %r184, 4;
	// begin inline asm
	ld.shared.f32 %r188, [%r184];
ld.shared.f32 %r191, [%r185];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r194, %r187, %r188;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r195, %r190, %r191;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r192], %r194;
st.shared.f32 [%r193], %r195;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r187, %r188;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r206, %r190, %r191;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r207, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r184], %r206;
st.shared.f32 [%r185], %r207;
	// end inline asm
$L__BB27_41:
	add.s64 	%rd148, %rd46, %rd1;
	setp.lt.u64 	%p46, %rd148, %rd46;
	add.s64 	%rd178, %rd66, %rd57;
	setp.gt.u64 	%p47, %rd178, 127;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB27_34;
	bra.uni 	$L__BB27_42;
$L__BB27_34:
	bar.sync 	0;
	@%p9 bra 	$L__BB27_51;
	cvt.u32.u64 	%r329, %rd56;
	shl.b32 	%r330, %r329, 4;
	add.s32 	%r303, %r1, %r330;
	add.s32 	%r304, %r303, 4;
	// begin inline asm
	ld.shared.f32 %r310, [%r303];
ld.shared.f32 %r313, [%r304];
	// end inline asm
	add.s32 	%r307, %r303, 8;
	add.s32 	%r308, %r303, 12;
	// begin inline asm
	ld.shared.f32 %r311, [%r307];
ld.shared.f32 %r314, [%r308];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r309, %r310, %r311;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r312, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r303], %r309;
st.shared.f32 [%r304], %r312;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r319, %r310, %r311;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r322, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r307], %r319;
st.shared.f32 [%r308], %r322;
	// end inline asm
	@!%p1 bra 	$L__BB27_48;
	bra.uni 	$L__BB27_51;
$L__BB27_48:
	shl.b64 	%rd55, %rd66, 1;
	setp.gt.u64 	%p56, %rd55, 255;
	@%p56 bra 	$L__BB27_52;
	add.s64 	%rd54, %rd66, 1;
	cvt.u32.u64 	%r359, %rd55;
	shl.b32 	%r360, %r359, 3;
	add.s32 	%r333, %r1, %r360;
	add.s32 	%r334, %r333, 4;
	// begin inline asm
	ld.shared.f32 %r340, [%r333];
ld.shared.f32 %r343, [%r334];
	// end inline asm
	add.s32 	%r337, %r333, 8;
	add.s32 	%r338, %r333, 12;
	// begin inline asm
	ld.shared.f32 %r341, [%r337];
ld.shared.f32 %r344, [%r338];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r339, %r340, %r341;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r342, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r333], %r339;
st.shared.f32 [%r334], %r342;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r349, %r340, %r341;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r352, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r337], %r349;
st.shared.f32 [%r338], %r352;
	// end inline asm
	add.s64 	%rd155, %rd54, %rd1;
	setp.lt.u64 	%p57, %rd155, %rd54;
	add.s64 	%rd179, %rd66, %rd57;
	setp.gt.u64 	%p58, %rd179, 127;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB27_51;
$L__BB27_50:
	add.s64 	%rd156, %rd179, 1;
	cvt.u32.u64 	%r389, %rd179;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r363, %r390, %r1;
	add.s32 	%r364, %r363, 4;
	// begin inline asm
	ld.shared.f32 %r370, [%r363];
ld.shared.f32 %r373, [%r364];
	// end inline asm
	add.s32 	%r367, %r363, 8;
	add.s32 	%r368, %r363, 12;
	// begin inline asm
	ld.shared.f32 %r371, [%r367];
ld.shared.f32 %r374, [%r368];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r369, %r370, %r371;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r372, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r363], %r369;
st.shared.f32 [%r364], %r372;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r379, %r370, %r371;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r382, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r367], %r379;
st.shared.f32 [%r368], %r382;
	// end inline asm
	add.s64 	%rd157, %rd156, %rd1;
	setp.lt.u64 	%p60, %rd157, %rd156;
	add.s64 	%rd179, %rd179, %rd57;
	setp.gt.u64 	%p61, %rd179, 127;
	or.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB27_51;
	bra.uni 	$L__BB27_50;
$L__BB27_51:
	ret;
$L__BB27_44:
	and.b32  	%r270, %r11, 2016;
	add.s32 	%r271, %r1, %r270;
	add.s32 	%r254, %r271, 8;
	add.s32 	%r255, %r271, 12;
	// begin inline asm
	ld.shared.f32 %r249, [%r254];
ld.shared.f32 %r252, [%r255];
	// end inline asm
	or.b32  	%r272, %r11, 24;
	add.s32 	%r246, %r272, %r1;
	add.s32 	%r247, %r246, 4;
	// begin inline asm
	ld.shared.f32 %r250, [%r246];
ld.shared.f32 %r253, [%r247];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r256, %r249, %r250;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r257, %r252, %r253;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r254], %r256;
st.shared.f32 [%r255], %r257;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r265, %r249, %r250;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r268, %r252, %r253;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r269, %r265;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r246], %r268;
st.shared.f32 [%r247], %r269;
	// end inline asm
$L__BB27_45:
	add.s64 	%rd49, %rd178, 1;
	add.s64 	%rd150, %rd49, %rd1;
	setp.lt.u64 	%p52, %rd150, %rd49;
	add.s64 	%rd178, %rd178, %rd57;
	setp.gt.u64 	%p53, %rd178, 127;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB27_34;
$L__BB27_42:
	and.b64  	%rd149, %rd178, 1;
	setp.eq.b64 	%p49, %rd149, 1;
	xor.pred  	%p51, %p49, %p40;
	cvt.u32.u64 	%r239, %rd178;
	shl.b32 	%r11, %r239, 4;
	@%p51 bra 	$L__BB27_44;
	add.s32 	%r275, %r11, %r1;
	add.s32 	%r276, %r275, 4;
	// begin inline asm
	ld.shared.f32 %r282, [%r275];
ld.shared.f32 %r285, [%r276];
	// end inline asm
	add.s32 	%r297, %r275, 16;
	add.s32 	%r298, %r275, 20;
	// begin inline asm
	ld.shared.f32 %r283, [%r297];
ld.shared.f32 %r286, [%r298];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r289, %r282, %r283;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r290, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r275], %r289;
st.shared.f32 [%r276], %r290;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r299, %r282, %r283;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r300, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r297], %r299;
st.shared.f32 [%r298], %r300;
	// end inline asm
	bra.uni 	$L__BB27_45;
$L__BB27_54:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 126, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 126
$L__BB27_53:
	mov.u64 	%rd139, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd140, %rd139;
	{ // callseq 127, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd140;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 127
$L__BB27_10:
	mov.u64 	%rd112, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd113, %rd112;
	mov.u64 	%rd114, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd115, %rd114;
	{ // callseq 125, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd113;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd115;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 125
$L__BB27_8:
	mov.u64 	%rd108, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd109, %rd108;
	mov.u64 	%rd110, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd111, %rd110;
	{ // callseq 124, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd111;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 124
$L__BB27_19:
	mov.u64 	%rd142, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd143, %rd142;
	{ // callseq 128, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 128
$L__BB27_55:
	mov.u64 	%rd104, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd105, %rd104;
	{ // callseq 123, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd105;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 123
$L__BB27_56:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 122, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 122
$L__BB27_30:
	mov.u64 	%rd144, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd145, %rd144;
	{ // callseq 129, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd145;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 129
$L__BB27_4:
	mov.u64 	%rd73, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd74, %rd73;
	mov.u64 	%rd75, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 120, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd76;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 120
$L__BB27_21:
	mov.u64 	%rd77, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd78, %rd77;
	mov.u64 	%rd79, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd80, %rd79;
	{ // callseq 121, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd80;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 121
$L__BB27_5:
	mov.u64 	%rd158, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_5;
	cvta.global.u64 	%rd159, %rd158;
	mov.u64 	%rd160, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_6;
	cvta.global.u64 	%rd161, %rd160;
	{ // callseq 131, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd161;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 131
$L__BB27_52:
	mov.u64 	%rd151, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd152, %rd151;
	mov.u64 	%rd153, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd154, %rd153;
	{ // callseq 130, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd154;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 130

}
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_3
)
{
	.reg .pred 	%p<63>;
	.reg .b32 	%r<399>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<180>;

	ld.param.u64 	%rd57, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_2];
	setp.eq.s64 	%p8, %rd57, 0;
	@%p8 bra 	$L__BB28_5;
	ld.param.u64 	%rd56, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_1];
	ld.param.u64 	%rd58, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_0];
	add.s64 	%rd1, %rd57, -1;
	setp.gt.u64 	%p9, %rd56, 255;
	ld.param.u64 	%rd59, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E_param_3];
	add.s64 	%rd60, %rd56, 1;
	selp.b64 	%rd61, 256, %rd60, %p9;
	ld.u64 	%rd62, [%rd58];
	ld.u64 	%rd63, [%rd58+8];
	ld.u32 	%r1, [%rd59];
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd2, %rd62, %rd64;
	setp.eq.s64 	%p10, %rd63, 0;
	selp.b64 	%rd3, 0, %rd62, %p10;
	selp.b64 	%rd65, 0, 8, %p10;
	add.s64 	%rd4, %rd62, %rd65;
	add.s64 	%rd66, %rd61, %rd1;
	setp.lt.u64 	%p11, %rd66, %rd61;
	setp.gt.u64 	%p12, %rd66, 255;
	or.pred  	%p1, %p11, %p12;
	mov.u64 	%rd7, 1;
	mov.u64 	%rd8, 9;
	bra.uni 	$L__BB28_2;
$L__BB28_32:
	shl.b64 	%rd7, %rd7, 1;
	bar.sync 	0;
	setp.gt.u64 	%p37, %rd8, 2;
	@%p37 bra 	$L__BB28_2;
	bra.uni 	$L__BB28_33;
$L__BB28_2:
	add.s64 	%rd8, %rd8, -1;
	@%p9 bra 	$L__BB28_32;
	cvt.u32.u64 	%r13, %rd8;
	shr.u64 	%rd69, %rd56, %r13;
	mov.u64 	%rd70, 1;
	shl.b64 	%rd27, %rd70, %r13;
	mov.u64 	%rd71, 2;
	shl.b64 	%rd28, %rd71, %r13;
	add.s64 	%rd29, %rd27, -1;
	and.b64  	%rd172, %rd29, %rd56;
	mul.lo.s64 	%rd72, %rd69, %rd28;
	add.s64 	%rd31, %rd172, %rd72;
	setp.lt.u64 	%p14, %rd31, 512;
	@%p14 bra 	$L__BB28_20;
	bra.uni 	$L__BB28_4;
$L__BB28_20:
	cvt.u32.u64 	%r18, %rd31;
	shl.b32 	%r19, %r18, 3;
	add.s32 	%r16, %r1, %r19;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	ld.shared.f32 %r14, [%r16];
ld.shared.f32 %r15, [%r17];
	// end inline asm
	add.s64 	%rd32, %rd31, %rd27;
	setp.lt.u64 	%p15, %rd32, 512;
	@%p15 bra 	$L__BB28_22;
	bra.uni 	$L__BB28_21;
$L__BB28_22:
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r22, %r1, %r25;
	add.s32 	%r23, %r22, 4;
	// begin inline asm
	ld.shared.f32 %r20, [%r22];
ld.shared.f32 %r21, [%r23];
	// end inline asm
	setp.eq.s64 	%p16, %rd172, 0;
	mov.u64 	%rd162, -1;
	mov.u64 	%rd177, %rd3;
	@%p16 bra 	$L__BB28_29;
	mul.lo.s64 	%rd176, %rd172, %rd7;
	mul.hi.u64 	%rd81, %rd172, %rd7;
	setp.eq.s64 	%p17, %rd81, 0;
	mov.u64 	%rd174, %rd4;
	@%p17 bra 	$L__BB28_28;
	mov.u64 	%rd173, %rd7;
	mov.u64 	%rd174, %rd4;
$L__BB28_25:
	setp.eq.s64 	%p18, %rd172, 0;
	@%p18 bra 	$L__BB28_55;
	setp.eq.s64 	%p19, %rd173, 0;
	@%p19 bra 	$L__BB28_56;
	div.u64 	%rd83, %rd162, %rd172;
	div.u64 	%rd84, %rd162, %rd173;
	mul.lo.s64 	%rd85, %rd83, %rd172;
	mul.lo.s64 	%rd86, %rd84, %rd173;
	setp.gt.u64 	%p20, %rd85, %rd86;
	max.u64 	%rd87, %rd85, %rd86;
	selp.b64 	%rd88, %rd83, 0, %p20;
	sub.s64 	%rd173, %rd173, %rd88;
	selp.b64 	%rd89, 0, %rd84, %p20;
	sub.s64 	%rd172, %rd172, %rd89;
	add.s64 	%rd90, %rd87, -1;
	sub.s64 	%rd91, %rd2, %rd174;
	shr.u64 	%rd92, %rd91, 3;
	setp.gt.u64 	%p21, %rd92, %rd90;
	shl.b64 	%rd93, %rd87, 3;
	add.s64 	%rd94, %rd174, %rd93;
	selp.b64 	%rd174, %rd94, %rd2, %p21;
	mul.lo.s64 	%rd176, %rd172, %rd173;
	mul.hi.u64 	%rd95, %rd172, %rd173;
	setp.ne.s64 	%p6, %rd95, 0;
	@%p6 bra 	$L__BB28_25;
$L__BB28_28:
	add.s64 	%rd96, %rd176, -1;
	sub.s64 	%rd97, %rd2, %rd174;
	shr.u64 	%rd98, %rd97, 3;
	setp.gt.u64 	%p22, %rd98, %rd96;
	shl.b64 	%rd99, %rd176, 3;
	add.s64 	%rd100, %rd174, %rd99;
	add.s64 	%rd101, %rd100, -8;
	selp.b64 	%rd177, %rd101, 0, %p22;
$L__BB28_29:
	setp.ne.s64 	%p23, %rd177, 0;
	@%p23 bra 	$L__BB28_31;
	bra.uni 	$L__BB28_30;
$L__BB28_31:
	mov.b32 	%f6, %r15;
	mov.b32 	%f5, %r14;
	mov.b32 	%f8, %r21;
	mov.b32 	%f7, %r20;
	// begin inline asm
	add.rn.ftz.f32 %r26, %r14, %r20;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r29, %r15, %r21;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r16], %r26;
st.shared.f32 [%r17], %r29;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r14, %r20;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r46, %r15, %r21;
	// end inline asm
	ld.u32 	%r56, [%rd177];
	ld.u32 	%r53, [%rd177+4];
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r43, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r46, %r53;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r48, %r42, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r43, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r54, %r46, %r56;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r57, %r51, %r54;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r22], %r48;
st.shared.f32 [%r23], %r57;
	// end inline asm
	mov.u64 	%rd9, %rd66;
	@%p1 bra 	$L__BB28_32;
$L__BB28_7:
	shr.u64 	%rd106, %rd9, %r13;
	and.b64  	%rd166, %rd9, %rd29;
	mul.lo.s64 	%rd107, %rd106, %rd28;
	add.s64 	%rd12, %rd107, %rd166;
	setp.lt.u64 	%p24, %rd12, 512;
	@%p24 bra 	$L__BB28_9;
	bra.uni 	$L__BB28_8;
$L__BB28_9:
	cvt.u32.u64 	%r69, %rd12;
	shl.b32 	%r70, %r69, 3;
	add.s32 	%r67, %r70, %r1;
	add.s32 	%r68, %r67, 4;
	// begin inline asm
	ld.shared.f32 %r65, [%r67];
ld.shared.f32 %r66, [%r68];
	// end inline asm
	add.s64 	%rd13, %rd12, %rd27;
	setp.lt.u64 	%p25, %rd13, 512;
	@%p25 bra 	$L__BB28_11;
	bra.uni 	$L__BB28_10;
$L__BB28_11:
	cvt.u32.u64 	%r75, %rd13;
	shl.b32 	%r76, %r75, 3;
	add.s32 	%r73, %r76, %r1;
	add.s32 	%r74, %r73, 4;
	// begin inline asm
	ld.shared.f32 %r71, [%r73];
ld.shared.f32 %r72, [%r74];
	// end inline asm
	setp.eq.s64 	%p26, %rd166, 0;
	mov.u64 	%rd171, %rd3;
	@%p26 bra 	$L__BB28_18;
	mul.lo.s64 	%rd170, %rd166, %rd7;
	mul.hi.u64 	%rd116, %rd166, %rd7;
	setp.eq.s64 	%p27, %rd116, 0;
	mov.u64 	%rd168, %rd4;
	@%p27 bra 	$L__BB28_17;
	mov.u64 	%rd167, %rd7;
	mov.u64 	%rd168, %rd4;
$L__BB28_14:
	setp.eq.s64 	%p28, %rd166, 0;
	@%p28 bra 	$L__BB28_53;
	setp.eq.s64 	%p29, %rd167, 0;
	@%p29 bra 	$L__BB28_54;
	div.u64 	%rd118, %rd162, %rd166;
	div.u64 	%rd119, %rd162, %rd167;
	mul.lo.s64 	%rd120, %rd118, %rd166;
	mul.lo.s64 	%rd121, %rd119, %rd167;
	setp.gt.u64 	%p30, %rd120, %rd121;
	max.u64 	%rd122, %rd120, %rd121;
	selp.b64 	%rd123, %rd118, 0, %p30;
	sub.s64 	%rd167, %rd167, %rd123;
	selp.b64 	%rd124, 0, %rd119, %p30;
	sub.s64 	%rd166, %rd166, %rd124;
	add.s64 	%rd125, %rd122, -1;
	sub.s64 	%rd126, %rd2, %rd168;
	shr.u64 	%rd127, %rd126, 3;
	setp.gt.u64 	%p31, %rd127, %rd125;
	shl.b64 	%rd128, %rd122, 3;
	add.s64 	%rd129, %rd168, %rd128;
	selp.b64 	%rd168, %rd129, %rd2, %p31;
	mul.lo.s64 	%rd170, %rd166, %rd167;
	mul.hi.u64 	%rd130, %rd166, %rd167;
	setp.ne.s64 	%p3, %rd130, 0;
	@%p3 bra 	$L__BB28_14;
$L__BB28_17:
	add.s64 	%rd131, %rd170, -1;
	sub.s64 	%rd132, %rd2, %rd168;
	shr.u64 	%rd133, %rd132, 3;
	setp.gt.u64 	%p32, %rd133, %rd131;
	shl.b64 	%rd134, %rd170, 3;
	add.s64 	%rd135, %rd168, %rd134;
	add.s64 	%rd136, %rd135, -8;
	selp.b64 	%rd171, %rd136, 0, %p32;
$L__BB28_18:
	setp.ne.s64 	%p33, %rd171, 0;
	@%p33 bra 	$L__BB28_6;
	bra.uni 	$L__BB28_19;
$L__BB28_6:
	add.s64 	%rd10, %rd9, 1;
	mov.b32 	%f2, %r66;
	mov.b32 	%f1, %r65;
	mov.b32 	%f4, %r72;
	mov.b32 	%f3, %r71;
	// begin inline asm
	add.rn.ftz.f32 %r77, %r65, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r67], %r77;
st.shared.f32 [%r68], %r80;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r94, %r65, %r71;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r97, %r66, %r72;
	// end inline asm
	ld.u32 	%r107, [%rd171];
	ld.u32 	%r104, [%rd171+4];
	// begin inline asm
	mul.rn.ftz.f32 %r93, %r94, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r96, %r97, %r104;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r99, %r93, %r96;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r94, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r97, %r107;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r73], %r99;
st.shared.f32 [%r74], %r108;
	// end inline asm
	add.s64 	%rd141, %rd10, %rd1;
	setp.lt.u64 	%p34, %rd141, %rd10;
	add.s64 	%rd9, %rd9, %rd57;
	setp.gt.u64 	%p35, %rd9, 255;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB28_32;
	bra.uni 	$L__BB28_7;
$L__BB28_33:
	@%p9 bra 	$L__BB28_34;
	and.b64  	%rd146, %rd56, 1;
	setp.eq.b64 	%p39, %rd146, 1;
	mov.pred 	%p40, 0;
	xor.pred  	%p41, %p39, %p40;
	cvt.u32.u64 	%r115, %rd56;
	shl.b32 	%r12, %r115, 4;
	@%p41 bra 	$L__BB28_36;
	add.s32 	%r151, %r1, %r12;
	add.s32 	%r152, %r151, 4;
	// begin inline asm
	ld.shared.f32 %r158, [%r151];
ld.shared.f32 %r161, [%r152];
	// end inline asm
	add.s32 	%r173, %r151, 16;
	add.s32 	%r174, %r151, 20;
	// begin inline asm
	ld.shared.f32 %r159, [%r173];
ld.shared.f32 %r162, [%r174];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r165, %r158, %r159;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r166, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r151], %r165;
st.shared.f32 [%r152], %r166;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r175, %r158, %r159;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r176, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r173], %r175;
st.shared.f32 [%r174], %r176;
	// end inline asm
	bra.uni 	$L__BB28_37;
$L__BB28_36:
	and.b32  	%r146, %r12, 4064;
	add.s32 	%r147, %r1, %r146;
	add.s32 	%r130, %r147, 8;
	add.s32 	%r131, %r147, 12;
	// begin inline asm
	ld.shared.f32 %r125, [%r130];
ld.shared.f32 %r128, [%r131];
	// end inline asm
	or.b32  	%r148, %r12, 24;
	add.s32 	%r122, %r1, %r148;
	add.s32 	%r123, %r122, 4;
	// begin inline asm
	ld.shared.f32 %r126, [%r122];
ld.shared.f32 %r129, [%r123];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r132, %r125, %r126;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r133, %r128, %r129;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r130], %r132;
st.shared.f32 [%r131], %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r125, %r126;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r128, %r129;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r145, %r141;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r122], %r144;
st.shared.f32 [%r123], %r145;
	// end inline asm
$L__BB28_37:
	@%p1 bra 	$L__BB28_34;
	add.s64 	%rd46, %rd66, 1;
	and.b64  	%rd147, %rd66, 1;
	setp.eq.b64 	%p42, %rd147, 1;
	xor.pred  	%p44, %p42, %p40;
	not.pred 	%p45, %p44;
	cvt.u32.u64 	%r177, %rd66;
	shl.b32 	%r10, %r177, 4;
	@%p45 bra 	$L__BB28_40;
	bra.uni 	$L__BB28_39;
$L__BB28_40:
	add.s32 	%r213, %r1, %r10;
	add.s32 	%r214, %r213, 4;
	// begin inline asm
	ld.shared.f32 %r220, [%r213];
ld.shared.f32 %r223, [%r214];
	// end inline asm
	add.s32 	%r235, %r213, 16;
	add.s32 	%r236, %r213, 20;
	// begin inline asm
	ld.shared.f32 %r221, [%r235];
ld.shared.f32 %r224, [%r236];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r227, %r220, %r221;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r228, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r213], %r227;
st.shared.f32 [%r214], %r228;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r237, %r220, %r221;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r238, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r235], %r237;
st.shared.f32 [%r236], %r238;
	// end inline asm
	bra.uni 	$L__BB28_41;
$L__BB28_39:
	and.b32  	%r208, %r10, 4064;
	add.s32 	%r209, %r1, %r208;
	add.s32 	%r192, %r209, 8;
	add.s32 	%r193, %r209, 12;
	// begin inline asm
	ld.shared.f32 %r187, [%r192];
ld.shared.f32 %r190, [%r193];
	// end inline asm
	or.b32  	%r210, %r10, 24;
	add.s32 	%r184, %r1, %r210;
	add.s32 	%r185, %r184, 4;
	// begin inline asm
	ld.shared.f32 %r188, [%r184];
ld.shared.f32 %r191, [%r185];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r194, %r187, %r188;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r195, %r190, %r191;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r192], %r194;
st.shared.f32 [%r193], %r195;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r187, %r188;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r206, %r190, %r191;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r207, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r184], %r206;
st.shared.f32 [%r185], %r207;
	// end inline asm
$L__BB28_41:
	add.s64 	%rd148, %rd46, %rd1;
	setp.lt.u64 	%p46, %rd148, %rd46;
	add.s64 	%rd178, %rd66, %rd57;
	setp.gt.u64 	%p47, %rd178, 255;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB28_34;
	bra.uni 	$L__BB28_42;
$L__BB28_34:
	bar.sync 	0;
	@%p9 bra 	$L__BB28_51;
	cvt.u32.u64 	%r329, %rd56;
	shl.b32 	%r330, %r329, 4;
	add.s32 	%r303, %r1, %r330;
	add.s32 	%r304, %r303, 4;
	// begin inline asm
	ld.shared.f32 %r310, [%r303];
ld.shared.f32 %r313, [%r304];
	// end inline asm
	add.s32 	%r307, %r303, 8;
	add.s32 	%r308, %r303, 12;
	// begin inline asm
	ld.shared.f32 %r311, [%r307];
ld.shared.f32 %r314, [%r308];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r309, %r310, %r311;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r312, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r303], %r309;
st.shared.f32 [%r304], %r312;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r319, %r310, %r311;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r322, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r307], %r319;
st.shared.f32 [%r308], %r322;
	// end inline asm
	@!%p1 bra 	$L__BB28_48;
	bra.uni 	$L__BB28_51;
$L__BB28_48:
	shl.b64 	%rd55, %rd66, 1;
	setp.gt.u64 	%p56, %rd55, 511;
	@%p56 bra 	$L__BB28_52;
	add.s64 	%rd54, %rd66, 1;
	cvt.u32.u64 	%r359, %rd55;
	shl.b32 	%r360, %r359, 3;
	add.s32 	%r333, %r1, %r360;
	add.s32 	%r334, %r333, 4;
	// begin inline asm
	ld.shared.f32 %r340, [%r333];
ld.shared.f32 %r343, [%r334];
	// end inline asm
	add.s32 	%r337, %r333, 8;
	add.s32 	%r338, %r333, 12;
	// begin inline asm
	ld.shared.f32 %r341, [%r337];
ld.shared.f32 %r344, [%r338];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r339, %r340, %r341;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r342, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r333], %r339;
st.shared.f32 [%r334], %r342;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r349, %r340, %r341;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r352, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r337], %r349;
st.shared.f32 [%r338], %r352;
	// end inline asm
	add.s64 	%rd155, %rd54, %rd1;
	setp.lt.u64 	%p57, %rd155, %rd54;
	add.s64 	%rd179, %rd66, %rd57;
	setp.gt.u64 	%p58, %rd179, 255;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB28_51;
$L__BB28_50:
	add.s64 	%rd156, %rd179, 1;
	cvt.u32.u64 	%r389, %rd179;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r363, %r390, %r1;
	add.s32 	%r364, %r363, 4;
	// begin inline asm
	ld.shared.f32 %r370, [%r363];
ld.shared.f32 %r373, [%r364];
	// end inline asm
	add.s32 	%r367, %r363, 8;
	add.s32 	%r368, %r363, 12;
	// begin inline asm
	ld.shared.f32 %r371, [%r367];
ld.shared.f32 %r374, [%r368];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r369, %r370, %r371;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r372, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r363], %r369;
st.shared.f32 [%r364], %r372;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r379, %r370, %r371;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r382, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r367], %r379;
st.shared.f32 [%r368], %r382;
	// end inline asm
	add.s64 	%rd157, %rd156, %rd1;
	setp.lt.u64 	%p60, %rd157, %rd156;
	add.s64 	%rd179, %rd179, %rd57;
	setp.gt.u64 	%p61, %rd179, 255;
	or.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB28_51;
	bra.uni 	$L__BB28_50;
$L__BB28_51:
	ret;
$L__BB28_44:
	and.b32  	%r270, %r11, 4064;
	add.s32 	%r271, %r1, %r270;
	add.s32 	%r254, %r271, 8;
	add.s32 	%r255, %r271, 12;
	// begin inline asm
	ld.shared.f32 %r249, [%r254];
ld.shared.f32 %r252, [%r255];
	// end inline asm
	or.b32  	%r272, %r11, 24;
	add.s32 	%r246, %r272, %r1;
	add.s32 	%r247, %r246, 4;
	// begin inline asm
	ld.shared.f32 %r250, [%r246];
ld.shared.f32 %r253, [%r247];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r256, %r249, %r250;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r257, %r252, %r253;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r254], %r256;
st.shared.f32 [%r255], %r257;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r265, %r249, %r250;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r268, %r252, %r253;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r269, %r265;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r246], %r268;
st.shared.f32 [%r247], %r269;
	// end inline asm
$L__BB28_45:
	add.s64 	%rd49, %rd178, 1;
	add.s64 	%rd150, %rd49, %rd1;
	setp.lt.u64 	%p52, %rd150, %rd49;
	add.s64 	%rd178, %rd178, %rd57;
	setp.gt.u64 	%p53, %rd178, 255;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB28_34;
$L__BB28_42:
	and.b64  	%rd149, %rd178, 1;
	setp.eq.b64 	%p49, %rd149, 1;
	xor.pred  	%p51, %p49, %p40;
	cvt.u32.u64 	%r239, %rd178;
	shl.b32 	%r11, %r239, 4;
	@%p51 bra 	$L__BB28_44;
	add.s32 	%r275, %r11, %r1;
	add.s32 	%r276, %r275, 4;
	// begin inline asm
	ld.shared.f32 %r282, [%r275];
ld.shared.f32 %r285, [%r276];
	// end inline asm
	add.s32 	%r297, %r275, 16;
	add.s32 	%r298, %r275, 20;
	// begin inline asm
	ld.shared.f32 %r283, [%r297];
ld.shared.f32 %r286, [%r298];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r289, %r282, %r283;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r290, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r275], %r289;
st.shared.f32 [%r276], %r290;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r299, %r282, %r283;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r300, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r297], %r299;
st.shared.f32 [%r298], %r300;
	// end inline asm
	bra.uni 	$L__BB28_45;
$L__BB28_54:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 138, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 138
$L__BB28_53:
	mov.u64 	%rd139, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd140, %rd139;
	{ // callseq 139, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd140;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 139
$L__BB28_10:
	mov.u64 	%rd112, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd113, %rd112;
	mov.u64 	%rd114, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd115, %rd114;
	{ // callseq 137, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd113;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd115;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 137
$L__BB28_8:
	mov.u64 	%rd108, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd109, %rd108;
	mov.u64 	%rd110, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd111, %rd110;
	{ // callseq 136, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd111;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 136
$L__BB28_19:
	mov.u64 	%rd142, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd143, %rd142;
	{ // callseq 140, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 140
$L__BB28_55:
	mov.u64 	%rd104, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd105, %rd104;
	{ // callseq 135, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd105;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 135
$L__BB28_56:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 134, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 134
$L__BB28_30:
	mov.u64 	%rd144, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd145, %rd144;
	{ // callseq 141, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd145;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 141
$L__BB28_4:
	mov.u64 	%rd73, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd74, %rd73;
	mov.u64 	%rd75, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 132, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd76;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 132
$L__BB28_21:
	mov.u64 	%rd77, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd78, %rd77;
	mov.u64 	%rd79, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd80, %rd79;
	{ // callseq 133, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd80;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 133
$L__BB28_5:
	mov.u64 	%rd158, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_5;
	cvta.global.u64 	%rd159, %rd158;
	mov.u64 	%rd160, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_6;
	cvta.global.u64 	%rd161, %rd160;
	{ // callseq 143, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd161;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 143
$L__BB28_52:
	mov.u64 	%rd151, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd152, %rd151;
	mov.u64 	%rd153, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd154, %rd153;
	{ // callseq 142, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd154;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 142

}
.func _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE(
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_0,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_1,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_2,
	.param .b64 _ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_3
)
{
	.reg .pred 	%p<63>;
	.reg .b32 	%r<399>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<180>;

	ld.param.u64 	%rd57, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_2];
	setp.eq.s64 	%p8, %rd57, 0;
	@%p8 bra 	$L__BB29_5;
	ld.param.u64 	%rd56, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_1];
	ld.param.u64 	%rd58, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_0];
	add.s64 	%rd1, %rd57, -1;
	setp.gt.u64 	%p9, %rd56, 511;
	ld.param.u64 	%rd59, [_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE_param_3];
	add.s64 	%rd60, %rd56, 1;
	selp.b64 	%rd61, 512, %rd60, %p9;
	ld.u64 	%rd62, [%rd58];
	ld.u64 	%rd63, [%rd58+8];
	ld.u32 	%r1, [%rd59];
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd2, %rd62, %rd64;
	setp.eq.s64 	%p10, %rd63, 0;
	selp.b64 	%rd3, 0, %rd62, %p10;
	selp.b64 	%rd65, 0, 8, %p10;
	add.s64 	%rd4, %rd62, %rd65;
	add.s64 	%rd66, %rd61, %rd1;
	setp.lt.u64 	%p11, %rd66, %rd61;
	setp.gt.u64 	%p12, %rd66, 511;
	or.pred  	%p1, %p11, %p12;
	mov.u64 	%rd7, 1;
	mov.u64 	%rd8, 10;
	bra.uni 	$L__BB29_2;
$L__BB29_32:
	shl.b64 	%rd7, %rd7, 1;
	bar.sync 	0;
	setp.gt.u64 	%p37, %rd8, 2;
	@%p37 bra 	$L__BB29_2;
	bra.uni 	$L__BB29_33;
$L__BB29_2:
	add.s64 	%rd8, %rd8, -1;
	@%p9 bra 	$L__BB29_32;
	cvt.u32.u64 	%r13, %rd8;
	shr.u64 	%rd69, %rd56, %r13;
	mov.u64 	%rd70, 1;
	shl.b64 	%rd27, %rd70, %r13;
	mov.u64 	%rd71, 2;
	shl.b64 	%rd28, %rd71, %r13;
	add.s64 	%rd29, %rd27, -1;
	and.b64  	%rd172, %rd29, %rd56;
	mul.lo.s64 	%rd72, %rd69, %rd28;
	add.s64 	%rd31, %rd172, %rd72;
	setp.lt.u64 	%p14, %rd31, 1024;
	@%p14 bra 	$L__BB29_20;
	bra.uni 	$L__BB29_4;
$L__BB29_20:
	cvt.u32.u64 	%r18, %rd31;
	shl.b32 	%r19, %r18, 3;
	add.s32 	%r16, %r1, %r19;
	add.s32 	%r17, %r16, 4;
	// begin inline asm
	ld.shared.f32 %r14, [%r16];
ld.shared.f32 %r15, [%r17];
	// end inline asm
	add.s64 	%rd32, %rd31, %rd27;
	setp.lt.u64 	%p15, %rd32, 1024;
	@%p15 bra 	$L__BB29_22;
	bra.uni 	$L__BB29_21;
$L__BB29_22:
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r22, %r1, %r25;
	add.s32 	%r23, %r22, 4;
	// begin inline asm
	ld.shared.f32 %r20, [%r22];
ld.shared.f32 %r21, [%r23];
	// end inline asm
	setp.eq.s64 	%p16, %rd172, 0;
	mov.u64 	%rd162, -1;
	mov.u64 	%rd177, %rd3;
	@%p16 bra 	$L__BB29_29;
	mul.lo.s64 	%rd176, %rd172, %rd7;
	mul.hi.u64 	%rd81, %rd172, %rd7;
	setp.eq.s64 	%p17, %rd81, 0;
	mov.u64 	%rd174, %rd4;
	@%p17 bra 	$L__BB29_28;
	mov.u64 	%rd173, %rd7;
	mov.u64 	%rd174, %rd4;
$L__BB29_25:
	setp.eq.s64 	%p18, %rd172, 0;
	@%p18 bra 	$L__BB29_55;
	setp.eq.s64 	%p19, %rd173, 0;
	@%p19 bra 	$L__BB29_56;
	div.u64 	%rd83, %rd162, %rd172;
	div.u64 	%rd84, %rd162, %rd173;
	mul.lo.s64 	%rd85, %rd83, %rd172;
	mul.lo.s64 	%rd86, %rd84, %rd173;
	setp.gt.u64 	%p20, %rd85, %rd86;
	max.u64 	%rd87, %rd85, %rd86;
	selp.b64 	%rd88, %rd83, 0, %p20;
	sub.s64 	%rd173, %rd173, %rd88;
	selp.b64 	%rd89, 0, %rd84, %p20;
	sub.s64 	%rd172, %rd172, %rd89;
	add.s64 	%rd90, %rd87, -1;
	sub.s64 	%rd91, %rd2, %rd174;
	shr.u64 	%rd92, %rd91, 3;
	setp.gt.u64 	%p21, %rd92, %rd90;
	shl.b64 	%rd93, %rd87, 3;
	add.s64 	%rd94, %rd174, %rd93;
	selp.b64 	%rd174, %rd94, %rd2, %p21;
	mul.lo.s64 	%rd176, %rd172, %rd173;
	mul.hi.u64 	%rd95, %rd172, %rd173;
	setp.ne.s64 	%p6, %rd95, 0;
	@%p6 bra 	$L__BB29_25;
$L__BB29_28:
	add.s64 	%rd96, %rd176, -1;
	sub.s64 	%rd97, %rd2, %rd174;
	shr.u64 	%rd98, %rd97, 3;
	setp.gt.u64 	%p22, %rd98, %rd96;
	shl.b64 	%rd99, %rd176, 3;
	add.s64 	%rd100, %rd174, %rd99;
	add.s64 	%rd101, %rd100, -8;
	selp.b64 	%rd177, %rd101, 0, %p22;
$L__BB29_29:
	setp.ne.s64 	%p23, %rd177, 0;
	@%p23 bra 	$L__BB29_31;
	bra.uni 	$L__BB29_30;
$L__BB29_31:
	mov.b32 	%f6, %r15;
	mov.b32 	%f5, %r14;
	mov.b32 	%f8, %r21;
	mov.b32 	%f7, %r20;
	// begin inline asm
	add.rn.ftz.f32 %r26, %r14, %r20;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r29, %r15, %r21;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r16], %r26;
st.shared.f32 [%r17], %r29;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r14, %r20;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r46, %r15, %r21;
	// end inline asm
	ld.u32 	%r56, [%rd177];
	ld.u32 	%r53, [%rd177+4];
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r43, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r46, %r53;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r48, %r42, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r43, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r54, %r46, %r56;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r57, %r51, %r54;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r22], %r48;
st.shared.f32 [%r23], %r57;
	// end inline asm
	mov.u64 	%rd9, %rd66;
	@%p1 bra 	$L__BB29_32;
$L__BB29_7:
	shr.u64 	%rd106, %rd9, %r13;
	and.b64  	%rd166, %rd9, %rd29;
	mul.lo.s64 	%rd107, %rd106, %rd28;
	add.s64 	%rd12, %rd107, %rd166;
	setp.lt.u64 	%p24, %rd12, 1024;
	@%p24 bra 	$L__BB29_9;
	bra.uni 	$L__BB29_8;
$L__BB29_9:
	cvt.u32.u64 	%r69, %rd12;
	shl.b32 	%r70, %r69, 3;
	add.s32 	%r67, %r70, %r1;
	add.s32 	%r68, %r67, 4;
	// begin inline asm
	ld.shared.f32 %r65, [%r67];
ld.shared.f32 %r66, [%r68];
	// end inline asm
	add.s64 	%rd13, %rd12, %rd27;
	setp.lt.u64 	%p25, %rd13, 1024;
	@%p25 bra 	$L__BB29_11;
	bra.uni 	$L__BB29_10;
$L__BB29_11:
	cvt.u32.u64 	%r75, %rd13;
	shl.b32 	%r76, %r75, 3;
	add.s32 	%r73, %r76, %r1;
	add.s32 	%r74, %r73, 4;
	// begin inline asm
	ld.shared.f32 %r71, [%r73];
ld.shared.f32 %r72, [%r74];
	// end inline asm
	setp.eq.s64 	%p26, %rd166, 0;
	mov.u64 	%rd171, %rd3;
	@%p26 bra 	$L__BB29_18;
	mul.lo.s64 	%rd170, %rd166, %rd7;
	mul.hi.u64 	%rd116, %rd166, %rd7;
	setp.eq.s64 	%p27, %rd116, 0;
	mov.u64 	%rd168, %rd4;
	@%p27 bra 	$L__BB29_17;
	mov.u64 	%rd167, %rd7;
	mov.u64 	%rd168, %rd4;
$L__BB29_14:
	setp.eq.s64 	%p28, %rd166, 0;
	@%p28 bra 	$L__BB29_53;
	setp.eq.s64 	%p29, %rd167, 0;
	@%p29 bra 	$L__BB29_54;
	div.u64 	%rd118, %rd162, %rd166;
	div.u64 	%rd119, %rd162, %rd167;
	mul.lo.s64 	%rd120, %rd118, %rd166;
	mul.lo.s64 	%rd121, %rd119, %rd167;
	setp.gt.u64 	%p30, %rd120, %rd121;
	max.u64 	%rd122, %rd120, %rd121;
	selp.b64 	%rd123, %rd118, 0, %p30;
	sub.s64 	%rd167, %rd167, %rd123;
	selp.b64 	%rd124, 0, %rd119, %p30;
	sub.s64 	%rd166, %rd166, %rd124;
	add.s64 	%rd125, %rd122, -1;
	sub.s64 	%rd126, %rd2, %rd168;
	shr.u64 	%rd127, %rd126, 3;
	setp.gt.u64 	%p31, %rd127, %rd125;
	shl.b64 	%rd128, %rd122, 3;
	add.s64 	%rd129, %rd168, %rd128;
	selp.b64 	%rd168, %rd129, %rd2, %p31;
	mul.lo.s64 	%rd170, %rd166, %rd167;
	mul.hi.u64 	%rd130, %rd166, %rd167;
	setp.ne.s64 	%p3, %rd130, 0;
	@%p3 bra 	$L__BB29_14;
$L__BB29_17:
	add.s64 	%rd131, %rd170, -1;
	sub.s64 	%rd132, %rd2, %rd168;
	shr.u64 	%rd133, %rd132, 3;
	setp.gt.u64 	%p32, %rd133, %rd131;
	shl.b64 	%rd134, %rd170, 3;
	add.s64 	%rd135, %rd168, %rd134;
	add.s64 	%rd136, %rd135, -8;
	selp.b64 	%rd171, %rd136, 0, %p32;
$L__BB29_18:
	setp.ne.s64 	%p33, %rd171, 0;
	@%p33 bra 	$L__BB29_6;
	bra.uni 	$L__BB29_19;
$L__BB29_6:
	add.s64 	%rd10, %rd9, 1;
	mov.b32 	%f2, %r66;
	mov.b32 	%f1, %r65;
	mov.b32 	%f4, %r72;
	mov.b32 	%f3, %r71;
	// begin inline asm
	add.rn.ftz.f32 %r77, %r65, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r67], %r77;
st.shared.f32 [%r68], %r80;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r94, %r65, %r71;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r97, %r66, %r72;
	// end inline asm
	ld.u32 	%r107, [%rd171];
	ld.u32 	%r104, [%rd171+4];
	// begin inline asm
	mul.rn.ftz.f32 %r93, %r94, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r96, %r97, %r104;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r99, %r93, %r96;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r94, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r97, %r107;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r73], %r99;
st.shared.f32 [%r74], %r108;
	// end inline asm
	add.s64 	%rd141, %rd10, %rd1;
	setp.lt.u64 	%p34, %rd141, %rd10;
	add.s64 	%rd9, %rd9, %rd57;
	setp.gt.u64 	%p35, %rd9, 511;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB29_32;
	bra.uni 	$L__BB29_7;
$L__BB29_33:
	@%p9 bra 	$L__BB29_34;
	and.b64  	%rd146, %rd56, 1;
	setp.eq.b64 	%p39, %rd146, 1;
	mov.pred 	%p40, 0;
	xor.pred  	%p41, %p39, %p40;
	cvt.u32.u64 	%r115, %rd56;
	shl.b32 	%r12, %r115, 4;
	@%p41 bra 	$L__BB29_36;
	add.s32 	%r151, %r1, %r12;
	add.s32 	%r152, %r151, 4;
	// begin inline asm
	ld.shared.f32 %r158, [%r151];
ld.shared.f32 %r161, [%r152];
	// end inline asm
	add.s32 	%r173, %r151, 16;
	add.s32 	%r174, %r151, 20;
	// begin inline asm
	ld.shared.f32 %r159, [%r173];
ld.shared.f32 %r162, [%r174];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r165, %r158, %r159;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r166, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r151], %r165;
st.shared.f32 [%r152], %r166;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r175, %r158, %r159;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r176, %r161, %r162;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r173], %r175;
st.shared.f32 [%r174], %r176;
	// end inline asm
	bra.uni 	$L__BB29_37;
$L__BB29_36:
	and.b32  	%r146, %r12, 8160;
	add.s32 	%r147, %r1, %r146;
	add.s32 	%r130, %r147, 8;
	add.s32 	%r131, %r147, 12;
	// begin inline asm
	ld.shared.f32 %r125, [%r130];
ld.shared.f32 %r128, [%r131];
	// end inline asm
	or.b32  	%r148, %r12, 24;
	add.s32 	%r122, %r1, %r148;
	add.s32 	%r123, %r122, 4;
	// begin inline asm
	ld.shared.f32 %r126, [%r122];
ld.shared.f32 %r129, [%r123];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r132, %r125, %r126;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r133, %r128, %r129;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r130], %r132;
st.shared.f32 [%r131], %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r125, %r126;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r128, %r129;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r145, %r141;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r122], %r144;
st.shared.f32 [%r123], %r145;
	// end inline asm
$L__BB29_37:
	@%p1 bra 	$L__BB29_34;
	add.s64 	%rd46, %rd66, 1;
	and.b64  	%rd147, %rd66, 1;
	setp.eq.b64 	%p42, %rd147, 1;
	xor.pred  	%p44, %p42, %p40;
	not.pred 	%p45, %p44;
	cvt.u32.u64 	%r177, %rd66;
	shl.b32 	%r10, %r177, 4;
	@%p45 bra 	$L__BB29_40;
	bra.uni 	$L__BB29_39;
$L__BB29_40:
	add.s32 	%r213, %r1, %r10;
	add.s32 	%r214, %r213, 4;
	// begin inline asm
	ld.shared.f32 %r220, [%r213];
ld.shared.f32 %r223, [%r214];
	// end inline asm
	add.s32 	%r235, %r213, 16;
	add.s32 	%r236, %r213, 20;
	// begin inline asm
	ld.shared.f32 %r221, [%r235];
ld.shared.f32 %r224, [%r236];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r227, %r220, %r221;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r228, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r213], %r227;
st.shared.f32 [%r214], %r228;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r237, %r220, %r221;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r238, %r223, %r224;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r235], %r237;
st.shared.f32 [%r236], %r238;
	// end inline asm
	bra.uni 	$L__BB29_41;
$L__BB29_39:
	and.b32  	%r208, %r10, 8160;
	add.s32 	%r209, %r1, %r208;
	add.s32 	%r192, %r209, 8;
	add.s32 	%r193, %r209, 12;
	// begin inline asm
	ld.shared.f32 %r187, [%r192];
ld.shared.f32 %r190, [%r193];
	// end inline asm
	or.b32  	%r210, %r10, 24;
	add.s32 	%r184, %r1, %r210;
	add.s32 	%r185, %r184, 4;
	// begin inline asm
	ld.shared.f32 %r188, [%r184];
ld.shared.f32 %r191, [%r185];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r194, %r187, %r188;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r195, %r190, %r191;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r192], %r194;
st.shared.f32 [%r193], %r195;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r187, %r188;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r206, %r190, %r191;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r207, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r184], %r206;
st.shared.f32 [%r185], %r207;
	// end inline asm
$L__BB29_41:
	add.s64 	%rd148, %rd46, %rd1;
	setp.lt.u64 	%p46, %rd148, %rd46;
	add.s64 	%rd178, %rd66, %rd57;
	setp.gt.u64 	%p47, %rd178, 511;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB29_34;
	bra.uni 	$L__BB29_42;
$L__BB29_34:
	bar.sync 	0;
	@%p9 bra 	$L__BB29_51;
	cvt.u32.u64 	%r329, %rd56;
	shl.b32 	%r330, %r329, 4;
	add.s32 	%r303, %r1, %r330;
	add.s32 	%r304, %r303, 4;
	// begin inline asm
	ld.shared.f32 %r310, [%r303];
ld.shared.f32 %r313, [%r304];
	// end inline asm
	add.s32 	%r307, %r303, 8;
	add.s32 	%r308, %r303, 12;
	// begin inline asm
	ld.shared.f32 %r311, [%r307];
ld.shared.f32 %r314, [%r308];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r309, %r310, %r311;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r312, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r303], %r309;
st.shared.f32 [%r304], %r312;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r319, %r310, %r311;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r322, %r313, %r314;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r307], %r319;
st.shared.f32 [%r308], %r322;
	// end inline asm
	@!%p1 bra 	$L__BB29_48;
	bra.uni 	$L__BB29_51;
$L__BB29_48:
	shl.b64 	%rd55, %rd66, 1;
	setp.gt.u64 	%p56, %rd55, 1023;
	@%p56 bra 	$L__BB29_52;
	add.s64 	%rd54, %rd66, 1;
	cvt.u32.u64 	%r359, %rd55;
	shl.b32 	%r360, %r359, 3;
	add.s32 	%r333, %r1, %r360;
	add.s32 	%r334, %r333, 4;
	// begin inline asm
	ld.shared.f32 %r340, [%r333];
ld.shared.f32 %r343, [%r334];
	// end inline asm
	add.s32 	%r337, %r333, 8;
	add.s32 	%r338, %r333, 12;
	// begin inline asm
	ld.shared.f32 %r341, [%r337];
ld.shared.f32 %r344, [%r338];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r339, %r340, %r341;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r342, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r333], %r339;
st.shared.f32 [%r334], %r342;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r349, %r340, %r341;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r352, %r343, %r344;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r337], %r349;
st.shared.f32 [%r338], %r352;
	// end inline asm
	add.s64 	%rd155, %rd54, %rd1;
	setp.lt.u64 	%p57, %rd155, %rd54;
	add.s64 	%rd179, %rd66, %rd57;
	setp.gt.u64 	%p58, %rd179, 511;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB29_51;
$L__BB29_50:
	add.s64 	%rd156, %rd179, 1;
	cvt.u32.u64 	%r389, %rd179;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r363, %r390, %r1;
	add.s32 	%r364, %r363, 4;
	// begin inline asm
	ld.shared.f32 %r370, [%r363];
ld.shared.f32 %r373, [%r364];
	// end inline asm
	add.s32 	%r367, %r363, 8;
	add.s32 	%r368, %r363, 12;
	// begin inline asm
	ld.shared.f32 %r371, [%r367];
ld.shared.f32 %r374, [%r368];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r369, %r370, %r371;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r372, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r363], %r369;
st.shared.f32 [%r364], %r372;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r379, %r370, %r371;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r382, %r373, %r374;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r367], %r379;
st.shared.f32 [%r368], %r382;
	// end inline asm
	add.s64 	%rd157, %rd156, %rd1;
	setp.lt.u64 	%p60, %rd157, %rd156;
	add.s64 	%rd179, %rd179, %rd57;
	setp.gt.u64 	%p61, %rd179, 511;
	or.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB29_51;
	bra.uni 	$L__BB29_50;
$L__BB29_51:
	ret;
$L__BB29_44:
	and.b32  	%r270, %r11, 8160;
	add.s32 	%r271, %r1, %r270;
	add.s32 	%r254, %r271, 8;
	add.s32 	%r255, %r271, 12;
	// begin inline asm
	ld.shared.f32 %r249, [%r254];
ld.shared.f32 %r252, [%r255];
	// end inline asm
	or.b32  	%r272, %r11, 24;
	add.s32 	%r246, %r272, %r1;
	add.s32 	%r247, %r246, 4;
	// begin inline asm
	ld.shared.f32 %r250, [%r246];
ld.shared.f32 %r253, [%r247];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r256, %r249, %r250;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r257, %r252, %r253;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r254], %r256;
st.shared.f32 [%r255], %r257;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r265, %r249, %r250;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r268, %r252, %r253;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r269, %r265;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r246], %r268;
st.shared.f32 [%r247], %r269;
	// end inline asm
$L__BB29_45:
	add.s64 	%rd49, %rd178, 1;
	add.s64 	%rd150, %rd49, %rd1;
	setp.lt.u64 	%p52, %rd150, %rd49;
	add.s64 	%rd178, %rd178, %rd57;
	setp.gt.u64 	%p53, %rd178, 511;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB29_34;
$L__BB29_42:
	and.b64  	%rd149, %rd178, 1;
	setp.eq.b64 	%p49, %rd149, 1;
	xor.pred  	%p51, %p49, %p40;
	cvt.u32.u64 	%r239, %rd178;
	shl.b32 	%r11, %r239, 4;
	@%p51 bra 	$L__BB29_44;
	add.s32 	%r275, %r11, %r1;
	add.s32 	%r276, %r275, 4;
	// begin inline asm
	ld.shared.f32 %r282, [%r275];
ld.shared.f32 %r285, [%r276];
	// end inline asm
	add.s32 	%r297, %r275, 16;
	add.s32 	%r298, %r275, 20;
	// begin inline asm
	ld.shared.f32 %r283, [%r297];
ld.shared.f32 %r286, [%r298];
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r289, %r282, %r283;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r290, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r275], %r289;
st.shared.f32 [%r276], %r290;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r299, %r282, %r283;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r300, %r285, %r286;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r297], %r299;
st.shared.f32 [%r298], %r300;
	// end inline asm
	bra.uni 	$L__BB29_45;
$L__BB29_54:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 150, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 150
$L__BB29_53:
	mov.u64 	%rd139, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd140, %rd139;
	{ // callseq 151, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd140;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 151
$L__BB29_10:
	mov.u64 	%rd112, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd113, %rd112;
	mov.u64 	%rd114, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd115, %rd114;
	{ // callseq 149, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd113;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd115;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 149
$L__BB29_8:
	mov.u64 	%rd108, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd109, %rd108;
	mov.u64 	%rd110, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd111, %rd110;
	{ // callseq 148, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd111;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 148
$L__BB29_19:
	mov.u64 	%rd142, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd143, %rd142;
	{ // callseq 152, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 152
$L__BB29_55:
	mov.u64 	%rd104, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd105, %rd104;
	{ // callseq 147, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd105;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 147
$L__BB29_56:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 146, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 146
$L__BB29_30:
	mov.u64 	%rd144, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_10;
	cvta.global.u64 	%rd145, %rd144;
	{ // callseq 153, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd145;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 153
$L__BB29_4:
	mov.u64 	%rd73, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd74, %rd73;
	mov.u64 	%rd75, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 144, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd76;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 144
$L__BB29_21:
	mov.u64 	%rd77, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd78, %rd77;
	mov.u64 	%rd79, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd80, %rd79;
	{ // callseq 145, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd80;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 145
$L__BB29_5:
	mov.u64 	%rd158, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_5;
	cvta.global.u64 	%rd159, %rd158;
	mov.u64 	%rd160, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_6;
	cvta.global.u64 	%rd161, %rd160;
	{ // callseq 155, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd161;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 155
$L__BB29_52:
	mov.u64 	%rd151, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd152, %rd151;
	mov.u64 	%rd153, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd154, %rd153;
	{ // callseq 154, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd154;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 154

}
	// .globl	daubechies_first_forward_128_kernel
.visible .entry daubechies_first_forward_128_kernel(
	.param .u64 daubechies_first_forward_128_kernel_param_0
)
{
	.reg .pred 	%p<104>;
	.reg .b32 	%r<262>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<407>;

	ld.param.u64 	%rd161, [daubechies_first_forward_128_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd161;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[1024];
    mov.u32 %r6, nonphysical;
	// end inline asm
	mov.u32 	%r9, %ctaid.x;
	ld.global.nc.u64 	%rd5, [%rd1+16];
	ld.global.nc.u64 	%rd162, [%rd1+24];
	and.b64  	%rd163, %rd162, -128;
	mul.wide.u32 	%rd6, %r9, 128;
	setp.ge.u64 	%p16, %rd6, %rd163;
	sub.s64 	%rd165, %rd162, %rd6;
	setp.lt.u64 	%p17, %rd165, 128;
	or.pred  	%p18, %p16, %p17;
	@!%p18 bra 	$L__BB30_2;
	bra.uni 	$L__BB30_1;
$L__BB30_2:
	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd95, %r7;
	mov.u32 	%r8, %ntid.x;
	cvt.u64.u32 	%rd3, %r8;
	cvt.u32.u64 	%r10, %rd95;
	max.u64 	%rd168, %rd95, 128;
	setp.gt.u32 	%p19, %r10, 127;
	not.b64 	%rd169, %rd95;
	add.s64 	%rd9, %rd169, %rd168;
	mov.u64 	%rd350, 0;
	mov.u64 	%rd348, %rd350;
	@%p19 bra 	$L__BB30_7;
	and.b64  	%rd170, %rd9, -4294967296;
	setp.ne.s64 	%p20, %rd170, 0;
	@%p20 bra 	$L__BB30_5;
	bra.uni 	$L__BB30_4;
$L__BB30_5:
	div.u64 	%rd347, %rd9, %rd3;
	bra.uni 	$L__BB30_6;
$L__BB30_4:
	cvt.u32.u64 	%r11, %rd3;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd347, %r13;
$L__BB30_6:
	add.s64 	%rd348, %rd347, 1;
$L__BB30_7:
	@%p19 bra 	$L__BB30_12;
	and.b64  	%rd172, %rd9, -4294967296;
	setp.ne.s64 	%p22, %rd172, 0;
	@%p22 bra 	$L__BB30_10;
	bra.uni 	$L__BB30_9;
$L__BB30_10:
	div.u64 	%rd349, %rd9, %rd3;
	bra.uni 	$L__BB30_11;
$L__BB30_9:
	cvt.u32.u64 	%r15, %rd3;
	cvt.u32.u64 	%r16, %rd9;
	div.u32 	%r17, %r16, %r15;
	cvt.u64.u32 	%rd349, %r17;
$L__BB30_11:
	add.s64 	%rd350, %rd349, 1;
$L__BB30_12:
	shl.b64 	%rd164, %rd6, 3;
	add.s64 	%rd8, %rd3, -1;
	min.u64 	%rd20, %rd348, %rd350;
	setp.ne.s64 	%p23, %rd20, 0;
	shl.b64 	%rd346, %rd3, 3;
	@%p23 bra 	$L__BB30_14;
	bra.uni 	$L__BB30_13;
$L__BB30_14:
	add.s64 	%rd7, %rd5, %rd164;
	shl.b64 	%rd173, %rd95, 3;
	add.s64 	%rd174, %rd7, %rd173;
	add.s64 	%rd355, %rd95, 1;
	shl.b32 	%r23, %r10, 3;
	add.s32 	%r18, %r6, %r23;
	add.s32 	%r19, %r18, 4;
	ld.u32 	%r20, [%rd174];
	ld.u32 	%r21, [%rd174+4];
	// begin inline asm
	st.shared.f32 [%r18], %r20;
st.shared.f32 [%r19], %r21;
	// end inline asm
	setp.eq.s64 	%p24, %rd20, 1;
	@%p24 bra 	$L__BB30_19;
	cvt.u64.u32 	%rd4, %r9;
	add.s64 	%rd353, %rd20, -1;
	shl.b64 	%rd175, %rd4, 10;
	add.s64 	%rd176, %rd175, %rd346;
	add.s64 	%rd178, %rd176, %rd173;
	add.s64 	%rd352, %rd5, %rd178;
	mov.u64 	%rd179, 1016;
	sub.s64 	%rd351, %rd179, %rd173;
	mov.u64 	%rd354, %rd355;
$L__BB30_16:
	add.s64 	%rd32, %rd354, %rd8;
	setp.lt.u64 	%p26, %rd32, 128;
	@%p26 bra 	$L__BB30_18;
	bra.uni 	$L__BB30_17;
$L__BB30_18:
	shr.u64 	%rd180, %rd351, 3;
	setp.gt.u64 	%p25, %rd180, %rd8;
	selp.b64 	%rd31, %rd352, 0, %p25;
	setp.lt.u64 	%p1, %rd32, %rd354;
	add.s64 	%rd185, %rd354, %rd3;
	selp.b64 	%rd354, 128, %rd185, %p1;
	cvt.u32.u64 	%r28, %rd32;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r6;
	add.s32 	%r25, %r24, 4;
	ld.u32 	%r26, [%rd31];
	ld.u32 	%r27, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r27;
	// end inline asm
	add.s64 	%rd353, %rd353, -1;
	add.s64 	%rd352, %rd352, %rd346;
	sub.s64 	%rd351, %rd351, %rd346;
	setp.ne.s64 	%p27, %rd353, 0;
	@%p27 bra 	$L__BB30_16;
	bra.uni 	$L__BB30_19;
$L__BB30_13:
	add.s64 	%rd355, %rd95, 1;
$L__BB30_19:
	ld.global.nc.u64 	%rd38, [%rd1];
	ld.global.nc.u64 	%rd39, [%rd1+8];
	bar.sync 	0;
	setp.lt.u32 	%p28, %r10, 64;
	@%p28 bra 	$L__BB30_20;
	bra.uni 	$L__BB30_25;
$L__BB30_20:
	shl.b32 	%r2, %r10, 4;
	add.s32 	%r33, %r6, %r2;
	add.s32 	%r34, %r33, 4;
	// begin inline asm
	ld.shared.f32 %r31, [%r33];
ld.shared.f32 %r32, [%r34];
	// end inline asm
	setp.ne.s64 	%p29, %rd39, 0;
	@%p29 bra 	$L__BB30_24;
	bra.uni 	$L__BB30_21;
$L__BB30_24:
	mov.b32 	%f2, %r32;
	mov.b32 	%f1, %r31;
	ld.u32 	%r38, [%rd38];
	ld.u32 	%r41, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r31, %r38;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r39, %r32, %r41;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r36, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r31, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r48, %r32, %r38;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r45, %r48;
	// end inline asm
	add.s32 	%r92, %r33, 8;
	add.s32 	%r93, %r33, 12;
	// begin inline asm
	ld.shared.f32 %r59, [%r92];
ld.shared.f32 %r62, [%r93];
	// end inline asm
	ld.u32 	%r72, [%rd38];
	ld.u32 	%r69, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r58, %r59, %r72;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r62, %r69;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r78, %r58, %r61;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r67, %r59, %r69;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r70, %r62, %r72;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r81, %r67, %r70;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r76, %r77, %r78;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r79, %r80, %r81;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r33], %r76;
st.shared.f32 [%r34], %r79;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r86, %r77, %r78;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r89, %r80, %r81;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r92], %r86;
st.shared.f32 [%r93], %r89;
	// end inline asm
	add.s64 	%rd43, %rd95, %rd3;
	setp.lt.u64 	%p30, %rd43, 64;
	@%p30 bra 	$L__BB30_22;
	bra.uni 	$L__BB30_25;
$L__BB30_22:
	cvt.u32.u64 	%r161, %rd43;
	shl.b32 	%r162, %r161, 4;
	add.s32 	%r99, %r6, %r162;
	add.s32 	%r100, %r99, 4;
	// begin inline asm
	ld.shared.f32 %r102, [%r99];
ld.shared.f32 %r105, [%r100];
	// end inline asm
	ld.u32 	%r115, [%rd38];
	ld.u32 	%r112, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r101, %r102, %r115;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r105, %r112;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r142, %r101, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r110, %r102, %r112;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r113, %r105, %r115;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r145, %r110, %r113;
	// end inline asm
	add.s32 	%r157, %r99, 8;
	add.s32 	%r158, %r99, 12;
	// begin inline asm
	ld.shared.f32 %r124, [%r157];
ld.shared.f32 %r127, [%r158];
	// end inline asm
	ld.u32 	%r137, [%rd38];
	ld.u32 	%r134, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r123, %r124, %r137;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r126, %r127, %r134;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r143, %r123, %r126;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r132, %r124, %r134;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r135, %r127, %r137;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r146, %r132, %r135;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r142, %r143;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r145, %r146;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r99], %r141;
st.shared.f32 [%r100], %r144;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r151, %r142, %r143;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r154, %r145, %r146;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r157], %r151;
st.shared.f32 [%r158], %r154;
	// end inline asm
	add.s64 	%rd356, %rd43, %rd3;
	setp.gt.u64 	%p31, %rd356, 63;
	@%p31 bra 	$L__BB30_25;
$L__BB30_23:
	add.s64 	%rd186, %rd356, 1;
	cvt.u32.u64 	%r227, %rd356;
	shl.b32 	%r228, %r227, 4;
	add.s32 	%r165, %r228, %r6;
	add.s32 	%r166, %r165, 4;
	// begin inline asm
	ld.shared.f32 %r168, [%r165];
ld.shared.f32 %r171, [%r166];
	// end inline asm
	ld.u32 	%r181, [%rd38];
	ld.u32 	%r178, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r167, %r168, %r181;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r170, %r171, %r178;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r208, %r167, %r170;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r176, %r168, %r178;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r179, %r171, %r181;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r211, %r176, %r179;
	// end inline asm
	add.s32 	%r223, %r165, 8;
	add.s32 	%r224, %r165, 12;
	// begin inline asm
	ld.shared.f32 %r190, [%r223];
ld.shared.f32 %r193, [%r224];
	// end inline asm
	ld.u32 	%r203, [%rd38];
	ld.u32 	%r200, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r189, %r190, %r203;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r192, %r193, %r200;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r209, %r189, %r192;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r198, %r190, %r200;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r201, %r193, %r203;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r212, %r198, %r201;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r207, %r208, %r209;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r210, %r211, %r212;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r165], %r207;
st.shared.f32 [%r166], %r210;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r217, %r208, %r209;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r220, %r211, %r212;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r223], %r217;
st.shared.f32 [%r224], %r220;
	// end inline asm
	add.s64 	%rd187, %rd186, %rd8;
	setp.lt.u64 	%p32, %rd187, %rd186;
	add.s64 	%rd356, %rd356, %rd3;
	setp.gt.u64 	%p33, %rd356, 63;
	or.pred  	%p34, %p32, %p33;
	@%p34 bra 	$L__BB30_25;
	bra.uni 	$L__BB30_23;
$L__BB30_25:
	ld.global.nc.u64 	%rd189, [%rd1+32];
	ld.global.nc.u64 	%rd190, [%rd1+40];
	and.b64  	%rd191, %rd190, -128;
	setp.lt.u64 	%p35, %rd6, %rd191;
	sub.s64 	%rd193, %rd190, %rd6;
	setp.gt.u64 	%p36, %rd193, 127;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB30_27;
	bra.uni 	$L__BB30_26;
$L__BB30_27:
	setp.gt.u32 	%p38, %r10, 63;
	bar.sync 	0;
	mov.u64 	%rd363, 0;
	mov.u64 	%rd93, %rd363;
	@%p38 bra 	$L__BB30_31;
	setp.eq.s32 	%p39, %r10, 0;
	selp.b64 	%rd198, 1, %rd355, %p39;
	add.s64 	%rd357, %rd198, %rd8;
	setp.gt.u64 	%p40, %rd357, 63;
	mov.u64 	%rd93, 1;
	@%p40 bra 	$L__BB30_31;
	mov.u64 	%rd93, 1;
$L__BB30_30:
	add.s64 	%rd200, %rd357, 1;
	add.s64 	%rd93, %rd93, 1;
	add.s64 	%rd201, %rd200, %rd8;
	setp.lt.u64 	%p41, %rd201, %rd200;
	add.s64 	%rd357, %rd357, %rd3;
	setp.gt.u64 	%p42, %rd357, 63;
	or.pred  	%p43, %p41, %p42;
	@!%p43 bra 	$L__BB30_30;
	bra.uni 	$L__BB30_31;
$L__BB30_31:
	setp.eq.s64 	%p99, %rd93, 0;
	mov.u64 	%rd362, %rd363;
	@%p99 bra 	$L__BB30_38;
	mov.u64 	%rd361, 0;
	@%p19 bra 	$L__BB30_37;
	and.b64  	%rd205, %rd9, -4294967296;
	setp.ne.s64 	%p45, %rd205, 0;
	@%p45 bra 	$L__BB30_35;
	bra.uni 	$L__BB30_34;
$L__BB30_35:
	div.u64 	%rd360, %rd9, %rd3;
	bra.uni 	$L__BB30_36;
$L__BB30_34:
	cvt.u32.u64 	%r232, %rd3;
	cvt.u32.u64 	%r233, %rd9;
	div.u32 	%r234, %r233, %r232;
	cvt.u64.u32 	%rd360, %r234;
$L__BB30_36:
	add.s64 	%rd361, %rd360, 1;
$L__BB30_37:
	min.u64 	%rd362, %rd361, %rd93;
$L__BB30_38:
	add.s64 	%rd44, %rd189, %rd164;
	@%p38 bra 	$L__BB30_40;
	mov.u64 	%rd207, 63;
	sub.s64 	%rd60, %rd207, %rd95;
	cvt.u32.u64 	%r236, %rd60;
	cvt.u32.u64 	%r237, %rd3;
	div.u32 	%r238, %r236, %r237;
	cvt.u64.u32 	%rd208, %r238;
	add.s64 	%rd363, %rd208, 1;
$L__BB30_40:
	selp.b64 	%rd396, %rd44, 0, %p37;
	add.s64 	%rd46, %rd44, 1024;
	min.u64 	%rd63, %rd362, %rd363;
	setp.eq.s64 	%p47, %rd63, 0;
	@%p47 bra 	$L__BB30_55;
	setp.eq.s64 	%p48, %rd93, 0;
	mov.u64 	%rd369, 0;
	mov.u64 	%rd374, %rd396;
	mov.u64 	%rd375, %rd95;
	mov.u64 	%rd367, %rd369;
	@%p48 bra 	$L__BB30_45;
	add.s64 	%rd369, %rd93, -1;
	setp.eq.s32 	%p49, %r10, 0;
	@%p49 bra 	$L__BB30_44;
	setp.lt.u32 	%p50, %r10, 128;
	shl.b64 	%rd212, %rd95, 3;
	add.s64 	%rd213, %rd396, %rd212;
	add.s64 	%rd214, %rd213, 8;
	selp.b64 	%rd374, %rd214, %rd46, %p50;
	selp.b64 	%rd367, %rd213, 0, %p50;
	mov.u64 	%rd375, 0;
	bra.uni 	$L__BB30_45;
$L__BB30_44:
	add.s64 	%rd374, %rd396, 8;
	mov.u64 	%rd375, 0;
	mov.u64 	%rd367, %rd396;
$L__BB30_45:
	@%p38 bra 	$L__BB30_53;
	add.s32 	%r5, %r6, 8;
	shl.b32 	%r247, %r10, 4;
	add.s32 	%r244, %r5, %r247;
	add.s32 	%r245, %r244, 4;
	// begin inline asm
	ld.shared.f32 %r242, [%r244];
ld.shared.f32 %r243, [%r245];
	// end inline asm
	st.u32 	[%rd367], %r242;
	st.u32 	[%rd367+4], %r243;
	setp.eq.s64 	%p52, %rd63, 1;
	@%p52 bra 	$L__BB30_55;
	mov.pred 	%p97, 0;
	add.s64 	%rd372, %rd95, 1;
	add.s64 	%rd368, %rd63, -1;
	mov.u64 	%rd217, 0;
$L__BB30_48:
	setp.eq.s64 	%p53, %rd369, 0;
	mov.u64 	%rd373, %rd217;
	mov.u64 	%rd376, %rd217;
	@%p53 bra 	$L__BB30_52;
	add.s64 	%rd373, %rd369, -1;
	selp.b64 	%rd80, 0, %rd8, %p99;
	setp.ne.s64 	%p54, %rd375, 0;
	sub.s64 	%rd344, %rd46, %rd374;
	@%p54 bra 	$L__BB30_51;
	shr.u64 	%rd227, %rd344, 3;
	setp.gt.u64 	%p58, %rd227, %rd80;
	shl.b64 	%rd228, %rd80, 3;
	add.s64 	%rd229, %rd374, %rd228;
	add.s64 	%rd230, %rd229, 8;
	selp.b64 	%rd374, %rd230, %rd46, %p58;
	selp.b64 	%rd376, %rd229, 0, %p58;
	mov.u64 	%rd375, 0;
	mov.pred 	%p99, %p97;
	bra.uni 	$L__BB30_52;
$L__BB30_51:
	add.s64 	%rd219, %rd80, %rd375;
	shr.u64 	%rd221, %rd344, 3;
	setp.gt.u64 	%p56, %rd221, %rd219;
	shl.b64 	%rd222, %rd219, 3;
	add.s64 	%rd223, %rd374, %rd222;
	add.s64 	%rd224, %rd223, 8;
	selp.b64 	%rd374, %rd224, %rd46, %p56;
	selp.b64 	%rd376, %rd223, 0, %p56;
	mov.u64 	%rd375, 0;
	mov.pred 	%p99, %p97;
$L__BB30_52:
	add.s64 	%rd89, %rd372, %rd8;
	shl.b64 	%rd90, %rd89, 1;
	setp.lt.u64 	%p59, %rd90, 128;
	@%p59 bra 	$L__BB30_54;
	bra.uni 	$L__BB30_53;
$L__BB30_54:
	setp.lt.u64 	%p5, %rd89, %rd372;
	setp.gt.u64 	%p60, %rd89, 63;
	add.s64 	%rd235, %rd89, 1;
	selp.b64 	%rd236, 64, %rd235, %p60;
	selp.b64 	%rd372, 64, %rd236, %p5;
	cvt.u32.u64 	%r252, %rd90;
	shl.b32 	%r253, %r252, 3;
	add.s32 	%r250, %r253, %r5;
	add.s32 	%r251, %r250, 4;
	// begin inline asm
	ld.shared.f32 %r248, [%r250];
ld.shared.f32 %r249, [%r251];
	// end inline asm
	st.u32 	[%rd376], %r248;
	st.u32 	[%rd376+4], %r249;
	add.s64 	%rd368, %rd368, -1;
	setp.ne.s64 	%p61, %rd368, 0;
	mov.u64 	%rd369, %rd373;
	@%p61 bra 	$L__BB30_48;
$L__BB30_55:
	mov.u64 	%rd403, 0;
	mov.pred 	%p100, -1;
	mov.u64 	%rd404, %rd95;
	mov.pred 	%p103, %p100;
$L__BB30_56:
	setp.ne.s64 	%p63, %rd93, 0;
	@%p63 bra 	$L__BB30_60;
	bra.uni 	$L__BB30_57;
$L__BB30_60:
	@%p100 bra 	$L__BB30_63;
	bra.uni 	$L__BB30_61;
$L__BB30_63:
	setp.ne.s64 	%p64, %rd95, 0;
	@%p64 bra 	$L__BB30_65;
	bra.uni 	$L__BB30_64;
$L__BB30_65:
	sub.s64 	%rd238, %rd46, %rd396;
	shr.u64 	%rd239, %rd238, 3;
	setp.gt.u64 	%p65, %rd239, %rd95;
	shl.b64 	%rd240, %rd95, 3;
	add.s64 	%rd241, %rd396, %rd240;
	add.s64 	%rd242, %rd241, 8;
	selp.b64 	%rd396, %rd242, %rd46, %p65;
	bra.uni 	$L__BB30_66;
$L__BB30_57:
	selp.b64 	%rd98, 0, %rd8, %p100;
	setp.ne.s64 	%p86, %rd95, 0;
	@%p86 bra 	$L__BB30_59;
	bra.uni 	$L__BB30_58;
$L__BB30_59:
	add.s64 	%rd317, %rd98, %rd95;
	sub.s64 	%rd318, %rd46, %rd396;
	shr.u64 	%rd319, %rd318, 3;
	setp.gt.u64 	%p87, %rd319, %rd317;
	shl.b64 	%rd320, %rd317, 3;
	add.s64 	%rd321, %rd396, %rd320;
	add.s64 	%rd322, %rd321, 8;
	selp.b64 	%rd401, %rd322, %rd46, %p87;
	selp.b64 	%rd402, %rd321, 0, %p87;
	bra.uni 	$L__BB30_88;
$L__BB30_58:
	sub.s64 	%rd323, %rd46, %rd396;
	shr.u64 	%rd324, %rd323, 3;
	setp.gt.u64 	%p88, %rd324, %rd98;
	shl.b64 	%rd325, %rd98, 3;
	add.s64 	%rd326, %rd396, %rd325;
	add.s64 	%rd327, %rd326, 8;
	selp.b64 	%rd401, %rd327, %rd46, %p88;
	selp.b64 	%rd402, %rd326, 0, %p88;
	bra.uni 	$L__BB30_88;
$L__BB30_64:
	setp.eq.s64 	%p66, %rd396, %rd46;
	selp.b64 	%rd243, 0, 8, %p66;
	add.s64 	%rd396, %rd396, %rd243;
$L__BB30_66:
	add.s64 	%rd93, %rd93, -1;
	mov.u64 	%rd95, 0;
$L__BB30_61:
	setp.eq.s64 	%p67, %rd93, -1;
	@%p67 bra 	$L__BB30_67;
	add.s64 	%rd388, %rd93, 1;
	bra.uni 	$L__BB30_70;
$L__BB30_67:
	setp.ne.s64 	%p68, %rd95, 0;
	sub.s64 	%rd345, %rd46, %rd396;
	@%p68 bra 	$L__BB30_69;
	bra.uni 	$L__BB30_68;
$L__BB30_69:
	add.s64 	%rd247, %rd95, %rd8;
	shr.u64 	%rd249, %rd345, 3;
	setp.gt.u64 	%p69, %rd249, %rd247;
	add.s64 	%rd250, %rd95, %rd3;
	shl.b64 	%rd251, %rd250, 3;
	add.s64 	%rd252, %rd396, %rd251;
	selp.b64 	%rd396, %rd252, %rd46, %p69;
	mov.u64 	%rd388, -1;
	mov.u64 	%rd95, 0;
	bra.uni 	$L__BB30_70;
$L__BB30_68:
	shr.u64 	%rd256, %rd345, 3;
	setp.gt.u64 	%p70, %rd256, %rd8;
	add.s64 	%rd258, %rd396, %rd346;
	selp.b64 	%rd396, %rd258, %rd46, %p70;
	mov.u64 	%rd388, -1;
	mov.u64 	%rd95, 0;
$L__BB30_70:
	mul.lo.s64 	%rd398, %rd388, %rd3;
	mul.hi.u64 	%rd259, %rd388, %rd3;
	setp.eq.s64 	%p71, %rd259, 0;
	@%p71 bra 	$L__BB30_82;
	mov.u64 	%rd260, -1;
	div.u64 	%rd261, %rd260, %rd388;
	div.u64 	%rd262, %rd260, %rd3;
	mul.lo.s64 	%rd263, %rd261, %rd388;
	mul.lo.s64 	%rd264, %rd262, %rd3;
	max.u64 	%rd117, %rd263, %rd264;
	add.s64 	%rd390, %rd117, -1;
	setp.eq.s64 	%p73, %rd95, 0;
	@%p73 bra 	$L__BB30_76;
	add.s64 	%rd267, %rd95, %rd390;
	setp.lt.u64 	%p74, %rd267, %rd95;
	@%p74 bra 	$L__BB30_74;
	bra.uni 	$L__BB30_73;
$L__BB30_74:
	add.s64 	%rd268, %rd95, -1;
	sub.s64 	%rd269, %rd46, %rd396;
	shr.u64 	%rd270, %rd269, 3;
	setp.le.u64 	%p75, %rd270, %rd268;
	shl.b64 	%rd271, %rd95, 3;
	add.s64 	%rd389, %rd396, %rd271;
	mov.u64 	%rd396, %rd46;
	@%p75 bra 	$L__BB30_78;
	bra.uni 	$L__BB30_75;
$L__BB30_76:
	sub.s64 	%rd275, %rd46, %rd396;
	shr.u64 	%rd276, %rd275, 3;
	setp.gt.u64 	%p102, %rd276, %rd390;
	shl.b64 	%rd277, %rd117, 3;
	add.s64 	%rd278, %rd396, %rd277;
	add.s64 	%rd391, %rd278, -8;
	bra.uni 	$L__BB30_77;
$L__BB30_73:
	add.s64 	%rd390, %rd390, %rd95;
	mov.u64 	%rd389, %rd396;
$L__BB30_75:
	sub.s64 	%rd272, %rd46, %rd389;
	shr.u64 	%rd273, %rd272, 3;
	setp.gt.u64 	%p102, %rd273, %rd390;
	shl.b64 	%rd274, %rd390, 3;
	add.s64 	%rd391, %rd389, %rd274;
$L__BB30_77:
	add.s64 	%rd279, %rd391, 8;
	selp.b64 	%rd396, %rd279, %rd46, %p102;
$L__BB30_78:
	setp.gt.u64 	%p72, %rd263, %rd264;
	selp.b64 	%rd265, %rd261, 0, %p72;
	sub.s64 	%rd394, %rd3, %rd265;
	selp.b64 	%rd266, 0, %rd262, %p72;
	sub.s64 	%rd393, %rd388, %rd266;
	mul.lo.s64 	%rd398, %rd393, %rd394;
	mul.hi.u64 	%rd281, %rd393, %rd394;
	mov.u64 	%rd95, 0;
	setp.eq.s64 	%p76, %rd281, 0;
	@%p76 bra 	$L__BB30_82;
$L__BB30_79:
	setp.eq.s64 	%p77, %rd393, 0;
	@%p77 bra 	$L__BB30_95;
	setp.eq.s64 	%p78, %rd394, 0;
	@%p78 bra 	$L__BB30_96;
	div.u64 	%rd284, %rd260, %rd393;
	div.u64 	%rd285, %rd260, %rd394;
	mul.lo.s64 	%rd286, %rd284, %rd393;
	mul.lo.s64 	%rd287, %rd285, %rd394;
	setp.gt.u64 	%p79, %rd286, %rd287;
	selp.b64 	%rd288, %rd284, 0, %p79;
	sub.s64 	%rd394, %rd394, %rd288;
	selp.b64 	%rd289, 0, %rd285, %p79;
	sub.s64 	%rd393, %rd393, %rd289;
	max.u64 	%rd290, %rd286, %rd287;
	add.s64 	%rd291, %rd290, -1;
	shl.b64 	%rd292, %rd290, 3;
	add.s64 	%rd293, %rd396, %rd292;
	sub.s64 	%rd294, %rd46, %rd396;
	shr.u64 	%rd295, %rd294, 3;
	setp.gt.u64 	%p80, %rd295, %rd291;
	selp.b64 	%rd396, %rd293, %rd46, %p80;
	mul.lo.s64 	%rd398, %rd393, %rd394;
	mul.hi.u64 	%rd296, %rd393, %rd394;
	setp.ne.s64 	%p13, %rd296, 0;
	@%p13 bra 	$L__BB30_79;
$L__BB30_82:
	add.s64 	%rd400, %rd398, -1;
	setp.ne.s64 	%p81, %rd95, 0;
	@%p81 bra 	$L__BB30_84;
	bra.uni 	$L__BB30_83;
$L__BB30_84:
	add.s64 	%rd297, %rd95, %rd400;
	setp.lt.u64 	%p82, %rd297, %rd95;
	@%p82 bra 	$L__BB30_86;
	bra.uni 	$L__BB30_85;
$L__BB30_86:
	add.s64 	%rd299, %rd95, -1;
	sub.s64 	%rd300, %rd46, %rd396;
	shr.u64 	%rd301, %rd300, 3;
	setp.le.u64 	%p83, %rd301, %rd299;
	shl.b64 	%rd302, %rd95, 3;
	add.s64 	%rd396, %rd396, %rd302;
	mov.u64 	%rd402, 0;
	mov.u64 	%rd401, %rd46;
	@%p83 bra 	$L__BB30_88;
	bra.uni 	$L__BB30_87;
$L__BB30_83:
	sub.s64 	%rd308, %rd46, %rd396;
	shr.u64 	%rd309, %rd308, 3;
	setp.gt.u64 	%p85, %rd309, %rd400;
	shl.b64 	%rd310, %rd398, 3;
	add.s64 	%rd311, %rd396, %rd310;
	add.s64 	%rd312, %rd311, -8;
	selp.b64 	%rd401, %rd311, %rd46, %p85;
	selp.b64 	%rd402, %rd312, 0, %p85;
	bra.uni 	$L__BB30_88;
$L__BB30_85:
	add.s64 	%rd400, %rd400, %rd95;
$L__BB30_87:
	sub.s64 	%rd303, %rd46, %rd396;
	shr.u64 	%rd304, %rd303, 3;
	setp.gt.u64 	%p84, %rd304, %rd400;
	shl.b64 	%rd305, %rd400, 3;
	add.s64 	%rd306, %rd396, %rd305;
	add.s64 	%rd307, %rd306, 8;
	selp.b64 	%rd401, %rd307, %rd46, %p84;
	selp.b64 	%rd402, %rd306, 0, %p84;
$L__BB30_88:
	setp.eq.s64 	%p89, %rd402, 0;
	mov.u64 	%rd406, 0;
	@%p89 bra 	$L__BB30_90;
	selp.b64 	%rd331, 0, %rd8, %p103;
	add.s64 	%rd333, %rd331, %rd404;
	add.s64 	%rd405, %rd333, %rd403;
	setp.lt.u64 	%p91, %rd405, %rd403;
	setp.gt.u64 	%p92, %rd405, 63;
	or.pred  	%p93, %p91, %p92;
	add.s64 	%rd334, %rd405, 1;
	selp.b64 	%rd403, 64, %rd334, %p93;
	selp.b64 	%rd406, 0, %rd402, %p93;
	mov.pred 	%p103, 0;
	mov.u64 	%rd404, 0;
$L__BB30_90:
	setp.eq.s64 	%p94, %rd406, 0;
	@%p94 bra 	$L__BB30_94;
	shl.b64 	%rd160, %rd405, 1;
	setp.lt.u64 	%p95, %rd160, 128;
	@%p95 bra 	$L__BB30_93;
	bra.uni 	$L__BB30_92;
$L__BB30_93:
	cvt.u32.u64 	%r258, %rd160;
	shl.b32 	%r259, %r258, 3;
	add.s32 	%r256, %r259, %r6;
	add.s32 	%r257, %r256, 4;
	// begin inline asm
	ld.shared.f32 %r254, [%r256];
ld.shared.f32 %r255, [%r257];
	// end inline asm
	st.u32 	[%rd406], %r254;
	st.u32 	[%rd406+4], %r255;
	mov.pred 	%p100, 0;
	mov.u64 	%rd93, 0;
	mov.u64 	%rd396, %rd401;
	mov.u64 	%rd95, %rd93;
	bra.uni 	$L__BB30_56;
$L__BB30_94:
	ret;
$L__BB30_95:
	mov.u64 	%rd315, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 160, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 160
$L__BB30_96:
	mov.u64 	%rd313, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 159, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 159
$L__BB30_92:
	mov.u64 	%rd335, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd336, %rd335;
	mov.u64 	%rd337, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd338, %rd337;
	{ // callseq 161, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd336;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd338;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 161
$L__BB30_53:
	mov.u64 	%rd231, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd232, %rd231;
	mov.u64 	%rd233, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd234, %rd233;
	{ // callseq 158, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd232;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd234;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 158
$L__BB30_17:
	mov.u64 	%rd181, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd182, %rd181;
	mov.u64 	%rd183, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd184, %rd183;
	{ // callseq 156, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd182;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd184;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 156
$L__BB30_1:
	mov.u64 	%rd342, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_12;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 163, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 163
$L__BB30_26:
	mov.u64 	%rd194, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_13;
	cvta.global.u64 	%rd195, %rd194;
	{ // callseq 157, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd195;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 157
$L__BB30_21:
	mov.u64 	%rd340, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_16;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 162, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd341;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 162

}
	// .globl	daubechies_first_forward_256_kernel
.visible .entry daubechies_first_forward_256_kernel(
	.param .u64 daubechies_first_forward_256_kernel_param_0
)
{
	.reg .pred 	%p<104>;
	.reg .b32 	%r<262>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<407>;

	ld.param.u64 	%rd161, [daubechies_first_forward_256_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd161;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[2048];
    mov.u32 %r6, nonphysical;
	// end inline asm
	mov.u32 	%r9, %ctaid.x;
	ld.global.nc.u64 	%rd5, [%rd1+16];
	ld.global.nc.u64 	%rd162, [%rd1+24];
	and.b64  	%rd163, %rd162, -256;
	mul.wide.u32 	%rd6, %r9, 256;
	setp.ge.u64 	%p16, %rd6, %rd163;
	sub.s64 	%rd165, %rd162, %rd6;
	setp.lt.u64 	%p17, %rd165, 256;
	or.pred  	%p18, %p16, %p17;
	@!%p18 bra 	$L__BB31_2;
	bra.uni 	$L__BB31_1;
$L__BB31_2:
	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd95, %r7;
	mov.u32 	%r8, %ntid.x;
	cvt.u64.u32 	%rd3, %r8;
	cvt.u32.u64 	%r10, %rd95;
	max.u64 	%rd168, %rd95, 256;
	setp.gt.u32 	%p19, %r10, 255;
	not.b64 	%rd169, %rd95;
	add.s64 	%rd9, %rd169, %rd168;
	mov.u64 	%rd350, 0;
	mov.u64 	%rd348, %rd350;
	@%p19 bra 	$L__BB31_7;
	and.b64  	%rd170, %rd9, -4294967296;
	setp.ne.s64 	%p20, %rd170, 0;
	@%p20 bra 	$L__BB31_5;
	bra.uni 	$L__BB31_4;
$L__BB31_5:
	div.u64 	%rd347, %rd9, %rd3;
	bra.uni 	$L__BB31_6;
$L__BB31_4:
	cvt.u32.u64 	%r11, %rd3;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd347, %r13;
$L__BB31_6:
	add.s64 	%rd348, %rd347, 1;
$L__BB31_7:
	@%p19 bra 	$L__BB31_12;
	and.b64  	%rd172, %rd9, -4294967296;
	setp.ne.s64 	%p22, %rd172, 0;
	@%p22 bra 	$L__BB31_10;
	bra.uni 	$L__BB31_9;
$L__BB31_10:
	div.u64 	%rd349, %rd9, %rd3;
	bra.uni 	$L__BB31_11;
$L__BB31_9:
	cvt.u32.u64 	%r15, %rd3;
	cvt.u32.u64 	%r16, %rd9;
	div.u32 	%r17, %r16, %r15;
	cvt.u64.u32 	%rd349, %r17;
$L__BB31_11:
	add.s64 	%rd350, %rd349, 1;
$L__BB31_12:
	shl.b64 	%rd164, %rd6, 3;
	add.s64 	%rd8, %rd3, -1;
	min.u64 	%rd20, %rd348, %rd350;
	setp.ne.s64 	%p23, %rd20, 0;
	shl.b64 	%rd346, %rd3, 3;
	@%p23 bra 	$L__BB31_14;
	bra.uni 	$L__BB31_13;
$L__BB31_14:
	add.s64 	%rd7, %rd5, %rd164;
	shl.b64 	%rd173, %rd95, 3;
	add.s64 	%rd174, %rd7, %rd173;
	add.s64 	%rd355, %rd95, 1;
	shl.b32 	%r23, %r10, 3;
	add.s32 	%r18, %r6, %r23;
	add.s32 	%r19, %r18, 4;
	ld.u32 	%r20, [%rd174];
	ld.u32 	%r21, [%rd174+4];
	// begin inline asm
	st.shared.f32 [%r18], %r20;
st.shared.f32 [%r19], %r21;
	// end inline asm
	setp.eq.s64 	%p24, %rd20, 1;
	@%p24 bra 	$L__BB31_19;
	cvt.u64.u32 	%rd4, %r9;
	add.s64 	%rd353, %rd20, -1;
	shl.b64 	%rd175, %rd4, 11;
	add.s64 	%rd176, %rd175, %rd346;
	add.s64 	%rd178, %rd176, %rd173;
	add.s64 	%rd352, %rd5, %rd178;
	mov.u64 	%rd179, 2040;
	sub.s64 	%rd351, %rd179, %rd173;
	mov.u64 	%rd354, %rd355;
$L__BB31_16:
	add.s64 	%rd32, %rd354, %rd8;
	setp.lt.u64 	%p26, %rd32, 256;
	@%p26 bra 	$L__BB31_18;
	bra.uni 	$L__BB31_17;
$L__BB31_18:
	shr.u64 	%rd180, %rd351, 3;
	setp.gt.u64 	%p25, %rd180, %rd8;
	selp.b64 	%rd31, %rd352, 0, %p25;
	setp.lt.u64 	%p1, %rd32, %rd354;
	add.s64 	%rd185, %rd354, %rd3;
	selp.b64 	%rd354, 256, %rd185, %p1;
	cvt.u32.u64 	%r28, %rd32;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r6;
	add.s32 	%r25, %r24, 4;
	ld.u32 	%r26, [%rd31];
	ld.u32 	%r27, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r27;
	// end inline asm
	add.s64 	%rd353, %rd353, -1;
	add.s64 	%rd352, %rd352, %rd346;
	sub.s64 	%rd351, %rd351, %rd346;
	setp.ne.s64 	%p27, %rd353, 0;
	@%p27 bra 	$L__BB31_16;
	bra.uni 	$L__BB31_19;
$L__BB31_13:
	add.s64 	%rd355, %rd95, 1;
$L__BB31_19:
	ld.global.nc.u64 	%rd38, [%rd1];
	ld.global.nc.u64 	%rd39, [%rd1+8];
	bar.sync 	0;
	setp.lt.u32 	%p28, %r10, 128;
	@%p28 bra 	$L__BB31_20;
	bra.uni 	$L__BB31_25;
$L__BB31_20:
	shl.b32 	%r2, %r10, 4;
	add.s32 	%r33, %r6, %r2;
	add.s32 	%r34, %r33, 4;
	// begin inline asm
	ld.shared.f32 %r31, [%r33];
ld.shared.f32 %r32, [%r34];
	// end inline asm
	setp.ne.s64 	%p29, %rd39, 0;
	@%p29 bra 	$L__BB31_24;
	bra.uni 	$L__BB31_21;
$L__BB31_24:
	mov.b32 	%f2, %r32;
	mov.b32 	%f1, %r31;
	ld.u32 	%r38, [%rd38];
	ld.u32 	%r41, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r31, %r38;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r39, %r32, %r41;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r36, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r31, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r48, %r32, %r38;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r45, %r48;
	// end inline asm
	add.s32 	%r92, %r33, 8;
	add.s32 	%r93, %r33, 12;
	// begin inline asm
	ld.shared.f32 %r59, [%r92];
ld.shared.f32 %r62, [%r93];
	// end inline asm
	ld.u32 	%r72, [%rd38];
	ld.u32 	%r69, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r58, %r59, %r72;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r62, %r69;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r78, %r58, %r61;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r67, %r59, %r69;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r70, %r62, %r72;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r81, %r67, %r70;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r76, %r77, %r78;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r79, %r80, %r81;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r33], %r76;
st.shared.f32 [%r34], %r79;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r86, %r77, %r78;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r89, %r80, %r81;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r92], %r86;
st.shared.f32 [%r93], %r89;
	// end inline asm
	add.s64 	%rd43, %rd95, %rd3;
	setp.lt.u64 	%p30, %rd43, 128;
	@%p30 bra 	$L__BB31_22;
	bra.uni 	$L__BB31_25;
$L__BB31_22:
	cvt.u32.u64 	%r161, %rd43;
	shl.b32 	%r162, %r161, 4;
	add.s32 	%r99, %r6, %r162;
	add.s32 	%r100, %r99, 4;
	// begin inline asm
	ld.shared.f32 %r102, [%r99];
ld.shared.f32 %r105, [%r100];
	// end inline asm
	ld.u32 	%r115, [%rd38];
	ld.u32 	%r112, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r101, %r102, %r115;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r105, %r112;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r142, %r101, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r110, %r102, %r112;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r113, %r105, %r115;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r145, %r110, %r113;
	// end inline asm
	add.s32 	%r157, %r99, 8;
	add.s32 	%r158, %r99, 12;
	// begin inline asm
	ld.shared.f32 %r124, [%r157];
ld.shared.f32 %r127, [%r158];
	// end inline asm
	ld.u32 	%r137, [%rd38];
	ld.u32 	%r134, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r123, %r124, %r137;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r126, %r127, %r134;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r143, %r123, %r126;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r132, %r124, %r134;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r135, %r127, %r137;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r146, %r132, %r135;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r142, %r143;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r145, %r146;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r99], %r141;
st.shared.f32 [%r100], %r144;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r151, %r142, %r143;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r154, %r145, %r146;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r157], %r151;
st.shared.f32 [%r158], %r154;
	// end inline asm
	add.s64 	%rd356, %rd43, %rd3;
	setp.gt.u64 	%p31, %rd356, 127;
	@%p31 bra 	$L__BB31_25;
$L__BB31_23:
	add.s64 	%rd186, %rd356, 1;
	cvt.u32.u64 	%r227, %rd356;
	shl.b32 	%r228, %r227, 4;
	add.s32 	%r165, %r228, %r6;
	add.s32 	%r166, %r165, 4;
	// begin inline asm
	ld.shared.f32 %r168, [%r165];
ld.shared.f32 %r171, [%r166];
	// end inline asm
	ld.u32 	%r181, [%rd38];
	ld.u32 	%r178, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r167, %r168, %r181;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r170, %r171, %r178;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r208, %r167, %r170;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r176, %r168, %r178;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r179, %r171, %r181;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r211, %r176, %r179;
	// end inline asm
	add.s32 	%r223, %r165, 8;
	add.s32 	%r224, %r165, 12;
	// begin inline asm
	ld.shared.f32 %r190, [%r223];
ld.shared.f32 %r193, [%r224];
	// end inline asm
	ld.u32 	%r203, [%rd38];
	ld.u32 	%r200, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r189, %r190, %r203;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r192, %r193, %r200;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r209, %r189, %r192;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r198, %r190, %r200;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r201, %r193, %r203;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r212, %r198, %r201;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r207, %r208, %r209;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r210, %r211, %r212;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r165], %r207;
st.shared.f32 [%r166], %r210;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r217, %r208, %r209;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r220, %r211, %r212;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r223], %r217;
st.shared.f32 [%r224], %r220;
	// end inline asm
	add.s64 	%rd187, %rd186, %rd8;
	setp.lt.u64 	%p32, %rd187, %rd186;
	add.s64 	%rd356, %rd356, %rd3;
	setp.gt.u64 	%p33, %rd356, 127;
	or.pred  	%p34, %p32, %p33;
	@%p34 bra 	$L__BB31_25;
	bra.uni 	$L__BB31_23;
$L__BB31_25:
	ld.global.nc.u64 	%rd189, [%rd1+32];
	ld.global.nc.u64 	%rd190, [%rd1+40];
	and.b64  	%rd191, %rd190, -256;
	setp.lt.u64 	%p35, %rd6, %rd191;
	sub.s64 	%rd193, %rd190, %rd6;
	setp.gt.u64 	%p36, %rd193, 255;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB31_27;
	bra.uni 	$L__BB31_26;
$L__BB31_27:
	setp.gt.u32 	%p38, %r10, 127;
	bar.sync 	0;
	mov.u64 	%rd363, 0;
	mov.u64 	%rd93, %rd363;
	@%p38 bra 	$L__BB31_31;
	setp.eq.s32 	%p39, %r10, 0;
	selp.b64 	%rd198, 1, %rd355, %p39;
	add.s64 	%rd357, %rd198, %rd8;
	setp.gt.u64 	%p40, %rd357, 127;
	mov.u64 	%rd93, 1;
	@%p40 bra 	$L__BB31_31;
	mov.u64 	%rd93, 1;
$L__BB31_30:
	add.s64 	%rd200, %rd357, 1;
	add.s64 	%rd93, %rd93, 1;
	add.s64 	%rd201, %rd200, %rd8;
	setp.lt.u64 	%p41, %rd201, %rd200;
	add.s64 	%rd357, %rd357, %rd3;
	setp.gt.u64 	%p42, %rd357, 127;
	or.pred  	%p43, %p41, %p42;
	@!%p43 bra 	$L__BB31_30;
	bra.uni 	$L__BB31_31;
$L__BB31_31:
	setp.eq.s64 	%p99, %rd93, 0;
	mov.u64 	%rd362, %rd363;
	@%p99 bra 	$L__BB31_38;
	mov.u64 	%rd361, 0;
	@%p19 bra 	$L__BB31_37;
	and.b64  	%rd205, %rd9, -4294967296;
	setp.ne.s64 	%p45, %rd205, 0;
	@%p45 bra 	$L__BB31_35;
	bra.uni 	$L__BB31_34;
$L__BB31_35:
	div.u64 	%rd360, %rd9, %rd3;
	bra.uni 	$L__BB31_36;
$L__BB31_34:
	cvt.u32.u64 	%r232, %rd3;
	cvt.u32.u64 	%r233, %rd9;
	div.u32 	%r234, %r233, %r232;
	cvt.u64.u32 	%rd360, %r234;
$L__BB31_36:
	add.s64 	%rd361, %rd360, 1;
$L__BB31_37:
	min.u64 	%rd362, %rd361, %rd93;
$L__BB31_38:
	add.s64 	%rd44, %rd189, %rd164;
	@%p38 bra 	$L__BB31_40;
	mov.u64 	%rd207, 127;
	sub.s64 	%rd60, %rd207, %rd95;
	cvt.u32.u64 	%r236, %rd60;
	cvt.u32.u64 	%r237, %rd3;
	div.u32 	%r238, %r236, %r237;
	cvt.u64.u32 	%rd208, %r238;
	add.s64 	%rd363, %rd208, 1;
$L__BB31_40:
	selp.b64 	%rd396, %rd44, 0, %p37;
	add.s64 	%rd46, %rd44, 2048;
	min.u64 	%rd63, %rd362, %rd363;
	setp.eq.s64 	%p47, %rd63, 0;
	@%p47 bra 	$L__BB31_55;
	setp.eq.s64 	%p48, %rd93, 0;
	mov.u64 	%rd369, 0;
	mov.u64 	%rd374, %rd396;
	mov.u64 	%rd375, %rd95;
	mov.u64 	%rd367, %rd369;
	@%p48 bra 	$L__BB31_45;
	add.s64 	%rd369, %rd93, -1;
	setp.eq.s32 	%p49, %r10, 0;
	@%p49 bra 	$L__BB31_44;
	setp.lt.u32 	%p50, %r10, 256;
	shl.b64 	%rd212, %rd95, 3;
	add.s64 	%rd213, %rd396, %rd212;
	add.s64 	%rd214, %rd213, 8;
	selp.b64 	%rd374, %rd214, %rd46, %p50;
	selp.b64 	%rd367, %rd213, 0, %p50;
	mov.u64 	%rd375, 0;
	bra.uni 	$L__BB31_45;
$L__BB31_44:
	add.s64 	%rd374, %rd396, 8;
	mov.u64 	%rd375, 0;
	mov.u64 	%rd367, %rd396;
$L__BB31_45:
	@%p38 bra 	$L__BB31_53;
	add.s32 	%r5, %r6, 8;
	shl.b32 	%r247, %r10, 4;
	add.s32 	%r244, %r5, %r247;
	add.s32 	%r245, %r244, 4;
	// begin inline asm
	ld.shared.f32 %r242, [%r244];
ld.shared.f32 %r243, [%r245];
	// end inline asm
	st.u32 	[%rd367], %r242;
	st.u32 	[%rd367+4], %r243;
	setp.eq.s64 	%p52, %rd63, 1;
	@%p52 bra 	$L__BB31_55;
	mov.pred 	%p97, 0;
	add.s64 	%rd372, %rd95, 1;
	add.s64 	%rd368, %rd63, -1;
	mov.u64 	%rd217, 0;
$L__BB31_48:
	setp.eq.s64 	%p53, %rd369, 0;
	mov.u64 	%rd373, %rd217;
	mov.u64 	%rd376, %rd217;
	@%p53 bra 	$L__BB31_52;
	add.s64 	%rd373, %rd369, -1;
	selp.b64 	%rd80, 0, %rd8, %p99;
	setp.ne.s64 	%p54, %rd375, 0;
	sub.s64 	%rd344, %rd46, %rd374;
	@%p54 bra 	$L__BB31_51;
	shr.u64 	%rd227, %rd344, 3;
	setp.gt.u64 	%p58, %rd227, %rd80;
	shl.b64 	%rd228, %rd80, 3;
	add.s64 	%rd229, %rd374, %rd228;
	add.s64 	%rd230, %rd229, 8;
	selp.b64 	%rd374, %rd230, %rd46, %p58;
	selp.b64 	%rd376, %rd229, 0, %p58;
	mov.u64 	%rd375, 0;
	mov.pred 	%p99, %p97;
	bra.uni 	$L__BB31_52;
$L__BB31_51:
	add.s64 	%rd219, %rd80, %rd375;
	shr.u64 	%rd221, %rd344, 3;
	setp.gt.u64 	%p56, %rd221, %rd219;
	shl.b64 	%rd222, %rd219, 3;
	add.s64 	%rd223, %rd374, %rd222;
	add.s64 	%rd224, %rd223, 8;
	selp.b64 	%rd374, %rd224, %rd46, %p56;
	selp.b64 	%rd376, %rd223, 0, %p56;
	mov.u64 	%rd375, 0;
	mov.pred 	%p99, %p97;
$L__BB31_52:
	add.s64 	%rd89, %rd372, %rd8;
	shl.b64 	%rd90, %rd89, 1;
	setp.lt.u64 	%p59, %rd90, 256;
	@%p59 bra 	$L__BB31_54;
	bra.uni 	$L__BB31_53;
$L__BB31_54:
	setp.lt.u64 	%p5, %rd89, %rd372;
	setp.gt.u64 	%p60, %rd89, 127;
	add.s64 	%rd235, %rd89, 1;
	selp.b64 	%rd236, 128, %rd235, %p60;
	selp.b64 	%rd372, 128, %rd236, %p5;
	cvt.u32.u64 	%r252, %rd90;
	shl.b32 	%r253, %r252, 3;
	add.s32 	%r250, %r253, %r5;
	add.s32 	%r251, %r250, 4;
	// begin inline asm
	ld.shared.f32 %r248, [%r250];
ld.shared.f32 %r249, [%r251];
	// end inline asm
	st.u32 	[%rd376], %r248;
	st.u32 	[%rd376+4], %r249;
	add.s64 	%rd368, %rd368, -1;
	setp.ne.s64 	%p61, %rd368, 0;
	mov.u64 	%rd369, %rd373;
	@%p61 bra 	$L__BB31_48;
$L__BB31_55:
	mov.u64 	%rd403, 0;
	mov.pred 	%p100, -1;
	mov.u64 	%rd404, %rd95;
	mov.pred 	%p103, %p100;
$L__BB31_56:
	setp.ne.s64 	%p63, %rd93, 0;
	@%p63 bra 	$L__BB31_60;
	bra.uni 	$L__BB31_57;
$L__BB31_60:
	@%p100 bra 	$L__BB31_63;
	bra.uni 	$L__BB31_61;
$L__BB31_63:
	setp.ne.s64 	%p64, %rd95, 0;
	@%p64 bra 	$L__BB31_65;
	bra.uni 	$L__BB31_64;
$L__BB31_65:
	sub.s64 	%rd238, %rd46, %rd396;
	shr.u64 	%rd239, %rd238, 3;
	setp.gt.u64 	%p65, %rd239, %rd95;
	shl.b64 	%rd240, %rd95, 3;
	add.s64 	%rd241, %rd396, %rd240;
	add.s64 	%rd242, %rd241, 8;
	selp.b64 	%rd396, %rd242, %rd46, %p65;
	bra.uni 	$L__BB31_66;
$L__BB31_57:
	selp.b64 	%rd98, 0, %rd8, %p100;
	setp.ne.s64 	%p86, %rd95, 0;
	@%p86 bra 	$L__BB31_59;
	bra.uni 	$L__BB31_58;
$L__BB31_59:
	add.s64 	%rd317, %rd98, %rd95;
	sub.s64 	%rd318, %rd46, %rd396;
	shr.u64 	%rd319, %rd318, 3;
	setp.gt.u64 	%p87, %rd319, %rd317;
	shl.b64 	%rd320, %rd317, 3;
	add.s64 	%rd321, %rd396, %rd320;
	add.s64 	%rd322, %rd321, 8;
	selp.b64 	%rd401, %rd322, %rd46, %p87;
	selp.b64 	%rd402, %rd321, 0, %p87;
	bra.uni 	$L__BB31_88;
$L__BB31_58:
	sub.s64 	%rd323, %rd46, %rd396;
	shr.u64 	%rd324, %rd323, 3;
	setp.gt.u64 	%p88, %rd324, %rd98;
	shl.b64 	%rd325, %rd98, 3;
	add.s64 	%rd326, %rd396, %rd325;
	add.s64 	%rd327, %rd326, 8;
	selp.b64 	%rd401, %rd327, %rd46, %p88;
	selp.b64 	%rd402, %rd326, 0, %p88;
	bra.uni 	$L__BB31_88;
$L__BB31_64:
	setp.eq.s64 	%p66, %rd396, %rd46;
	selp.b64 	%rd243, 0, 8, %p66;
	add.s64 	%rd396, %rd396, %rd243;
$L__BB31_66:
	add.s64 	%rd93, %rd93, -1;
	mov.u64 	%rd95, 0;
$L__BB31_61:
	setp.eq.s64 	%p67, %rd93, -1;
	@%p67 bra 	$L__BB31_67;
	add.s64 	%rd388, %rd93, 1;
	bra.uni 	$L__BB31_70;
$L__BB31_67:
	setp.ne.s64 	%p68, %rd95, 0;
	sub.s64 	%rd345, %rd46, %rd396;
	@%p68 bra 	$L__BB31_69;
	bra.uni 	$L__BB31_68;
$L__BB31_69:
	add.s64 	%rd247, %rd95, %rd8;
	shr.u64 	%rd249, %rd345, 3;
	setp.gt.u64 	%p69, %rd249, %rd247;
	add.s64 	%rd250, %rd95, %rd3;
	shl.b64 	%rd251, %rd250, 3;
	add.s64 	%rd252, %rd396, %rd251;
	selp.b64 	%rd396, %rd252, %rd46, %p69;
	mov.u64 	%rd388, -1;
	mov.u64 	%rd95, 0;
	bra.uni 	$L__BB31_70;
$L__BB31_68:
	shr.u64 	%rd256, %rd345, 3;
	setp.gt.u64 	%p70, %rd256, %rd8;
	add.s64 	%rd258, %rd396, %rd346;
	selp.b64 	%rd396, %rd258, %rd46, %p70;
	mov.u64 	%rd388, -1;
	mov.u64 	%rd95, 0;
$L__BB31_70:
	mul.lo.s64 	%rd398, %rd388, %rd3;
	mul.hi.u64 	%rd259, %rd388, %rd3;
	setp.eq.s64 	%p71, %rd259, 0;
	@%p71 bra 	$L__BB31_82;
	mov.u64 	%rd260, -1;
	div.u64 	%rd261, %rd260, %rd388;
	div.u64 	%rd262, %rd260, %rd3;
	mul.lo.s64 	%rd263, %rd261, %rd388;
	mul.lo.s64 	%rd264, %rd262, %rd3;
	max.u64 	%rd117, %rd263, %rd264;
	add.s64 	%rd390, %rd117, -1;
	setp.eq.s64 	%p73, %rd95, 0;
	@%p73 bra 	$L__BB31_76;
	add.s64 	%rd267, %rd95, %rd390;
	setp.lt.u64 	%p74, %rd267, %rd95;
	@%p74 bra 	$L__BB31_74;
	bra.uni 	$L__BB31_73;
$L__BB31_74:
	add.s64 	%rd268, %rd95, -1;
	sub.s64 	%rd269, %rd46, %rd396;
	shr.u64 	%rd270, %rd269, 3;
	setp.le.u64 	%p75, %rd270, %rd268;
	shl.b64 	%rd271, %rd95, 3;
	add.s64 	%rd389, %rd396, %rd271;
	mov.u64 	%rd396, %rd46;
	@%p75 bra 	$L__BB31_78;
	bra.uni 	$L__BB31_75;
$L__BB31_76:
	sub.s64 	%rd275, %rd46, %rd396;
	shr.u64 	%rd276, %rd275, 3;
	setp.gt.u64 	%p102, %rd276, %rd390;
	shl.b64 	%rd277, %rd117, 3;
	add.s64 	%rd278, %rd396, %rd277;
	add.s64 	%rd391, %rd278, -8;
	bra.uni 	$L__BB31_77;
$L__BB31_73:
	add.s64 	%rd390, %rd390, %rd95;
	mov.u64 	%rd389, %rd396;
$L__BB31_75:
	sub.s64 	%rd272, %rd46, %rd389;
	shr.u64 	%rd273, %rd272, 3;
	setp.gt.u64 	%p102, %rd273, %rd390;
	shl.b64 	%rd274, %rd390, 3;
	add.s64 	%rd391, %rd389, %rd274;
$L__BB31_77:
	add.s64 	%rd279, %rd391, 8;
	selp.b64 	%rd396, %rd279, %rd46, %p102;
$L__BB31_78:
	setp.gt.u64 	%p72, %rd263, %rd264;
	selp.b64 	%rd265, %rd261, 0, %p72;
	sub.s64 	%rd394, %rd3, %rd265;
	selp.b64 	%rd266, 0, %rd262, %p72;
	sub.s64 	%rd393, %rd388, %rd266;
	mul.lo.s64 	%rd398, %rd393, %rd394;
	mul.hi.u64 	%rd281, %rd393, %rd394;
	mov.u64 	%rd95, 0;
	setp.eq.s64 	%p76, %rd281, 0;
	@%p76 bra 	$L__BB31_82;
$L__BB31_79:
	setp.eq.s64 	%p77, %rd393, 0;
	@%p77 bra 	$L__BB31_95;
	setp.eq.s64 	%p78, %rd394, 0;
	@%p78 bra 	$L__BB31_96;
	div.u64 	%rd284, %rd260, %rd393;
	div.u64 	%rd285, %rd260, %rd394;
	mul.lo.s64 	%rd286, %rd284, %rd393;
	mul.lo.s64 	%rd287, %rd285, %rd394;
	setp.gt.u64 	%p79, %rd286, %rd287;
	selp.b64 	%rd288, %rd284, 0, %p79;
	sub.s64 	%rd394, %rd394, %rd288;
	selp.b64 	%rd289, 0, %rd285, %p79;
	sub.s64 	%rd393, %rd393, %rd289;
	max.u64 	%rd290, %rd286, %rd287;
	add.s64 	%rd291, %rd290, -1;
	shl.b64 	%rd292, %rd290, 3;
	add.s64 	%rd293, %rd396, %rd292;
	sub.s64 	%rd294, %rd46, %rd396;
	shr.u64 	%rd295, %rd294, 3;
	setp.gt.u64 	%p80, %rd295, %rd291;
	selp.b64 	%rd396, %rd293, %rd46, %p80;
	mul.lo.s64 	%rd398, %rd393, %rd394;
	mul.hi.u64 	%rd296, %rd393, %rd394;
	setp.ne.s64 	%p13, %rd296, 0;
	@%p13 bra 	$L__BB31_79;
$L__BB31_82:
	add.s64 	%rd400, %rd398, -1;
	setp.ne.s64 	%p81, %rd95, 0;
	@%p81 bra 	$L__BB31_84;
	bra.uni 	$L__BB31_83;
$L__BB31_84:
	add.s64 	%rd297, %rd95, %rd400;
	setp.lt.u64 	%p82, %rd297, %rd95;
	@%p82 bra 	$L__BB31_86;
	bra.uni 	$L__BB31_85;
$L__BB31_86:
	add.s64 	%rd299, %rd95, -1;
	sub.s64 	%rd300, %rd46, %rd396;
	shr.u64 	%rd301, %rd300, 3;
	setp.le.u64 	%p83, %rd301, %rd299;
	shl.b64 	%rd302, %rd95, 3;
	add.s64 	%rd396, %rd396, %rd302;
	mov.u64 	%rd402, 0;
	mov.u64 	%rd401, %rd46;
	@%p83 bra 	$L__BB31_88;
	bra.uni 	$L__BB31_87;
$L__BB31_83:
	sub.s64 	%rd308, %rd46, %rd396;
	shr.u64 	%rd309, %rd308, 3;
	setp.gt.u64 	%p85, %rd309, %rd400;
	shl.b64 	%rd310, %rd398, 3;
	add.s64 	%rd311, %rd396, %rd310;
	add.s64 	%rd312, %rd311, -8;
	selp.b64 	%rd401, %rd311, %rd46, %p85;
	selp.b64 	%rd402, %rd312, 0, %p85;
	bra.uni 	$L__BB31_88;
$L__BB31_85:
	add.s64 	%rd400, %rd400, %rd95;
$L__BB31_87:
	sub.s64 	%rd303, %rd46, %rd396;
	shr.u64 	%rd304, %rd303, 3;
	setp.gt.u64 	%p84, %rd304, %rd400;
	shl.b64 	%rd305, %rd400, 3;
	add.s64 	%rd306, %rd396, %rd305;
	add.s64 	%rd307, %rd306, 8;
	selp.b64 	%rd401, %rd307, %rd46, %p84;
	selp.b64 	%rd402, %rd306, 0, %p84;
$L__BB31_88:
	setp.eq.s64 	%p89, %rd402, 0;
	mov.u64 	%rd406, 0;
	@%p89 bra 	$L__BB31_90;
	selp.b64 	%rd331, 0, %rd8, %p103;
	add.s64 	%rd333, %rd331, %rd404;
	add.s64 	%rd405, %rd333, %rd403;
	setp.lt.u64 	%p91, %rd405, %rd403;
	setp.gt.u64 	%p92, %rd405, 127;
	or.pred  	%p93, %p91, %p92;
	add.s64 	%rd334, %rd405, 1;
	selp.b64 	%rd403, 128, %rd334, %p93;
	selp.b64 	%rd406, 0, %rd402, %p93;
	mov.pred 	%p103, 0;
	mov.u64 	%rd404, 0;
$L__BB31_90:
	setp.eq.s64 	%p94, %rd406, 0;
	@%p94 bra 	$L__BB31_94;
	shl.b64 	%rd160, %rd405, 1;
	setp.lt.u64 	%p95, %rd160, 256;
	@%p95 bra 	$L__BB31_93;
	bra.uni 	$L__BB31_92;
$L__BB31_93:
	cvt.u32.u64 	%r258, %rd160;
	shl.b32 	%r259, %r258, 3;
	add.s32 	%r256, %r259, %r6;
	add.s32 	%r257, %r256, 4;
	// begin inline asm
	ld.shared.f32 %r254, [%r256];
ld.shared.f32 %r255, [%r257];
	// end inline asm
	st.u32 	[%rd406], %r254;
	st.u32 	[%rd406+4], %r255;
	mov.pred 	%p100, 0;
	mov.u64 	%rd93, 0;
	mov.u64 	%rd396, %rd401;
	mov.u64 	%rd95, %rd93;
	bra.uni 	$L__BB31_56;
$L__BB31_94:
	ret;
$L__BB31_95:
	mov.u64 	%rd315, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 168, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 168
$L__BB31_96:
	mov.u64 	%rd313, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 167, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 167
$L__BB31_92:
	mov.u64 	%rd335, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd336, %rd335;
	mov.u64 	%rd337, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd338, %rd337;
	{ // callseq 169, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd336;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd338;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 169
$L__BB31_53:
	mov.u64 	%rd231, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd232, %rd231;
	mov.u64 	%rd233, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd234, %rd233;
	{ // callseq 166, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd232;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd234;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 166
$L__BB31_17:
	mov.u64 	%rd181, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd182, %rd181;
	mov.u64 	%rd183, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd184, %rd183;
	{ // callseq 164, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd182;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd184;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 164
$L__BB31_1:
	mov.u64 	%rd342, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_12;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 171, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 171
$L__BB31_26:
	mov.u64 	%rd194, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_13;
	cvta.global.u64 	%rd195, %rd194;
	{ // callseq 165, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd195;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 165
$L__BB31_21:
	mov.u64 	%rd340, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_16;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 170, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd341;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 170

}
	// .globl	daubechies_first_forward_512_kernel
.visible .entry daubechies_first_forward_512_kernel(
	.param .u64 daubechies_first_forward_512_kernel_param_0
)
{
	.reg .pred 	%p<104>;
	.reg .b32 	%r<262>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<407>;

	ld.param.u64 	%rd161, [daubechies_first_forward_512_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd161;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[4096];
    mov.u32 %r6, nonphysical;
	// end inline asm
	mov.u32 	%r9, %ctaid.x;
	ld.global.nc.u64 	%rd5, [%rd1+16];
	ld.global.nc.u64 	%rd162, [%rd1+24];
	and.b64  	%rd163, %rd162, -512;
	mul.wide.u32 	%rd6, %r9, 512;
	setp.ge.u64 	%p16, %rd6, %rd163;
	sub.s64 	%rd165, %rd162, %rd6;
	setp.lt.u64 	%p17, %rd165, 512;
	or.pred  	%p18, %p16, %p17;
	@!%p18 bra 	$L__BB32_2;
	bra.uni 	$L__BB32_1;
$L__BB32_2:
	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd95, %r7;
	mov.u32 	%r8, %ntid.x;
	cvt.u64.u32 	%rd3, %r8;
	cvt.u32.u64 	%r10, %rd95;
	max.u64 	%rd168, %rd95, 512;
	setp.gt.u32 	%p19, %r10, 511;
	not.b64 	%rd169, %rd95;
	add.s64 	%rd9, %rd169, %rd168;
	mov.u64 	%rd350, 0;
	mov.u64 	%rd348, %rd350;
	@%p19 bra 	$L__BB32_7;
	and.b64  	%rd170, %rd9, -4294967296;
	setp.ne.s64 	%p20, %rd170, 0;
	@%p20 bra 	$L__BB32_5;
	bra.uni 	$L__BB32_4;
$L__BB32_5:
	div.u64 	%rd347, %rd9, %rd3;
	bra.uni 	$L__BB32_6;
$L__BB32_4:
	cvt.u32.u64 	%r11, %rd3;
	cvt.u32.u64 	%r12, %rd9;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd347, %r13;
$L__BB32_6:
	add.s64 	%rd348, %rd347, 1;
$L__BB32_7:
	@%p19 bra 	$L__BB32_12;
	and.b64  	%rd172, %rd9, -4294967296;
	setp.ne.s64 	%p22, %rd172, 0;
	@%p22 bra 	$L__BB32_10;
	bra.uni 	$L__BB32_9;
$L__BB32_10:
	div.u64 	%rd349, %rd9, %rd3;
	bra.uni 	$L__BB32_11;
$L__BB32_9:
	cvt.u32.u64 	%r15, %rd3;
	cvt.u32.u64 	%r16, %rd9;
	div.u32 	%r17, %r16, %r15;
	cvt.u64.u32 	%rd349, %r17;
$L__BB32_11:
	add.s64 	%rd350, %rd349, 1;
$L__BB32_12:
	shl.b64 	%rd164, %rd6, 3;
	add.s64 	%rd8, %rd3, -1;
	min.u64 	%rd20, %rd348, %rd350;
	setp.ne.s64 	%p23, %rd20, 0;
	shl.b64 	%rd346, %rd3, 3;
	@%p23 bra 	$L__BB32_14;
	bra.uni 	$L__BB32_13;
$L__BB32_14:
	add.s64 	%rd7, %rd5, %rd164;
	shl.b64 	%rd173, %rd95, 3;
	add.s64 	%rd174, %rd7, %rd173;
	add.s64 	%rd355, %rd95, 1;
	shl.b32 	%r23, %r10, 3;
	add.s32 	%r18, %r6, %r23;
	add.s32 	%r19, %r18, 4;
	ld.u32 	%r20, [%rd174];
	ld.u32 	%r21, [%rd174+4];
	// begin inline asm
	st.shared.f32 [%r18], %r20;
st.shared.f32 [%r19], %r21;
	// end inline asm
	setp.eq.s64 	%p24, %rd20, 1;
	@%p24 bra 	$L__BB32_19;
	cvt.u64.u32 	%rd4, %r9;
	add.s64 	%rd353, %rd20, -1;
	shl.b64 	%rd175, %rd4, 12;
	add.s64 	%rd176, %rd175, %rd346;
	add.s64 	%rd178, %rd176, %rd173;
	add.s64 	%rd352, %rd5, %rd178;
	mov.u64 	%rd179, 4088;
	sub.s64 	%rd351, %rd179, %rd173;
	mov.u64 	%rd354, %rd355;
$L__BB32_16:
	add.s64 	%rd32, %rd354, %rd8;
	setp.lt.u64 	%p26, %rd32, 512;
	@%p26 bra 	$L__BB32_18;
	bra.uni 	$L__BB32_17;
$L__BB32_18:
	shr.u64 	%rd180, %rd351, 3;
	setp.gt.u64 	%p25, %rd180, %rd8;
	selp.b64 	%rd31, %rd352, 0, %p25;
	setp.lt.u64 	%p1, %rd32, %rd354;
	add.s64 	%rd185, %rd354, %rd3;
	selp.b64 	%rd354, 512, %rd185, %p1;
	cvt.u32.u64 	%r28, %rd32;
	shl.b32 	%r29, %r28, 3;
	add.s32 	%r24, %r29, %r6;
	add.s32 	%r25, %r24, 4;
	ld.u32 	%r26, [%rd31];
	ld.u32 	%r27, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r24], %r26;
st.shared.f32 [%r25], %r27;
	// end inline asm
	add.s64 	%rd353, %rd353, -1;
	add.s64 	%rd352, %rd352, %rd346;
	sub.s64 	%rd351, %rd351, %rd346;
	setp.ne.s64 	%p27, %rd353, 0;
	@%p27 bra 	$L__BB32_16;
	bra.uni 	$L__BB32_19;
$L__BB32_13:
	add.s64 	%rd355, %rd95, 1;
$L__BB32_19:
	ld.global.nc.u64 	%rd38, [%rd1];
	ld.global.nc.u64 	%rd39, [%rd1+8];
	bar.sync 	0;
	setp.lt.u32 	%p28, %r10, 256;
	@%p28 bra 	$L__BB32_20;
	bra.uni 	$L__BB32_25;
$L__BB32_20:
	shl.b32 	%r2, %r10, 4;
	add.s32 	%r33, %r6, %r2;
	add.s32 	%r34, %r33, 4;
	// begin inline asm
	ld.shared.f32 %r31, [%r33];
ld.shared.f32 %r32, [%r34];
	// end inline asm
	setp.ne.s64 	%p29, %rd39, 0;
	@%p29 bra 	$L__BB32_24;
	bra.uni 	$L__BB32_21;
$L__BB32_24:
	mov.b32 	%f2, %r32;
	mov.b32 	%f1, %r31;
	ld.u32 	%r38, [%rd38];
	ld.u32 	%r41, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r31, %r38;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r39, %r32, %r41;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r36, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r45, %r31, %r41;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r48, %r32, %r38;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r45, %r48;
	// end inline asm
	add.s32 	%r92, %r33, 8;
	add.s32 	%r93, %r33, 12;
	// begin inline asm
	ld.shared.f32 %r59, [%r92];
ld.shared.f32 %r62, [%r93];
	// end inline asm
	ld.u32 	%r72, [%rd38];
	ld.u32 	%r69, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r58, %r59, %r72;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r62, %r69;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r78, %r58, %r61;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r67, %r59, %r69;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r70, %r62, %r72;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r81, %r67, %r70;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r76, %r77, %r78;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r79, %r80, %r81;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r33], %r76;
st.shared.f32 [%r34], %r79;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r86, %r77, %r78;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r89, %r80, %r81;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r92], %r86;
st.shared.f32 [%r93], %r89;
	// end inline asm
	add.s64 	%rd43, %rd95, %rd3;
	setp.lt.u64 	%p30, %rd43, 256;
	@%p30 bra 	$L__BB32_22;
	bra.uni 	$L__BB32_25;
$L__BB32_22:
	cvt.u32.u64 	%r161, %rd43;
	shl.b32 	%r162, %r161, 4;
	add.s32 	%r99, %r6, %r162;
	add.s32 	%r100, %r99, 4;
	// begin inline asm
	ld.shared.f32 %r102, [%r99];
ld.shared.f32 %r105, [%r100];
	// end inline asm
	ld.u32 	%r115, [%rd38];
	ld.u32 	%r112, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r101, %r102, %r115;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r105, %r112;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r142, %r101, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r110, %r102, %r112;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r113, %r105, %r115;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r145, %r110, %r113;
	// end inline asm
	add.s32 	%r157, %r99, 8;
	add.s32 	%r158, %r99, 12;
	// begin inline asm
	ld.shared.f32 %r124, [%r157];
ld.shared.f32 %r127, [%r158];
	// end inline asm
	ld.u32 	%r137, [%rd38];
	ld.u32 	%r134, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r123, %r124, %r137;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r126, %r127, %r134;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r143, %r123, %r126;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r132, %r124, %r134;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r135, %r127, %r137;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r146, %r132, %r135;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r142, %r143;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r145, %r146;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r99], %r141;
st.shared.f32 [%r100], %r144;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r151, %r142, %r143;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r154, %r145, %r146;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r157], %r151;
st.shared.f32 [%r158], %r154;
	// end inline asm
	add.s64 	%rd356, %rd43, %rd3;
	setp.gt.u64 	%p31, %rd356, 255;
	@%p31 bra 	$L__BB32_25;
$L__BB32_23:
	add.s64 	%rd186, %rd356, 1;
	cvt.u32.u64 	%r227, %rd356;
	shl.b32 	%r228, %r227, 4;
	add.s32 	%r165, %r228, %r6;
	add.s32 	%r166, %r165, 4;
	// begin inline asm
	ld.shared.f32 %r168, [%r165];
ld.shared.f32 %r171, [%r166];
	// end inline asm
	ld.u32 	%r181, [%rd38];
	ld.u32 	%r178, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r167, %r168, %r181;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r170, %r171, %r178;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r208, %r167, %r170;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r176, %r168, %r178;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r179, %r171, %r181;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r211, %r176, %r179;
	// end inline asm
	add.s32 	%r223, %r165, 8;
	add.s32 	%r224, %r165, 12;
	// begin inline asm
	ld.shared.f32 %r190, [%r223];
ld.shared.f32 %r193, [%r224];
	// end inline asm
	ld.u32 	%r203, [%rd38];
	ld.u32 	%r200, [%rd38+4];
	// begin inline asm
	mul.rn.ftz.f32 %r189, %r190, %r203;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r192, %r193, %r200;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r209, %r189, %r192;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r198, %r190, %r200;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r201, %r193, %r203;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r212, %r198, %r201;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r207, %r208, %r209;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r210, %r211, %r212;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r165], %r207;
st.shared.f32 [%r166], %r210;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r217, %r208, %r209;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r220, %r211, %r212;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r223], %r217;
st.shared.f32 [%r224], %r220;
	// end inline asm
	add.s64 	%rd187, %rd186, %rd8;
	setp.lt.u64 	%p32, %rd187, %rd186;
	add.s64 	%rd356, %rd356, %rd3;
	setp.gt.u64 	%p33, %rd356, 255;
	or.pred  	%p34, %p32, %p33;
	@%p34 bra 	$L__BB32_25;
	bra.uni 	$L__BB32_23;
$L__BB32_25:
	ld.global.nc.u64 	%rd189, [%rd1+32];
	ld.global.nc.u64 	%rd190, [%rd1+40];
	and.b64  	%rd191, %rd190, -512;
	setp.lt.u64 	%p35, %rd6, %rd191;
	sub.s64 	%rd193, %rd190, %rd6;
	setp.gt.u64 	%p36, %rd193, 511;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB32_27;
	bra.uni 	$L__BB32_26;
$L__BB32_27:
	setp.gt.u32 	%p38, %r10, 255;
	bar.sync 	0;
	mov.u64 	%rd363, 0;
	mov.u64 	%rd93, %rd363;
	@%p38 bra 	$L__BB32_31;
	setp.eq.s32 	%p39, %r10, 0;
	selp.b64 	%rd198, 1, %rd355, %p39;
	add.s64 	%rd357, %rd198, %rd8;
	setp.gt.u64 	%p40, %rd357, 255;
	mov.u64 	%rd93, 1;
	@%p40 bra 	$L__BB32_31;
	mov.u64 	%rd93, 1;
$L__BB32_30:
	add.s64 	%rd200, %rd357, 1;
	add.s64 	%rd93, %rd93, 1;
	add.s64 	%rd201, %rd200, %rd8;
	setp.lt.u64 	%p41, %rd201, %rd200;
	add.s64 	%rd357, %rd357, %rd3;
	setp.gt.u64 	%p42, %rd357, 255;
	or.pred  	%p43, %p41, %p42;
	@!%p43 bra 	$L__BB32_30;
	bra.uni 	$L__BB32_31;
$L__BB32_31:
	setp.eq.s64 	%p99, %rd93, 0;
	mov.u64 	%rd362, %rd363;
	@%p99 bra 	$L__BB32_38;
	mov.u64 	%rd361, 0;
	@%p19 bra 	$L__BB32_37;
	and.b64  	%rd205, %rd9, -4294967296;
	setp.ne.s64 	%p45, %rd205, 0;
	@%p45 bra 	$L__BB32_35;
	bra.uni 	$L__BB32_34;
$L__BB32_35:
	div.u64 	%rd360, %rd9, %rd3;
	bra.uni 	$L__BB32_36;
$L__BB32_34:
	cvt.u32.u64 	%r232, %rd3;
	cvt.u32.u64 	%r233, %rd9;
	div.u32 	%r234, %r233, %r232;
	cvt.u64.u32 	%rd360, %r234;
$L__BB32_36:
	add.s64 	%rd361, %rd360, 1;
$L__BB32_37:
	min.u64 	%rd362, %rd361, %rd93;
$L__BB32_38:
	add.s64 	%rd44, %rd189, %rd164;
	@%p38 bra 	$L__BB32_40;
	mov.u64 	%rd207, 255;
	sub.s64 	%rd60, %rd207, %rd95;
	cvt.u32.u64 	%r236, %rd60;
	cvt.u32.u64 	%r237, %rd3;
	div.u32 	%r238, %r236, %r237;
	cvt.u64.u32 	%rd208, %r238;
	add.s64 	%rd363, %rd208, 1;
$L__BB32_40:
	selp.b64 	%rd396, %rd44, 0, %p37;
	add.s64 	%rd46, %rd44, 4096;
	min.u64 	%rd63, %rd362, %rd363;
	setp.eq.s64 	%p47, %rd63, 0;
	@%p47 bra 	$L__BB32_55;
	setp.eq.s64 	%p48, %rd93, 0;
	mov.u64 	%rd369, 0;
	mov.u64 	%rd374, %rd396;
	mov.u64 	%rd375, %rd95;
	mov.u64 	%rd367, %rd369;
	@%p48 bra 	$L__BB32_45;
	add.s64 	%rd369, %rd93, -1;
	setp.eq.s32 	%p49, %r10, 0;
	@%p49 bra 	$L__BB32_44;
	setp.lt.u32 	%p50, %r10, 512;
	shl.b64 	%rd212, %rd95, 3;
	add.s64 	%rd213, %rd396, %rd212;
	add.s64 	%rd214, %rd213, 8;
	selp.b64 	%rd374, %rd214, %rd46, %p50;
	selp.b64 	%rd367, %rd213, 0, %p50;
	mov.u64 	%rd375, 0;
	bra.uni 	$L__BB32_45;
$L__BB32_44:
	add.s64 	%rd374, %rd396, 8;
	mov.u64 	%rd375, 0;
	mov.u64 	%rd367, %rd396;
$L__BB32_45:
	@%p38 bra 	$L__BB32_53;
	add.s32 	%r5, %r6, 8;
	shl.b32 	%r247, %r10, 4;
	add.s32 	%r244, %r5, %r247;
	add.s32 	%r245, %r244, 4;
	// begin inline asm
	ld.shared.f32 %r242, [%r244];
ld.shared.f32 %r243, [%r245];
	// end inline asm
	st.u32 	[%rd367], %r242;
	st.u32 	[%rd367+4], %r243;
	setp.eq.s64 	%p52, %rd63, 1;
	@%p52 bra 	$L__BB32_55;
	mov.pred 	%p97, 0;
	add.s64 	%rd372, %rd95, 1;
	add.s64 	%rd368, %rd63, -1;
	mov.u64 	%rd217, 0;
$L__BB32_48:
	setp.eq.s64 	%p53, %rd369, 0;
	mov.u64 	%rd373, %rd217;
	mov.u64 	%rd376, %rd217;
	@%p53 bra 	$L__BB32_52;
	add.s64 	%rd373, %rd369, -1;
	selp.b64 	%rd80, 0, %rd8, %p99;
	setp.ne.s64 	%p54, %rd375, 0;
	sub.s64 	%rd344, %rd46, %rd374;
	@%p54 bra 	$L__BB32_51;
	shr.u64 	%rd227, %rd344, 3;
	setp.gt.u64 	%p58, %rd227, %rd80;
	shl.b64 	%rd228, %rd80, 3;
	add.s64 	%rd229, %rd374, %rd228;
	add.s64 	%rd230, %rd229, 8;
	selp.b64 	%rd374, %rd230, %rd46, %p58;
	selp.b64 	%rd376, %rd229, 0, %p58;
	mov.u64 	%rd375, 0;
	mov.pred 	%p99, %p97;
	bra.uni 	$L__BB32_52;
$L__BB32_51:
	add.s64 	%rd219, %rd80, %rd375;
	shr.u64 	%rd221, %rd344, 3;
	setp.gt.u64 	%p56, %rd221, %rd219;
	shl.b64 	%rd222, %rd219, 3;
	add.s64 	%rd223, %rd374, %rd222;
	add.s64 	%rd224, %rd223, 8;
	selp.b64 	%rd374, %rd224, %rd46, %p56;
	selp.b64 	%rd376, %rd223, 0, %p56;
	mov.u64 	%rd375, 0;
	mov.pred 	%p99, %p97;
$L__BB32_52:
	add.s64 	%rd89, %rd372, %rd8;
	shl.b64 	%rd90, %rd89, 1;
	setp.lt.u64 	%p59, %rd90, 512;
	@%p59 bra 	$L__BB32_54;
	bra.uni 	$L__BB32_53;
$L__BB32_54:
	setp.lt.u64 	%p5, %rd89, %rd372;
	setp.gt.u64 	%p60, %rd89, 255;
	add.s64 	%rd235, %rd89, 1;
	selp.b64 	%rd236, 256, %rd235, %p60;
	selp.b64 	%rd372, 256, %rd236, %p5;
	cvt.u32.u64 	%r252, %rd90;
	shl.b32 	%r253, %r252, 3;
	add.s32 	%r250, %r253, %r5;
	add.s32 	%r251, %r250, 4;
	// begin inline asm
	ld.shared.f32 %r248, [%r250];
ld.shared.f32 %r249, [%r251];
	// end inline asm
	st.u32 	[%rd376], %r248;
	st.u32 	[%rd376+4], %r249;
	add.s64 	%rd368, %rd368, -1;
	setp.ne.s64 	%p61, %rd368, 0;
	mov.u64 	%rd369, %rd373;
	@%p61 bra 	$L__BB32_48;
$L__BB32_55:
	mov.u64 	%rd403, 0;
	mov.pred 	%p100, -1;
	mov.u64 	%rd404, %rd95;
	mov.pred 	%p103, %p100;
$L__BB32_56:
	setp.ne.s64 	%p63, %rd93, 0;
	@%p63 bra 	$L__BB32_60;
	bra.uni 	$L__BB32_57;
$L__BB32_60:
	@%p100 bra 	$L__BB32_63;
	bra.uni 	$L__BB32_61;
$L__BB32_63:
	setp.ne.s64 	%p64, %rd95, 0;
	@%p64 bra 	$L__BB32_65;
	bra.uni 	$L__BB32_64;
$L__BB32_65:
	sub.s64 	%rd238, %rd46, %rd396;
	shr.u64 	%rd239, %rd238, 3;
	setp.gt.u64 	%p65, %rd239, %rd95;
	shl.b64 	%rd240, %rd95, 3;
	add.s64 	%rd241, %rd396, %rd240;
	add.s64 	%rd242, %rd241, 8;
	selp.b64 	%rd396, %rd242, %rd46, %p65;
	bra.uni 	$L__BB32_66;
$L__BB32_57:
	selp.b64 	%rd98, 0, %rd8, %p100;
	setp.ne.s64 	%p86, %rd95, 0;
	@%p86 bra 	$L__BB32_59;
	bra.uni 	$L__BB32_58;
$L__BB32_59:
	add.s64 	%rd317, %rd98, %rd95;
	sub.s64 	%rd318, %rd46, %rd396;
	shr.u64 	%rd319, %rd318, 3;
	setp.gt.u64 	%p87, %rd319, %rd317;
	shl.b64 	%rd320, %rd317, 3;
	add.s64 	%rd321, %rd396, %rd320;
	add.s64 	%rd322, %rd321, 8;
	selp.b64 	%rd401, %rd322, %rd46, %p87;
	selp.b64 	%rd402, %rd321, 0, %p87;
	bra.uni 	$L__BB32_88;
$L__BB32_58:
	sub.s64 	%rd323, %rd46, %rd396;
	shr.u64 	%rd324, %rd323, 3;
	setp.gt.u64 	%p88, %rd324, %rd98;
	shl.b64 	%rd325, %rd98, 3;
	add.s64 	%rd326, %rd396, %rd325;
	add.s64 	%rd327, %rd326, 8;
	selp.b64 	%rd401, %rd327, %rd46, %p88;
	selp.b64 	%rd402, %rd326, 0, %p88;
	bra.uni 	$L__BB32_88;
$L__BB32_64:
	setp.eq.s64 	%p66, %rd396, %rd46;
	selp.b64 	%rd243, 0, 8, %p66;
	add.s64 	%rd396, %rd396, %rd243;
$L__BB32_66:
	add.s64 	%rd93, %rd93, -1;
	mov.u64 	%rd95, 0;
$L__BB32_61:
	setp.eq.s64 	%p67, %rd93, -1;
	@%p67 bra 	$L__BB32_67;
	add.s64 	%rd388, %rd93, 1;
	bra.uni 	$L__BB32_70;
$L__BB32_67:
	setp.ne.s64 	%p68, %rd95, 0;
	sub.s64 	%rd345, %rd46, %rd396;
	@%p68 bra 	$L__BB32_69;
	bra.uni 	$L__BB32_68;
$L__BB32_69:
	add.s64 	%rd247, %rd95, %rd8;
	shr.u64 	%rd249, %rd345, 3;
	setp.gt.u64 	%p69, %rd249, %rd247;
	add.s64 	%rd250, %rd95, %rd3;
	shl.b64 	%rd251, %rd250, 3;
	add.s64 	%rd252, %rd396, %rd251;
	selp.b64 	%rd396, %rd252, %rd46, %p69;
	mov.u64 	%rd388, -1;
	mov.u64 	%rd95, 0;
	bra.uni 	$L__BB32_70;
$L__BB32_68:
	shr.u64 	%rd256, %rd345, 3;
	setp.gt.u64 	%p70, %rd256, %rd8;
	add.s64 	%rd258, %rd396, %rd346;
	selp.b64 	%rd396, %rd258, %rd46, %p70;
	mov.u64 	%rd388, -1;
	mov.u64 	%rd95, 0;
$L__BB32_70:
	mul.lo.s64 	%rd398, %rd388, %rd3;
	mul.hi.u64 	%rd259, %rd388, %rd3;
	setp.eq.s64 	%p71, %rd259, 0;
	@%p71 bra 	$L__BB32_82;
	mov.u64 	%rd260, -1;
	div.u64 	%rd261, %rd260, %rd388;
	div.u64 	%rd262, %rd260, %rd3;
	mul.lo.s64 	%rd263, %rd261, %rd388;
	mul.lo.s64 	%rd264, %rd262, %rd3;
	max.u64 	%rd117, %rd263, %rd264;
	add.s64 	%rd390, %rd117, -1;
	setp.eq.s64 	%p73, %rd95, 0;
	@%p73 bra 	$L__BB32_76;
	add.s64 	%rd267, %rd95, %rd390;
	setp.lt.u64 	%p74, %rd267, %rd95;
	@%p74 bra 	$L__BB32_74;
	bra.uni 	$L__BB32_73;
$L__BB32_74:
	add.s64 	%rd268, %rd95, -1;
	sub.s64 	%rd269, %rd46, %rd396;
	shr.u64 	%rd270, %rd269, 3;
	setp.le.u64 	%p75, %rd270, %rd268;
	shl.b64 	%rd271, %rd95, 3;
	add.s64 	%rd389, %rd396, %rd271;
	mov.u64 	%rd396, %rd46;
	@%p75 bra 	$L__BB32_78;
	bra.uni 	$L__BB32_75;
$L__BB32_76:
	sub.s64 	%rd275, %rd46, %rd396;
	shr.u64 	%rd276, %rd275, 3;
	setp.gt.u64 	%p102, %rd276, %rd390;
	shl.b64 	%rd277, %rd117, 3;
	add.s64 	%rd278, %rd396, %rd277;
	add.s64 	%rd391, %rd278, -8;
	bra.uni 	$L__BB32_77;
$L__BB32_73:
	add.s64 	%rd390, %rd390, %rd95;
	mov.u64 	%rd389, %rd396;
$L__BB32_75:
	sub.s64 	%rd272, %rd46, %rd389;
	shr.u64 	%rd273, %rd272, 3;
	setp.gt.u64 	%p102, %rd273, %rd390;
	shl.b64 	%rd274, %rd390, 3;
	add.s64 	%rd391, %rd389, %rd274;
$L__BB32_77:
	add.s64 	%rd279, %rd391, 8;
	selp.b64 	%rd396, %rd279, %rd46, %p102;
$L__BB32_78:
	setp.gt.u64 	%p72, %rd263, %rd264;
	selp.b64 	%rd265, %rd261, 0, %p72;
	sub.s64 	%rd394, %rd3, %rd265;
	selp.b64 	%rd266, 0, %rd262, %p72;
	sub.s64 	%rd393, %rd388, %rd266;
	mul.lo.s64 	%rd398, %rd393, %rd394;
	mul.hi.u64 	%rd281, %rd393, %rd394;
	mov.u64 	%rd95, 0;
	setp.eq.s64 	%p76, %rd281, 0;
	@%p76 bra 	$L__BB32_82;
$L__BB32_79:
	setp.eq.s64 	%p77, %rd393, 0;
	@%p77 bra 	$L__BB32_95;
	setp.eq.s64 	%p78, %rd394, 0;
	@%p78 bra 	$L__BB32_96;
	div.u64 	%rd284, %rd260, %rd393;
	div.u64 	%rd285, %rd260, %rd394;
	mul.lo.s64 	%rd286, %rd284, %rd393;
	mul.lo.s64 	%rd287, %rd285, %rd394;
	setp.gt.u64 	%p79, %rd286, %rd287;
	selp.b64 	%rd288, %rd284, 0, %p79;
	sub.s64 	%rd394, %rd394, %rd288;
	selp.b64 	%rd289, 0, %rd285, %p79;
	sub.s64 	%rd393, %rd393, %rd289;
	max.u64 	%rd290, %rd286, %rd287;
	add.s64 	%rd291, %rd290, -1;
	shl.b64 	%rd292, %rd290, 3;
	add.s64 	%rd293, %rd396, %rd292;
	sub.s64 	%rd294, %rd46, %rd396;
	shr.u64 	%rd295, %rd294, 3;
	setp.gt.u64 	%p80, %rd295, %rd291;
	selp.b64 	%rd396, %rd293, %rd46, %p80;
	mul.lo.s64 	%rd398, %rd393, %rd394;
	mul.hi.u64 	%rd296, %rd393, %rd394;
	setp.ne.s64 	%p13, %rd296, 0;
	@%p13 bra 	$L__BB32_79;
$L__BB32_82:
	add.s64 	%rd400, %rd398, -1;
	setp.ne.s64 	%p81, %rd95, 0;
	@%p81 bra 	$L__BB32_84;
	bra.uni 	$L__BB32_83;
$L__BB32_84:
	add.s64 	%rd297, %rd95, %rd400;
	setp.lt.u64 	%p82, %rd297, %rd95;
	@%p82 bra 	$L__BB32_86;
	bra.uni 	$L__BB32_85;
$L__BB32_86:
	add.s64 	%rd299, %rd95, -1;
	sub.s64 	%rd300, %rd46, %rd396;
	shr.u64 	%rd301, %rd300, 3;
	setp.le.u64 	%p83, %rd301, %rd299;
	shl.b64 	%rd302, %rd95, 3;
	add.s64 	%rd396, %rd396, %rd302;
	mov.u64 	%rd402, 0;
	mov.u64 	%rd401, %rd46;
	@%p83 bra 	$L__BB32_88;
	bra.uni 	$L__BB32_87;
$L__BB32_83:
	sub.s64 	%rd308, %rd46, %rd396;
	shr.u64 	%rd309, %rd308, 3;
	setp.gt.u64 	%p85, %rd309, %rd400;
	shl.b64 	%rd310, %rd398, 3;
	add.s64 	%rd311, %rd396, %rd310;
	add.s64 	%rd312, %rd311, -8;
	selp.b64 	%rd401, %rd311, %rd46, %p85;
	selp.b64 	%rd402, %rd312, 0, %p85;
	bra.uni 	$L__BB32_88;
$L__BB32_85:
	add.s64 	%rd400, %rd400, %rd95;
$L__BB32_87:
	sub.s64 	%rd303, %rd46, %rd396;
	shr.u64 	%rd304, %rd303, 3;
	setp.gt.u64 	%p84, %rd304, %rd400;
	shl.b64 	%rd305, %rd400, 3;
	add.s64 	%rd306, %rd396, %rd305;
	add.s64 	%rd307, %rd306, 8;
	selp.b64 	%rd401, %rd307, %rd46, %p84;
	selp.b64 	%rd402, %rd306, 0, %p84;
$L__BB32_88:
	setp.eq.s64 	%p89, %rd402, 0;
	mov.u64 	%rd406, 0;
	@%p89 bra 	$L__BB32_90;
	selp.b64 	%rd331, 0, %rd8, %p103;
	add.s64 	%rd333, %rd331, %rd404;
	add.s64 	%rd405, %rd333, %rd403;
	setp.lt.u64 	%p91, %rd405, %rd403;
	setp.gt.u64 	%p92, %rd405, 255;
	or.pred  	%p93, %p91, %p92;
	add.s64 	%rd334, %rd405, 1;
	selp.b64 	%rd403, 256, %rd334, %p93;
	selp.b64 	%rd406, 0, %rd402, %p93;
	mov.pred 	%p103, 0;
	mov.u64 	%rd404, 0;
$L__BB32_90:
	setp.eq.s64 	%p94, %rd406, 0;
	@%p94 bra 	$L__BB32_94;
	shl.b64 	%rd160, %rd405, 1;
	setp.lt.u64 	%p95, %rd160, 512;
	@%p95 bra 	$L__BB32_93;
	bra.uni 	$L__BB32_92;
$L__BB32_93:
	cvt.u32.u64 	%r258, %rd160;
	shl.b32 	%r259, %r258, 3;
	add.s32 	%r256, %r259, %r6;
	add.s32 	%r257, %r256, 4;
	// begin inline asm
	ld.shared.f32 %r254, [%r256];
ld.shared.f32 %r255, [%r257];
	// end inline asm
	st.u32 	[%rd406], %r254;
	st.u32 	[%rd406+4], %r255;
	mov.pred 	%p100, 0;
	mov.u64 	%rd93, 0;
	mov.u64 	%rd396, %rd401;
	mov.u64 	%rd95, %rd93;
	bra.uni 	$L__BB32_56;
$L__BB32_94:
	ret;
$L__BB32_95:
	mov.u64 	%rd315, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 176, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 176
$L__BB32_96:
	mov.u64 	%rd313, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 175, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 175
$L__BB32_92:
	mov.u64 	%rd335, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd336, %rd335;
	mov.u64 	%rd337, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd338, %rd337;
	{ // callseq 177, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd336;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd338;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 177
$L__BB32_53:
	mov.u64 	%rd231, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd232, %rd231;
	mov.u64 	%rd233, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd234, %rd233;
	{ // callseq 174, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd232;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd234;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 174
$L__BB32_17:
	mov.u64 	%rd181, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd182, %rd181;
	mov.u64 	%rd183, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd184, %rd183;
	{ // callseq 172, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd182;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd184;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 172
$L__BB32_1:
	mov.u64 	%rd342, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_12;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 179, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 179
$L__BB32_26:
	mov.u64 	%rd194, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_13;
	cvta.global.u64 	%rd195, %rd194;
	{ // callseq 173, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd195;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 173
$L__BB32_21:
	mov.u64 	%rd340, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_16;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 178, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd341;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 178

}
	// .globl	daubechies_first_forward_1024_kernel
.visible .entry daubechies_first_forward_1024_kernel(
	.param .u64 daubechies_first_forward_1024_kernel_param_0
)
{
	.reg .pred 	%p<95>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<256>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<372>;

	ld.param.u64 	%rd142, [daubechies_first_forward_1024_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd142;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[8192];
    mov.u32 %r8, nonphysical;
	// end inline asm
	mov.u32 	%r11, %ctaid.x;
	ld.global.nc.u64 	%rd143, [%rd1+24];
	and.b64  	%rd144, %rd143, -1024;
	mul.wide.u32 	%rd5, %r11, 1024;
	setp.ge.u64 	%p16, %rd5, %rd144;
	sub.s64 	%rd145, %rd143, %rd5;
	setp.lt.u64 	%p17, %rd145, 1024;
	or.pred  	%p18, %p16, %p17;
	@!%p18 bra 	$L__BB33_2;
	bra.uni 	$L__BB33_1;
$L__BB33_2:
	mov.u32 	%r9, %tid.x;
	cvt.u64.u32 	%rd76, %r9;
	mov.u32 	%r10, %ntid.x;
	cvt.u64.u32 	%rd3, %r10;
	cvt.u32.u64 	%r16, %rd76;
	ld.global.nc.u64 	%rd6, [%rd1+16];
	shl.b64 	%rd147, %rd5, 3;
	add.s64 	%rd148, %rd6, %rd147;
	add.s64 	%rd7, %rd3, -1;
	cvt.u16.u64 	%rs2, %rd76;
	xor.b16  	%rs1, %rs2, 1023;
	cvt.u16.u64 	%rs3, %rd3;
	shl.b64 	%rd149, %rd76, 3;
	add.s64 	%rd150, %rd148, %rd149;
	shl.b32 	%r2, %r16, 3;
	add.s32 	%r12, %r8, %r2;
	add.s32 	%r13, %r12, 4;
	ld.u32 	%r14, [%rd150];
	ld.u32 	%r15, [%rd150+4];
	// begin inline asm
	st.shared.f32 [%r12], %r14;
st.shared.f32 [%r13], %r15;
	// end inline asm
	setp.lt.u16 	%p19, %rs1, %rs3;
	cvt.u32.u64 	%r253, %rd3;
	shl.b64 	%rd318, %rd3, 3;
	@%p19 bra 	$L__BB33_7;
	cvt.u64.u32 	%rd4, %r11;
	add.s64 	%rd322, %rd76, 1;
	cvt.u32.u16 	%r17, %rs1;
	div.u32 	%r19, %r17, %r253;
	cvt.u64.u32 	%rd321, %r19;
	shl.b64 	%rd151, %rd4, 13;
	add.s64 	%rd152, %rd151, %rd318;
	add.s64 	%rd154, %rd152, %rd149;
	add.s64 	%rd320, %rd6, %rd154;
	xor.b64  	%rd319, %rd149, 8184;
$L__BB33_4:
	add.s64 	%rd18, %rd322, %rd7;
	setp.lt.u64 	%p21, %rd18, 1024;
	@%p21 bra 	$L__BB33_6;
	bra.uni 	$L__BB33_5;
$L__BB33_6:
	shr.u64 	%rd155, %rd319, 3;
	setp.gt.u64 	%p20, %rd155, %rd7;
	selp.b64 	%rd17, %rd320, 0, %p20;
	setp.lt.u64 	%p1, %rd18, %rd322;
	add.s64 	%rd160, %rd322, %rd3;
	selp.b64 	%rd322, 1024, %rd160, %p1;
	cvt.u32.u64 	%r24, %rd18;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r8;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd17];
	ld.u32 	%r23, [%rd17+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd321, %rd321, -1;
	add.s64 	%rd320, %rd320, %rd318;
	sub.s64 	%rd319, %rd319, %rd318;
	setp.ne.s64 	%p22, %rd321, 0;
	@%p22 bra 	$L__BB33_4;
$L__BB33_7:
	ld.global.nc.u64 	%rd23, [%rd1];
	ld.global.nc.u64 	%rd24, [%rd1+8];
	bar.sync 	0;
	setp.lt.u32 	%p23, %r16, 512;
	@%p23 bra 	$L__BB33_8;
	bra.uni 	$L__BB33_13;
$L__BB33_8:
	add.s32 	%r29, %r12, %r2;
	add.s32 	%r30, %r29, 4;
	// begin inline asm
	ld.shared.f32 %r27, [%r29];
ld.shared.f32 %r28, [%r30];
	// end inline asm
	setp.ne.s64 	%p24, %rd24, 0;
	@%p24 bra 	$L__BB33_12;
	bra.uni 	$L__BB33_9;
$L__BB33_12:
	shl.b32 	%r4, %r16, 4;
	mov.b32 	%f2, %r28;
	mov.b32 	%f1, %r27;
	ld.u32 	%r34, [%rd23];
	ld.u32 	%r37, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r32, %r27, %r34;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r35, %r28, %r37;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r73, %r32, %r35;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r41, %r27, %r37;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r44, %r28, %r34;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r76, %r41, %r44;
	// end inline asm
	add.s32 	%r92, %r8, %r4;
	add.s32 	%r88, %r92, 8;
	add.s32 	%r89, %r92, 12;
	// begin inline asm
	ld.shared.f32 %r55, [%r88];
ld.shared.f32 %r58, [%r89];
	// end inline asm
	ld.u32 	%r68, [%rd23];
	ld.u32 	%r65, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r54, %r55, %r68;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r57, %r58, %r65;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r74, %r54, %r57;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r63, %r55, %r65;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r66, %r58, %r68;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r77, %r63, %r66;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r72, %r73, %r74;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r75, %r76, %r77;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r29], %r72;
st.shared.f32 [%r30], %r75;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r82, %r73, %r74;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r85, %r76, %r77;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r88], %r82;
st.shared.f32 [%r89], %r85;
	// end inline asm
	add.s64 	%rd28, %rd76, %rd3;
	setp.lt.u64 	%p25, %rd28, 512;
	@%p25 bra 	$L__BB33_10;
	bra.uni 	$L__BB33_13;
$L__BB33_10:
	cvt.u32.u64 	%r157, %rd28;
	shl.b32 	%r158, %r157, 4;
	add.s32 	%r95, %r8, %r158;
	add.s32 	%r96, %r95, 4;
	// begin inline asm
	ld.shared.f32 %r98, [%r95];
ld.shared.f32 %r101, [%r96];
	// end inline asm
	ld.u32 	%r111, [%rd23];
	ld.u32 	%r108, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r97, %r98, %r111;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r100, %r101, %r108;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r138, %r97, %r100;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r106, %r98, %r108;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r109, %r101, %r111;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r141, %r106, %r109;
	// end inline asm
	add.s32 	%r153, %r95, 8;
	add.s32 	%r154, %r95, 12;
	// begin inline asm
	ld.shared.f32 %r120, [%r153];
ld.shared.f32 %r123, [%r154];
	// end inline asm
	ld.u32 	%r133, [%rd23];
	ld.u32 	%r130, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r119, %r120, %r133;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r122, %r123, %r130;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r139, %r119, %r122;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r128, %r120, %r130;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r131, %r123, %r133;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r142, %r128, %r131;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r137, %r138, %r139;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r140, %r141, %r142;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r95], %r137;
st.shared.f32 [%r96], %r140;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r147, %r138, %r139;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r150, %r141, %r142;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r153], %r147;
st.shared.f32 [%r154], %r150;
	// end inline asm
	add.s64 	%rd323, %rd28, %rd3;
	setp.gt.u64 	%p26, %rd323, 511;
	@%p26 bra 	$L__BB33_13;
$L__BB33_11:
	add.s64 	%rd161, %rd323, 1;
	cvt.u32.u64 	%r223, %rd323;
	shl.b32 	%r224, %r223, 4;
	add.s32 	%r161, %r224, %r8;
	add.s32 	%r162, %r161, 4;
	// begin inline asm
	ld.shared.f32 %r164, [%r161];
ld.shared.f32 %r167, [%r162];
	// end inline asm
	ld.u32 	%r177, [%rd23];
	ld.u32 	%r174, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r163, %r164, %r177;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r166, %r167, %r174;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r204, %r163, %r166;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r172, %r164, %r174;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r175, %r167, %r177;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r207, %r172, %r175;
	// end inline asm
	add.s32 	%r219, %r161, 8;
	add.s32 	%r220, %r161, 12;
	// begin inline asm
	ld.shared.f32 %r186, [%r219];
ld.shared.f32 %r189, [%r220];
	// end inline asm
	ld.u32 	%r199, [%rd23];
	ld.u32 	%r196, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r185, %r186, %r199;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r188, %r189, %r196;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r205, %r185, %r188;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r194, %r186, %r196;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r197, %r189, %r199;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r208, %r194, %r197;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r204, %r205;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r206, %r207, %r208;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r161], %r203;
st.shared.f32 [%r162], %r206;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r213, %r204, %r205;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r216, %r207, %r208;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r219], %r213;
st.shared.f32 [%r220], %r216;
	// end inline asm
	add.s64 	%rd162, %rd161, %rd7;
	setp.lt.u64 	%p27, %rd162, %rd161;
	add.s64 	%rd323, %rd323, %rd3;
	setp.gt.u64 	%p28, %rd323, 511;
	or.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB33_13;
	bra.uni 	$L__BB33_11;
$L__BB33_13:
	ld.global.nc.u64 	%rd164, [%rd1+32];
	ld.global.nc.u64 	%rd165, [%rd1+40];
	and.b64  	%rd166, %rd165, -1024;
	setp.lt.u64 	%p30, %rd5, %rd166;
	sub.s64 	%rd168, %rd165, %rd5;
	setp.gt.u64 	%p31, %rd168, 1023;
	and.pred  	%p32, %p30, %p31;
	@%p32 bra 	$L__BB33_15;
	bra.uni 	$L__BB33_14;
$L__BB33_15:
	setp.gt.u32 	%p33, %r16, 511;
	bar.sync 	0;
	mov.u64 	%rd328, 0;
	mov.u64 	%rd74, %rd328;
	@%p33 bra 	$L__BB33_19;
	add.s64 	%rd324, %rd76, %rd3;
	setp.gt.u64 	%p34, %rd324, 511;
	mov.u64 	%rd74, 1;
	@%p34 bra 	$L__BB33_19;
	mov.u64 	%rd74, 1;
$L__BB33_18:
	add.s64 	%rd174, %rd324, 1;
	add.s64 	%rd74, %rd74, 1;
	add.s64 	%rd175, %rd174, %rd7;
	setp.lt.u64 	%p35, %rd175, %rd174;
	add.s64 	%rd324, %rd324, %rd3;
	setp.gt.u64 	%p36, %rd324, 511;
	or.pred  	%p37, %p35, %p36;
	@!%p37 bra 	$L__BB33_18;
	bra.uni 	$L__BB33_19;
$L__BB33_19:
	setp.eq.s64 	%p90, %rd74, 0;
	mov.u64 	%rd327, %rd328;
	@%p90 bra 	$L__BB33_21;
	xor.b64  	%rd38, %rd76, 1023;
	cvt.u32.u64 	%r226, %rd38;
	div.u32 	%r228, %r226, %r253;
	cvt.u64.u32 	%rd178, %r228;
	add.s64 	%rd179, %rd178, 1;
	min.u64 	%rd327, %rd179, %rd74;
$L__BB33_21:
	add.s64 	%rd29, %rd164, %rd147;
	@%p33 bra 	$L__BB33_23;
	mov.u64 	%rd181, 511;
	sub.s64 	%rd41, %rd181, %rd76;
	cvt.u32.u64 	%r230, %rd41;
	div.u32 	%r232, %r230, %r253;
	cvt.u64.u32 	%rd182, %r232;
	add.s64 	%rd328, %rd182, 1;
$L__BB33_23:
	selp.b64 	%rd361, %rd29, 0, %p32;
	add.s64 	%rd31, %rd29, 8192;
	min.u64 	%rd44, %rd327, %rd328;
	setp.eq.s64 	%p39, %rd44, 0;
	@%p39 bra 	$L__BB33_38;
	setp.eq.s64 	%p40, %rd74, 0;
	mov.u64 	%rd334, 0;
	mov.u64 	%rd339, %rd361;
	mov.u64 	%rd340, %rd76;
	mov.u64 	%rd332, %rd334;
	@%p40 bra 	$L__BB33_28;
	add.s64 	%rd334, %rd74, -1;
	setp.eq.s32 	%p41, %r16, 0;
	@%p41 bra 	$L__BB33_27;
	add.s64 	%rd332, %rd361, %rd149;
	add.s64 	%rd339, %rd332, 8;
	mov.u64 	%rd340, 0;
	bra.uni 	$L__BB33_28;
$L__BB33_27:
	add.s64 	%rd339, %rd361, 8;
	mov.u64 	%rd340, 0;
	mov.u64 	%rd332, %rd361;
$L__BB33_28:
	@%p33 bra 	$L__BB33_36;
	add.s32 	%r7, %r8, 8;
	shl.b32 	%r240, %r16, 4;
	add.s32 	%r237, %r7, %r240;
	add.s32 	%r238, %r237, 4;
	// begin inline asm
	ld.shared.f32 %r235, [%r237];
ld.shared.f32 %r236, [%r238];
	// end inline asm
	st.u32 	[%rd332], %r235;
	st.u32 	[%rd332+4], %r236;
	setp.eq.s64 	%p43, %rd44, 1;
	@%p43 bra 	$L__BB33_38;
	mov.pred 	%p88, 0;
	add.s64 	%rd337, %rd76, 1;
	add.s64 	%rd333, %rd44, -1;
	mov.u64 	%rd189, 0;
$L__BB33_31:
	setp.eq.s64 	%p44, %rd334, 0;
	mov.u64 	%rd338, %rd189;
	mov.u64 	%rd341, %rd189;
	@%p44 bra 	$L__BB33_35;
	add.s64 	%rd338, %rd334, -1;
	selp.b64 	%rd61, 0, %rd7, %p90;
	setp.ne.s64 	%p45, %rd340, 0;
	sub.s64 	%rd316, %rd31, %rd339;
	@%p45 bra 	$L__BB33_34;
	shr.u64 	%rd199, %rd316, 3;
	setp.gt.u64 	%p49, %rd199, %rd61;
	shl.b64 	%rd200, %rd61, 3;
	add.s64 	%rd201, %rd339, %rd200;
	add.s64 	%rd202, %rd201, 8;
	selp.b64 	%rd339, %rd202, %rd31, %p49;
	selp.b64 	%rd341, %rd201, 0, %p49;
	mov.u64 	%rd340, 0;
	mov.pred 	%p90, %p88;
	bra.uni 	$L__BB33_35;
$L__BB33_34:
	add.s64 	%rd191, %rd61, %rd340;
	shr.u64 	%rd193, %rd316, 3;
	setp.gt.u64 	%p47, %rd193, %rd191;
	shl.b64 	%rd194, %rd191, 3;
	add.s64 	%rd195, %rd339, %rd194;
	add.s64 	%rd196, %rd195, 8;
	selp.b64 	%rd339, %rd196, %rd31, %p47;
	selp.b64 	%rd341, %rd195, 0, %p47;
	mov.u64 	%rd340, 0;
	mov.pred 	%p90, %p88;
$L__BB33_35:
	add.s64 	%rd70, %rd337, %rd7;
	shl.b64 	%rd71, %rd70, 1;
	setp.lt.u64 	%p50, %rd71, 1024;
	@%p50 bra 	$L__BB33_37;
	bra.uni 	$L__BB33_36;
$L__BB33_37:
	setp.lt.u64 	%p5, %rd70, %rd337;
	setp.gt.u64 	%p51, %rd70, 511;
	add.s64 	%rd207, %rd70, 1;
	selp.b64 	%rd208, 512, %rd207, %p51;
	selp.b64 	%rd337, 512, %rd208, %p5;
	cvt.u32.u64 	%r245, %rd71;
	shl.b32 	%r246, %r245, 3;
	add.s32 	%r243, %r246, %r7;
	add.s32 	%r244, %r243, 4;
	// begin inline asm
	ld.shared.f32 %r241, [%r243];
ld.shared.f32 %r242, [%r244];
	// end inline asm
	st.u32 	[%rd341], %r241;
	st.u32 	[%rd341+4], %r242;
	add.s64 	%rd333, %rd333, -1;
	setp.ne.s64 	%p52, %rd333, 0;
	mov.u64 	%rd334, %rd338;
	@%p52 bra 	$L__BB33_31;
$L__BB33_38:
	mov.u64 	%rd368, 0;
	mov.pred 	%p91, -1;
	mov.u64 	%rd369, %rd76;
	mov.pred 	%p94, %p91;
$L__BB33_39:
	setp.ne.s64 	%p54, %rd74, 0;
	@%p54 bra 	$L__BB33_43;
	bra.uni 	$L__BB33_40;
$L__BB33_43:
	@%p91 bra 	$L__BB33_46;
	bra.uni 	$L__BB33_44;
$L__BB33_46:
	setp.ne.s64 	%p55, %rd76, 0;
	@%p55 bra 	$L__BB33_48;
	bra.uni 	$L__BB33_47;
$L__BB33_48:
	sub.s64 	%rd210, %rd31, %rd361;
	shr.u64 	%rd211, %rd210, 3;
	setp.gt.u64 	%p56, %rd211, %rd76;
	shl.b64 	%rd212, %rd76, 3;
	add.s64 	%rd213, %rd361, %rd212;
	add.s64 	%rd214, %rd213, 8;
	selp.b64 	%rd361, %rd214, %rd31, %p56;
	bra.uni 	$L__BB33_49;
$L__BB33_40:
	selp.b64 	%rd79, 0, %rd7, %p91;
	setp.ne.s64 	%p77, %rd76, 0;
	@%p77 bra 	$L__BB33_42;
	bra.uni 	$L__BB33_41;
$L__BB33_42:
	add.s64 	%rd289, %rd79, %rd76;
	sub.s64 	%rd290, %rd31, %rd361;
	shr.u64 	%rd291, %rd290, 3;
	setp.gt.u64 	%p78, %rd291, %rd289;
	shl.b64 	%rd292, %rd289, 3;
	add.s64 	%rd293, %rd361, %rd292;
	add.s64 	%rd294, %rd293, 8;
	selp.b64 	%rd366, %rd294, %rd31, %p78;
	selp.b64 	%rd367, %rd293, 0, %p78;
	bra.uni 	$L__BB33_71;
$L__BB33_41:
	sub.s64 	%rd295, %rd31, %rd361;
	shr.u64 	%rd296, %rd295, 3;
	setp.gt.u64 	%p79, %rd296, %rd79;
	shl.b64 	%rd297, %rd79, 3;
	add.s64 	%rd298, %rd361, %rd297;
	add.s64 	%rd299, %rd298, 8;
	selp.b64 	%rd366, %rd299, %rd31, %p79;
	selp.b64 	%rd367, %rd298, 0, %p79;
	bra.uni 	$L__BB33_71;
$L__BB33_47:
	setp.eq.s64 	%p57, %rd361, %rd31;
	selp.b64 	%rd215, 0, 8, %p57;
	add.s64 	%rd361, %rd361, %rd215;
$L__BB33_49:
	add.s64 	%rd74, %rd74, -1;
	mov.u64 	%rd76, 0;
$L__BB33_44:
	setp.eq.s64 	%p58, %rd74, -1;
	@%p58 bra 	$L__BB33_50;
	add.s64 	%rd353, %rd74, 1;
	bra.uni 	$L__BB33_53;
$L__BB33_50:
	setp.ne.s64 	%p59, %rd76, 0;
	sub.s64 	%rd317, %rd31, %rd361;
	@%p59 bra 	$L__BB33_52;
	bra.uni 	$L__BB33_51;
$L__BB33_52:
	add.s64 	%rd219, %rd76, %rd7;
	shr.u64 	%rd221, %rd317, 3;
	setp.gt.u64 	%p60, %rd221, %rd219;
	add.s64 	%rd222, %rd76, %rd3;
	shl.b64 	%rd223, %rd222, 3;
	add.s64 	%rd224, %rd361, %rd223;
	selp.b64 	%rd361, %rd224, %rd31, %p60;
	mov.u64 	%rd353, -1;
	mov.u64 	%rd76, 0;
	bra.uni 	$L__BB33_53;
$L__BB33_51:
	shr.u64 	%rd228, %rd317, 3;
	setp.gt.u64 	%p61, %rd228, %rd7;
	add.s64 	%rd230, %rd361, %rd318;
	selp.b64 	%rd361, %rd230, %rd31, %p61;
	mov.u64 	%rd353, -1;
	mov.u64 	%rd76, 0;
$L__BB33_53:
	mul.lo.s64 	%rd363, %rd353, %rd3;
	mul.hi.u64 	%rd231, %rd353, %rd3;
	setp.eq.s64 	%p62, %rd231, 0;
	@%p62 bra 	$L__BB33_65;
	mov.u64 	%rd232, -1;
	div.u64 	%rd233, %rd232, %rd353;
	div.u64 	%rd234, %rd232, %rd3;
	mul.lo.s64 	%rd235, %rd233, %rd353;
	mul.lo.s64 	%rd236, %rd234, %rd3;
	max.u64 	%rd98, %rd235, %rd236;
	add.s64 	%rd355, %rd98, -1;
	setp.eq.s64 	%p64, %rd76, 0;
	@%p64 bra 	$L__BB33_59;
	add.s64 	%rd239, %rd76, %rd355;
	setp.lt.u64 	%p65, %rd239, %rd76;
	@%p65 bra 	$L__BB33_57;
	bra.uni 	$L__BB33_56;
$L__BB33_57:
	add.s64 	%rd240, %rd76, -1;
	sub.s64 	%rd241, %rd31, %rd361;
	shr.u64 	%rd242, %rd241, 3;
	setp.le.u64 	%p66, %rd242, %rd240;
	shl.b64 	%rd243, %rd76, 3;
	add.s64 	%rd354, %rd361, %rd243;
	mov.u64 	%rd361, %rd31;
	@%p66 bra 	$L__BB33_61;
	bra.uni 	$L__BB33_58;
$L__BB33_59:
	sub.s64 	%rd247, %rd31, %rd361;
	shr.u64 	%rd248, %rd247, 3;
	setp.gt.u64 	%p93, %rd248, %rd355;
	shl.b64 	%rd249, %rd98, 3;
	add.s64 	%rd250, %rd361, %rd249;
	add.s64 	%rd356, %rd250, -8;
	bra.uni 	$L__BB33_60;
$L__BB33_56:
	add.s64 	%rd355, %rd355, %rd76;
	mov.u64 	%rd354, %rd361;
$L__BB33_58:
	sub.s64 	%rd244, %rd31, %rd354;
	shr.u64 	%rd245, %rd244, 3;
	setp.gt.u64 	%p93, %rd245, %rd355;
	shl.b64 	%rd246, %rd355, 3;
	add.s64 	%rd356, %rd354, %rd246;
$L__BB33_60:
	add.s64 	%rd251, %rd356, 8;
	selp.b64 	%rd361, %rd251, %rd31, %p93;
$L__BB33_61:
	setp.gt.u64 	%p63, %rd235, %rd236;
	selp.b64 	%rd237, %rd233, 0, %p63;
	sub.s64 	%rd359, %rd3, %rd237;
	selp.b64 	%rd238, 0, %rd234, %p63;
	sub.s64 	%rd358, %rd353, %rd238;
	mul.lo.s64 	%rd363, %rd358, %rd359;
	mul.hi.u64 	%rd253, %rd358, %rd359;
	mov.u64 	%rd76, 0;
	setp.eq.s64 	%p67, %rd253, 0;
	@%p67 bra 	$L__BB33_65;
$L__BB33_62:
	setp.eq.s64 	%p68, %rd358, 0;
	@%p68 bra 	$L__BB33_78;
	setp.eq.s64 	%p69, %rd359, 0;
	@%p69 bra 	$L__BB33_79;
	div.u64 	%rd256, %rd232, %rd358;
	div.u64 	%rd257, %rd232, %rd359;
	mul.lo.s64 	%rd258, %rd256, %rd358;
	mul.lo.s64 	%rd259, %rd257, %rd359;
	setp.gt.u64 	%p70, %rd258, %rd259;
	selp.b64 	%rd260, %rd256, 0, %p70;
	sub.s64 	%rd359, %rd359, %rd260;
	selp.b64 	%rd261, 0, %rd257, %p70;
	sub.s64 	%rd358, %rd358, %rd261;
	max.u64 	%rd262, %rd258, %rd259;
	add.s64 	%rd263, %rd262, -1;
	shl.b64 	%rd264, %rd262, 3;
	add.s64 	%rd265, %rd361, %rd264;
	sub.s64 	%rd266, %rd31, %rd361;
	shr.u64 	%rd267, %rd266, 3;
	setp.gt.u64 	%p71, %rd267, %rd263;
	selp.b64 	%rd361, %rd265, %rd31, %p71;
	mul.lo.s64 	%rd363, %rd358, %rd359;
	mul.hi.u64 	%rd268, %rd358, %rd359;
	setp.ne.s64 	%p13, %rd268, 0;
	@%p13 bra 	$L__BB33_62;
$L__BB33_65:
	add.s64 	%rd365, %rd363, -1;
	setp.ne.s64 	%p72, %rd76, 0;
	@%p72 bra 	$L__BB33_67;
	bra.uni 	$L__BB33_66;
$L__BB33_67:
	add.s64 	%rd269, %rd76, %rd365;
	setp.lt.u64 	%p73, %rd269, %rd76;
	@%p73 bra 	$L__BB33_69;
	bra.uni 	$L__BB33_68;
$L__BB33_69:
	add.s64 	%rd271, %rd76, -1;
	sub.s64 	%rd272, %rd31, %rd361;
	shr.u64 	%rd273, %rd272, 3;
	setp.le.u64 	%p74, %rd273, %rd271;
	shl.b64 	%rd274, %rd76, 3;
	add.s64 	%rd361, %rd361, %rd274;
	mov.u64 	%rd367, 0;
	mov.u64 	%rd366, %rd31;
	@%p74 bra 	$L__BB33_71;
	bra.uni 	$L__BB33_70;
$L__BB33_66:
	sub.s64 	%rd280, %rd31, %rd361;
	shr.u64 	%rd281, %rd280, 3;
	setp.gt.u64 	%p76, %rd281, %rd365;
	shl.b64 	%rd282, %rd363, 3;
	add.s64 	%rd283, %rd361, %rd282;
	add.s64 	%rd284, %rd283, -8;
	selp.b64 	%rd366, %rd283, %rd31, %p76;
	selp.b64 	%rd367, %rd284, 0, %p76;
	bra.uni 	$L__BB33_71;
$L__BB33_68:
	add.s64 	%rd365, %rd365, %rd76;
$L__BB33_70:
	sub.s64 	%rd275, %rd31, %rd361;
	shr.u64 	%rd276, %rd275, 3;
	setp.gt.u64 	%p75, %rd276, %rd365;
	shl.b64 	%rd277, %rd365, 3;
	add.s64 	%rd278, %rd361, %rd277;
	add.s64 	%rd279, %rd278, 8;
	selp.b64 	%rd366, %rd279, %rd31, %p75;
	selp.b64 	%rd367, %rd278, 0, %p75;
$L__BB33_71:
	setp.eq.s64 	%p80, %rd367, 0;
	mov.u64 	%rd371, 0;
	@%p80 bra 	$L__BB33_73;
	selp.b64 	%rd303, 0, %rd7, %p94;
	add.s64 	%rd305, %rd303, %rd369;
	add.s64 	%rd370, %rd305, %rd368;
	setp.lt.u64 	%p82, %rd370, %rd368;
	setp.gt.u64 	%p83, %rd370, 511;
	or.pred  	%p84, %p82, %p83;
	add.s64 	%rd306, %rd370, 1;
	selp.b64 	%rd368, 512, %rd306, %p84;
	selp.b64 	%rd371, 0, %rd367, %p84;
	mov.pred 	%p94, 0;
	mov.u64 	%rd369, 0;
$L__BB33_73:
	setp.eq.s64 	%p85, %rd371, 0;
	@%p85 bra 	$L__BB33_77;
	shl.b64 	%rd141, %rd370, 1;
	setp.lt.u64 	%p86, %rd141, 1024;
	@%p86 bra 	$L__BB33_76;
	bra.uni 	$L__BB33_75;
$L__BB33_76:
	cvt.u32.u64 	%r251, %rd141;
	shl.b32 	%r252, %r251, 3;
	add.s32 	%r249, %r252, %r8;
	add.s32 	%r250, %r249, 4;
	// begin inline asm
	ld.shared.f32 %r247, [%r249];
ld.shared.f32 %r248, [%r250];
	// end inline asm
	st.u32 	[%rd371], %r247;
	st.u32 	[%rd371+4], %r248;
	mov.pred 	%p91, 0;
	mov.u64 	%rd74, 0;
	mov.u64 	%rd361, %rd366;
	mov.u64 	%rd76, %rd74;
	bra.uni 	$L__BB33_39;
$L__BB33_77:
	ret;
$L__BB33_78:
	mov.u64 	%rd287, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd288, %rd287;
	{ // callseq 184, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd288;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 184
$L__BB33_79:
	mov.u64 	%rd285, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd286, %rd285;
	{ // callseq 183, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd286;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 183
$L__BB33_75:
	mov.u64 	%rd307, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd308, %rd307;
	mov.u64 	%rd309, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd310, %rd309;
	{ // callseq 185, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd310;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 185
$L__BB33_5:
	mov.u64 	%rd156, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd157, %rd156;
	mov.u64 	%rd158, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd159, %rd158;
	{ // callseq 180, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd157;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd159;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 180
$L__BB33_36:
	mov.u64 	%rd203, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd204, %rd203;
	mov.u64 	%rd205, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd206, %rd205;
	{ // callseq 182, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd204;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd206;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 182
$L__BB33_1:
	mov.u64 	%rd314, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_12;
	cvta.global.u64 	%rd315, %rd314;
	{ // callseq 187, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd315;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 187
$L__BB33_14:
	mov.u64 	%rd169, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_13;
	cvta.global.u64 	%rd170, %rd169;
	{ // callseq 181, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd170;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 181
$L__BB33_9:
	mov.u64 	%rd312, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_16;
	cvta.global.u64 	%rd313, %rd312;
	{ // callseq 186, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd313;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 186

}
	// .globl	daubechies_first_forward_2048_kernel
.visible .entry daubechies_first_forward_2048_kernel(
	.param .u64 daubechies_first_forward_2048_kernel_param_0
)
{
	.reg .pred 	%p<90>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<250>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<361>;

	ld.param.u64 	%rd135, [daubechies_first_forward_2048_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd135;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[16384];
    mov.u32 %r8, nonphysical;
	// end inline asm
	mov.u32 	%r11, %ctaid.x;
	ld.global.nc.u64 	%rd136, [%rd1+24];
	and.b64  	%rd137, %rd136, -2048;
	mul.wide.u32 	%rd5, %r11, 2048;
	setp.ge.u64 	%p16, %rd5, %rd137;
	sub.s64 	%rd138, %rd136, %rd5;
	setp.lt.u64 	%p17, %rd138, 2048;
	or.pred  	%p18, %p16, %p17;
	@!%p18 bra 	$L__BB34_2;
	bra.uni 	$L__BB34_1;
$L__BB34_2:
	mov.u32 	%r9, %tid.x;
	cvt.u64.u32 	%rd69, %r9;
	mov.u32 	%r10, %ntid.x;
	cvt.u64.u32 	%rd3, %r10;
	cvt.u64.u32 	%rd4, %r11;
	cvt.u32.u64 	%r16, %rd69;
	ld.global.nc.u64 	%rd140, [%rd1+16];
	shl.b64 	%rd141, %rd5, 3;
	add.s64 	%rd142, %rd140, %rd141;
	add.s64 	%rd6, %rd3, -1;
	cvt.u16.u64 	%rs1, %rd69;
	xor.b16  	%rs2, %rs1, 2047;
	shl.b64 	%rd143, %rd69, 3;
	add.s64 	%rd144, %rd142, %rd143;
	shl.b32 	%r2, %r16, 3;
	add.s32 	%r12, %r8, %r2;
	add.s32 	%r13, %r12, 4;
	ld.u32 	%r14, [%rd144];
	ld.u32 	%r15, [%rd144+4];
	// begin inline asm
	st.shared.f32 [%r12], %r14;
st.shared.f32 [%r13], %r15;
	// end inline asm
	add.s64 	%rd326, %rd69, 1;
	cvt.u32.u16 	%r17, %rs2;
	cvt.u32.u64 	%r18, %rd3;
	div.u32 	%r19, %r17, %r18;
	cvt.u64.u32 	%rd311, %r19;
	shl.b64 	%rd145, %rd4, 14;
	shl.b64 	%rd9, %rd3, 3;
	add.s64 	%rd146, %rd145, %rd9;
	add.s64 	%rd147, %rd146, %rd143;
	add.s64 	%rd310, %rd140, %rd147;
	xor.b64  	%rd309, %rd143, 16376;
	mov.u64 	%rd312, %rd326;
$L__BB34_3:
	add.s64 	%rd17, %rd312, %rd6;
	setp.lt.u64 	%p20, %rd17, 2048;
	@%p20 bra 	$L__BB34_5;
	bra.uni 	$L__BB34_4;
$L__BB34_5:
	shr.u64 	%rd148, %rd309, 3;
	setp.gt.u64 	%p19, %rd148, %rd6;
	selp.b64 	%rd16, %rd310, 0, %p19;
	setp.lt.u64 	%p1, %rd17, %rd312;
	add.s64 	%rd153, %rd312, %rd3;
	selp.b64 	%rd312, 2048, %rd153, %p1;
	cvt.u32.u64 	%r24, %rd17;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r8;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd16];
	ld.u32 	%r23, [%rd16+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd311, %rd311, -1;
	add.s64 	%rd310, %rd310, %rd9;
	sub.s64 	%rd309, %rd309, %rd9;
	setp.ne.s64 	%p21, %rd311, 0;
	@%p21 bra 	$L__BB34_3;
	ld.global.nc.u64 	%rd22, [%rd1];
	ld.global.nc.u64 	%rd154, [%rd1+8];
	bar.sync 	0;
	add.s32 	%r28, %r12, %r2;
	add.s32 	%r29, %r28, 4;
	// begin inline asm
	ld.shared.f32 %r26, [%r28];
ld.shared.f32 %r27, [%r29];
	// end inline asm
	setp.eq.s64 	%p22, %rd154, 0;
	@%p22 bra 	$L__BB34_7;
	shl.b32 	%r4, %r16, 4;
	mov.b32 	%f2, %r27;
	mov.b32 	%f1, %r26;
	ld.u32 	%r33, [%rd22];
	ld.u32 	%r36, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r31, %r26, %r33;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r34, %r27, %r36;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r72, %r31, %r34;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r26, %r36;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r43, %r27, %r33;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r75, %r40, %r43;
	// end inline asm
	add.s32 	%r91, %r8, %r4;
	add.s32 	%r87, %r91, 8;
	add.s32 	%r88, %r91, 12;
	// begin inline asm
	ld.shared.f32 %r54, [%r87];
ld.shared.f32 %r57, [%r88];
	// end inline asm
	ld.u32 	%r67, [%rd22];
	ld.u32 	%r64, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r53, %r54, %r67;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r56, %r57, %r64;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r73, %r53, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r54, %r64;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r65, %r57, %r67;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r76, %r62, %r65;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r71, %r72, %r73;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r74, %r75, %r76;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r28], %r71;
st.shared.f32 [%r29], %r74;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r81, %r72, %r73;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r84, %r75, %r76;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r87], %r81;
st.shared.f32 [%r88], %r84;
	// end inline asm
	add.s64 	%rd314, %rd69, %rd3;
	setp.lt.u64 	%p23, %rd314, 1024;
	@%p23 bra 	$L__BB34_8;
	bra.uni 	$L__BB34_11;
$L__BB34_8:
	cvt.u32.u64 	%r156, %rd314;
	shl.b32 	%r157, %r156, 4;
	add.s32 	%r94, %r8, %r157;
	add.s32 	%r95, %r94, 4;
	// begin inline asm
	ld.shared.f32 %r97, [%r94];
ld.shared.f32 %r100, [%r95];
	// end inline asm
	ld.u32 	%r110, [%rd22];
	ld.u32 	%r107, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r96, %r97, %r110;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r99, %r100, %r107;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r137, %r96, %r99;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r97, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r108, %r100, %r110;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r140, %r105, %r108;
	// end inline asm
	add.s32 	%r152, %r94, 8;
	add.s32 	%r153, %r94, 12;
	// begin inline asm
	ld.shared.f32 %r119, [%r152];
ld.shared.f32 %r122, [%r153];
	// end inline asm
	ld.u32 	%r132, [%rd22];
	ld.u32 	%r129, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r118, %r119, %r132;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r121, %r122, %r129;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r138, %r118, %r121;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r127, %r119, %r129;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r130, %r122, %r132;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r141, %r127, %r130;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r136, %r137, %r138;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r139, %r140, %r141;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r94], %r136;
st.shared.f32 [%r95], %r139;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r146, %r137, %r138;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r149, %r140, %r141;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r152], %r146;
st.shared.f32 [%r153], %r149;
	// end inline asm
	add.s64 	%rd313, %rd314, %rd3;
	setp.gt.u64 	%p24, %rd313, 1023;
	@%p24 bra 	$L__BB34_11;
$L__BB34_9:
	add.s64 	%rd155, %rd313, 1;
	cvt.u32.u64 	%r222, %rd313;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r160, %r223, %r8;
	add.s32 	%r161, %r160, 4;
	// begin inline asm
	ld.shared.f32 %r163, [%r160];
ld.shared.f32 %r166, [%r161];
	// end inline asm
	ld.u32 	%r176, [%rd22];
	ld.u32 	%r173, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r162, %r163, %r176;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r165, %r166, %r173;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r162, %r165;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r171, %r163, %r173;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r174, %r166, %r176;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r206, %r171, %r174;
	// end inline asm
	add.s32 	%r218, %r160, 8;
	add.s32 	%r219, %r160, 12;
	// begin inline asm
	ld.shared.f32 %r185, [%r218];
ld.shared.f32 %r188, [%r219];
	// end inline asm
	ld.u32 	%r198, [%rd22];
	ld.u32 	%r195, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r184, %r185, %r198;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r187, %r188, %r195;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r204, %r184, %r187;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r193, %r185, %r195;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r196, %r188, %r198;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r207, %r193, %r196;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r202, %r203, %r204;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r205, %r206, %r207;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r160], %r202;
st.shared.f32 [%r161], %r205;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r212, %r203, %r204;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r215, %r206, %r207;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r218], %r212;
st.shared.f32 [%r219], %r215;
	// end inline asm
	add.s64 	%rd156, %rd155, %rd6;
	setp.lt.u64 	%p25, %rd156, %rd155;
	add.s64 	%rd313, %rd313, %rd3;
	setp.gt.u64 	%p26, %rd313, 1023;
	or.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB34_11;
	bra.uni 	$L__BB34_9;
$L__BB34_11:
	ld.global.nc.u64 	%rd158, [%rd1+32];
	ld.global.nc.u64 	%rd159, [%rd1+40];
	and.b64  	%rd160, %rd159, -2048;
	setp.lt.u64 	%p28, %rd5, %rd160;
	sub.s64 	%rd162, %rd159, %rd5;
	setp.gt.u64 	%p29, %rd162, 2047;
	and.pred  	%p30, %p28, %p29;
	@%p30 bra 	$L__BB34_13;
	bra.uni 	$L__BB34_12;
$L__BB34_13:
	setp.gt.u64 	%p31, %rd314, 1023;
	bar.sync 	0;
	mov.u64 	%rd67, 1;
	@%p31 bra 	$L__BB34_16;
	mov.u64 	%rd67, 1;
$L__BB34_15:
	add.s64 	%rd167, %rd314, 1;
	add.s64 	%rd67, %rd67, 1;
	add.s64 	%rd168, %rd167, %rd6;
	setp.lt.u64 	%p32, %rd168, %rd167;
	add.s64 	%rd314, %rd314, %rd3;
	setp.gt.u64 	%p33, %rd314, 1023;
	or.pred  	%p34, %p32, %p33;
	@!%p34 bra 	$L__BB34_15;
	bra.uni 	$L__BB34_16;
$L__BB34_16:
	add.s64 	%rd27, %rd158, %rd141;
	setp.eq.s64 	%p85, %rd67, 0;
	mov.u64 	%rd317, 0;
	@%p85 bra 	$L__BB34_18;
	xor.b64  	%rd35, %rd69, 2047;
	cvt.u32.u64 	%r224, %rd35;
	div.u32 	%r226, %r224, %r18;
	cvt.u64.u32 	%rd171, %r226;
	add.s64 	%rd172, %rd171, 1;
	min.u64 	%rd317, %rd172, %rd67;
$L__BB34_18:
	selp.b64 	%rd350, %rd27, 0, %p30;
	add.s64 	%rd29, %rd27, 16384;
	setp.eq.s64 	%p35, %rd317, 0;
	@%p35 bra 	$L__BB34_32;
	xor.b32  	%r228, %r16, 1023;
	div.u32 	%r230, %r228, %r18;
	cvt.u64.u32 	%rd173, %r230;
	add.s64 	%rd174, %rd173, 1;
	min.u64 	%rd38, %rd317, %rd174;
	setp.eq.s64 	%p36, %rd67, 0;
	add.s32 	%r7, %r8, 8;
	mov.u64 	%rd323, 0;
	mov.u64 	%rd328, %rd350;
	mov.u64 	%rd329, %rd69;
	mov.u64 	%rd321, %rd323;
	@%p36 bra 	$L__BB34_23;
	add.s64 	%rd323, %rd67, -1;
	setp.eq.s32 	%p37, %r16, 0;
	@%p37 bra 	$L__BB34_22;
	add.s64 	%rd321, %rd350, %rd143;
	add.s64 	%rd328, %rd321, 8;
	mov.u64 	%rd329, 0;
	bra.uni 	$L__BB34_23;
$L__BB34_22:
	add.s64 	%rd328, %rd350, 8;
	mov.u64 	%rd329, 0;
	mov.u64 	%rd321, %rd350;
$L__BB34_23:
	add.s32 	%r234, %r7, %r4;
	add.s32 	%r235, %r234, 4;
	// begin inline asm
	ld.shared.f32 %r232, [%r234];
ld.shared.f32 %r233, [%r235];
	// end inline asm
	st.u32 	[%rd321], %r232;
	st.u32 	[%rd321+4], %r233;
	setp.eq.s64 	%p38, %rd38, 1;
	@%p38 bra 	$L__BB34_32;
	mov.pred 	%p83, 0;
	add.s64 	%rd322, %rd38, -1;
$L__BB34_25:
	setp.eq.s64 	%p39, %rd323, 0;
	mov.u64 	%rd327, 0;
	mov.u64 	%rd330, %rd327;
	@%p39 bra 	$L__BB34_29;
	add.s64 	%rd327, %rd323, -1;
	selp.b64 	%rd54, 0, %rd6, %p85;
	setp.ne.s64 	%p40, %rd329, 0;
	@%p40 bra 	$L__BB34_28;
	sub.s64 	%rd190, %rd29, %rd328;
	shr.u64 	%rd191, %rd190, 3;
	setp.gt.u64 	%p44, %rd191, %rd54;
	shl.b64 	%rd192, %rd54, 3;
	add.s64 	%rd193, %rd328, %rd192;
	add.s64 	%rd194, %rd193, 8;
	selp.b64 	%rd328, %rd194, %rd29, %p44;
	selp.b64 	%rd330, %rd193, 0, %p44;
	mov.u64 	%rd329, 0;
	mov.pred 	%p85, %p83;
	bra.uni 	$L__BB34_29;
$L__BB34_28:
	add.s64 	%rd183, %rd54, %rd329;
	sub.s64 	%rd184, %rd29, %rd328;
	shr.u64 	%rd185, %rd184, 3;
	setp.gt.u64 	%p42, %rd185, %rd183;
	shl.b64 	%rd186, %rd183, 3;
	add.s64 	%rd187, %rd328, %rd186;
	add.s64 	%rd188, %rd187, 8;
	selp.b64 	%rd328, %rd188, %rd29, %p42;
	selp.b64 	%rd330, %rd187, 0, %p42;
	mov.u64 	%rd329, 0;
	mov.pred 	%p85, %p83;
$L__BB34_29:
	add.s64 	%rd63, %rd326, %rd6;
	shl.b64 	%rd64, %rd63, 1;
	setp.lt.u64 	%p45, %rd64, 2048;
	@%p45 bra 	$L__BB34_31;
	bra.uni 	$L__BB34_30;
$L__BB34_31:
	setp.lt.u64 	%p5, %rd63, %rd326;
	setp.gt.u64 	%p46, %rd63, 1023;
	add.s64 	%rd199, %rd63, 1;
	selp.b64 	%rd200, 1024, %rd199, %p46;
	selp.b64 	%rd326, 1024, %rd200, %p5;
	cvt.u32.u64 	%r240, %rd64;
	shl.b32 	%r241, %r240, 3;
	add.s32 	%r238, %r241, %r7;
	add.s32 	%r239, %r238, 4;
	// begin inline asm
	ld.shared.f32 %r236, [%r238];
ld.shared.f32 %r237, [%r239];
	// end inline asm
	st.u32 	[%rd330], %r236;
	st.u32 	[%rd330+4], %r237;
	add.s64 	%rd322, %rd322, -1;
	setp.ne.s64 	%p47, %rd322, 0;
	mov.u64 	%rd323, %rd327;
	@%p47 bra 	$L__BB34_25;
$L__BB34_32:
	mov.u64 	%rd357, 0;
	mov.pred 	%p86, -1;
	mov.u64 	%rd358, %rd69;
	mov.pred 	%p89, %p86;
$L__BB34_33:
	setp.ne.s64 	%p49, %rd67, 0;
	@%p49 bra 	$L__BB34_37;
	bra.uni 	$L__BB34_34;
$L__BB34_37:
	@%p86 bra 	$L__BB34_40;
	bra.uni 	$L__BB34_38;
$L__BB34_40:
	setp.ne.s64 	%p50, %rd69, 0;
	@%p50 bra 	$L__BB34_42;
	bra.uni 	$L__BB34_41;
$L__BB34_42:
	sub.s64 	%rd202, %rd29, %rd350;
	shr.u64 	%rd203, %rd202, 3;
	setp.gt.u64 	%p51, %rd203, %rd69;
	shl.b64 	%rd204, %rd69, 3;
	add.s64 	%rd205, %rd350, %rd204;
	add.s64 	%rd206, %rd205, 8;
	selp.b64 	%rd350, %rd206, %rd29, %p51;
	bra.uni 	$L__BB34_43;
$L__BB34_34:
	selp.b64 	%rd72, 0, %rd6, %p86;
	setp.ne.s64 	%p72, %rd69, 0;
	@%p72 bra 	$L__BB34_36;
	bra.uni 	$L__BB34_35;
$L__BB34_36:
	add.s64 	%rd281, %rd72, %rd69;
	sub.s64 	%rd282, %rd29, %rd350;
	shr.u64 	%rd283, %rd282, 3;
	setp.gt.u64 	%p73, %rd283, %rd281;
	shl.b64 	%rd284, %rd281, 3;
	add.s64 	%rd285, %rd350, %rd284;
	add.s64 	%rd286, %rd285, 8;
	selp.b64 	%rd355, %rd286, %rd29, %p73;
	selp.b64 	%rd356, %rd285, 0, %p73;
	bra.uni 	$L__BB34_65;
$L__BB34_35:
	sub.s64 	%rd287, %rd29, %rd350;
	shr.u64 	%rd288, %rd287, 3;
	setp.gt.u64 	%p74, %rd288, %rd72;
	shl.b64 	%rd289, %rd72, 3;
	add.s64 	%rd290, %rd350, %rd289;
	add.s64 	%rd291, %rd290, 8;
	selp.b64 	%rd355, %rd291, %rd29, %p74;
	selp.b64 	%rd356, %rd290, 0, %p74;
	bra.uni 	$L__BB34_65;
$L__BB34_41:
	setp.eq.s64 	%p52, %rd350, %rd29;
	selp.b64 	%rd207, 0, 8, %p52;
	add.s64 	%rd350, %rd350, %rd207;
$L__BB34_43:
	add.s64 	%rd67, %rd67, -1;
	mov.u64 	%rd69, 0;
$L__BB34_38:
	setp.eq.s64 	%p53, %rd67, -1;
	@%p53 bra 	$L__BB34_44;
	add.s64 	%rd342, %rd67, 1;
	bra.uni 	$L__BB34_47;
$L__BB34_44:
	setp.ne.s64 	%p54, %rd69, 0;
	sub.s64 	%rd308, %rd29, %rd350;
	@%p54 bra 	$L__BB34_46;
	bra.uni 	$L__BB34_45;
$L__BB34_46:
	add.s64 	%rd211, %rd69, %rd6;
	shr.u64 	%rd213, %rd308, 3;
	setp.gt.u64 	%p55, %rd213, %rd211;
	add.s64 	%rd214, %rd69, %rd3;
	shl.b64 	%rd215, %rd214, 3;
	add.s64 	%rd216, %rd350, %rd215;
	selp.b64 	%rd350, %rd216, %rd29, %p55;
	mov.u64 	%rd342, -1;
	mov.u64 	%rd69, 0;
	bra.uni 	$L__BB34_47;
$L__BB34_45:
	shr.u64 	%rd220, %rd308, 3;
	setp.gt.u64 	%p56, %rd220, %rd6;
	add.s64 	%rd222, %rd350, %rd9;
	selp.b64 	%rd350, %rd222, %rd29, %p56;
	mov.u64 	%rd342, -1;
	mov.u64 	%rd69, 0;
$L__BB34_47:
	mul.lo.s64 	%rd352, %rd342, %rd3;
	mul.hi.u64 	%rd223, %rd342, %rd3;
	setp.eq.s64 	%p57, %rd223, 0;
	@%p57 bra 	$L__BB34_59;
	mov.u64 	%rd224, -1;
	div.u64 	%rd225, %rd224, %rd342;
	div.u64 	%rd226, %rd224, %rd3;
	mul.lo.s64 	%rd227, %rd225, %rd342;
	mul.lo.s64 	%rd228, %rd226, %rd3;
	max.u64 	%rd91, %rd227, %rd228;
	add.s64 	%rd344, %rd91, -1;
	setp.eq.s64 	%p59, %rd69, 0;
	@%p59 bra 	$L__BB34_53;
	add.s64 	%rd231, %rd69, %rd344;
	setp.lt.u64 	%p60, %rd231, %rd69;
	@%p60 bra 	$L__BB34_51;
	bra.uni 	$L__BB34_50;
$L__BB34_51:
	add.s64 	%rd232, %rd69, -1;
	sub.s64 	%rd233, %rd29, %rd350;
	shr.u64 	%rd234, %rd233, 3;
	setp.le.u64 	%p61, %rd234, %rd232;
	shl.b64 	%rd235, %rd69, 3;
	add.s64 	%rd343, %rd350, %rd235;
	mov.u64 	%rd350, %rd29;
	@%p61 bra 	$L__BB34_55;
	bra.uni 	$L__BB34_52;
$L__BB34_53:
	sub.s64 	%rd239, %rd29, %rd350;
	shr.u64 	%rd240, %rd239, 3;
	setp.gt.u64 	%p88, %rd240, %rd344;
	shl.b64 	%rd241, %rd91, 3;
	add.s64 	%rd242, %rd350, %rd241;
	add.s64 	%rd345, %rd242, -8;
	bra.uni 	$L__BB34_54;
$L__BB34_50:
	add.s64 	%rd344, %rd344, %rd69;
	mov.u64 	%rd343, %rd350;
$L__BB34_52:
	sub.s64 	%rd236, %rd29, %rd343;
	shr.u64 	%rd237, %rd236, 3;
	setp.gt.u64 	%p88, %rd237, %rd344;
	shl.b64 	%rd238, %rd344, 3;
	add.s64 	%rd345, %rd343, %rd238;
$L__BB34_54:
	add.s64 	%rd243, %rd345, 8;
	selp.b64 	%rd350, %rd243, %rd29, %p88;
$L__BB34_55:
	setp.gt.u64 	%p58, %rd227, %rd228;
	selp.b64 	%rd229, %rd225, 0, %p58;
	sub.s64 	%rd348, %rd3, %rd229;
	selp.b64 	%rd230, 0, %rd226, %p58;
	sub.s64 	%rd347, %rd342, %rd230;
	mul.lo.s64 	%rd352, %rd347, %rd348;
	mul.hi.u64 	%rd245, %rd347, %rd348;
	mov.u64 	%rd69, 0;
	setp.eq.s64 	%p62, %rd245, 0;
	@%p62 bra 	$L__BB34_59;
$L__BB34_56:
	setp.eq.s64 	%p63, %rd347, 0;
	@%p63 bra 	$L__BB34_72;
	setp.eq.s64 	%p64, %rd348, 0;
	@%p64 bra 	$L__BB34_73;
	div.u64 	%rd248, %rd224, %rd347;
	div.u64 	%rd249, %rd224, %rd348;
	mul.lo.s64 	%rd250, %rd248, %rd347;
	mul.lo.s64 	%rd251, %rd249, %rd348;
	setp.gt.u64 	%p65, %rd250, %rd251;
	selp.b64 	%rd252, %rd248, 0, %p65;
	sub.s64 	%rd348, %rd348, %rd252;
	selp.b64 	%rd253, 0, %rd249, %p65;
	sub.s64 	%rd347, %rd347, %rd253;
	max.u64 	%rd254, %rd250, %rd251;
	add.s64 	%rd255, %rd254, -1;
	shl.b64 	%rd256, %rd254, 3;
	add.s64 	%rd257, %rd350, %rd256;
	sub.s64 	%rd258, %rd29, %rd350;
	shr.u64 	%rd259, %rd258, 3;
	setp.gt.u64 	%p66, %rd259, %rd255;
	selp.b64 	%rd350, %rd257, %rd29, %p66;
	mul.lo.s64 	%rd352, %rd347, %rd348;
	mul.hi.u64 	%rd260, %rd347, %rd348;
	setp.ne.s64 	%p13, %rd260, 0;
	@%p13 bra 	$L__BB34_56;
$L__BB34_59:
	add.s64 	%rd354, %rd352, -1;
	setp.ne.s64 	%p67, %rd69, 0;
	@%p67 bra 	$L__BB34_61;
	bra.uni 	$L__BB34_60;
$L__BB34_61:
	add.s64 	%rd261, %rd69, %rd354;
	setp.lt.u64 	%p68, %rd261, %rd69;
	@%p68 bra 	$L__BB34_63;
	bra.uni 	$L__BB34_62;
$L__BB34_63:
	add.s64 	%rd263, %rd69, -1;
	sub.s64 	%rd264, %rd29, %rd350;
	shr.u64 	%rd265, %rd264, 3;
	setp.le.u64 	%p69, %rd265, %rd263;
	shl.b64 	%rd266, %rd69, 3;
	add.s64 	%rd350, %rd350, %rd266;
	mov.u64 	%rd356, 0;
	mov.u64 	%rd355, %rd29;
	@%p69 bra 	$L__BB34_65;
	bra.uni 	$L__BB34_64;
$L__BB34_60:
	sub.s64 	%rd272, %rd29, %rd350;
	shr.u64 	%rd273, %rd272, 3;
	setp.gt.u64 	%p71, %rd273, %rd354;
	shl.b64 	%rd274, %rd352, 3;
	add.s64 	%rd275, %rd350, %rd274;
	add.s64 	%rd276, %rd275, -8;
	selp.b64 	%rd355, %rd275, %rd29, %p71;
	selp.b64 	%rd356, %rd276, 0, %p71;
	bra.uni 	$L__BB34_65;
$L__BB34_62:
	add.s64 	%rd354, %rd354, %rd69;
$L__BB34_64:
	sub.s64 	%rd267, %rd29, %rd350;
	shr.u64 	%rd268, %rd267, 3;
	setp.gt.u64 	%p70, %rd268, %rd354;
	shl.b64 	%rd269, %rd354, 3;
	add.s64 	%rd270, %rd350, %rd269;
	add.s64 	%rd271, %rd270, 8;
	selp.b64 	%rd355, %rd271, %rd29, %p70;
	selp.b64 	%rd356, %rd270, 0, %p70;
$L__BB34_65:
	setp.eq.s64 	%p75, %rd356, 0;
	mov.u64 	%rd360, 0;
	@%p75 bra 	$L__BB34_67;
	selp.b64 	%rd295, 0, %rd6, %p89;
	add.s64 	%rd297, %rd295, %rd358;
	add.s64 	%rd359, %rd297, %rd357;
	setp.lt.u64 	%p77, %rd359, %rd357;
	setp.gt.u64 	%p78, %rd359, 1023;
	or.pred  	%p79, %p77, %p78;
	add.s64 	%rd298, %rd359, 1;
	selp.b64 	%rd357, 1024, %rd298, %p79;
	selp.b64 	%rd360, 0, %rd356, %p79;
	mov.pred 	%p89, 0;
	mov.u64 	%rd358, 0;
$L__BB34_67:
	setp.eq.s64 	%p80, %rd360, 0;
	@%p80 bra 	$L__BB34_71;
	shl.b64 	%rd134, %rd359, 1;
	setp.lt.u64 	%p81, %rd134, 2048;
	@%p81 bra 	$L__BB34_70;
	bra.uni 	$L__BB34_69;
$L__BB34_70:
	cvt.u32.u64 	%r246, %rd134;
	shl.b32 	%r247, %r246, 3;
	add.s32 	%r244, %r247, %r8;
	add.s32 	%r245, %r244, 4;
	// begin inline asm
	ld.shared.f32 %r242, [%r244];
ld.shared.f32 %r243, [%r245];
	// end inline asm
	st.u32 	[%rd360], %r242;
	st.u32 	[%rd360+4], %r243;
	mov.pred 	%p86, 0;
	mov.u64 	%rd67, 0;
	mov.u64 	%rd350, %rd355;
	mov.u64 	%rd69, %rd67;
	bra.uni 	$L__BB34_33;
$L__BB34_71:
	ret;
$L__BB34_72:
	mov.u64 	%rd279, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd280, %rd279;
	{ // callseq 192, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd280;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 192
$L__BB34_73:
	mov.u64 	%rd277, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd278, %rd277;
	{ // callseq 191, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd278;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 191
$L__BB34_4:
	mov.u64 	%rd149, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd150, %rd149;
	mov.u64 	%rd151, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd152, %rd151;
	{ // callseq 188, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd150;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd152;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 188
$L__BB34_69:
	mov.u64 	%rd299, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd300, %rd299;
	mov.u64 	%rd301, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd302, %rd301;
	{ // callseq 193, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd302;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 193
$L__BB34_30:
	mov.u64 	%rd195, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd196, %rd195;
	mov.u64 	%rd197, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd198, %rd197;
	{ // callseq 190, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd196;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd198;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 190
$L__BB34_1:
	mov.u64 	%rd306, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_12;
	cvta.global.u64 	%rd307, %rd306;
	{ // callseq 195, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd307;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 195
$L__BB34_7:
	mov.u64 	%rd304, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_16;
	cvta.global.u64 	%rd305, %rd304;
	{ // callseq 194, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd305;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 194
$L__BB34_12:
	mov.u64 	%rd163, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_13;
	cvta.global.u64 	%rd164, %rd163;
	{ // callseq 189, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd164;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 189

}
	// .globl	daubechies_first_forward_4096_kernel
.visible .entry daubechies_first_forward_4096_kernel(
	.param .u64 daubechies_first_forward_4096_kernel_param_0
)
{
	.reg .pred 	%p<88>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<254>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<361>;

	ld.param.u64 	%rd134, [daubechies_first_forward_4096_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd134;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[32768];
    mov.u32 %r8, nonphysical;
	// end inline asm
	mov.u32 	%r11, %ctaid.x;
	ld.global.nc.u64 	%rd135, [%rd1+24];
	and.b64  	%rd136, %rd135, -4096;
	mul.wide.u32 	%rd5, %r11, 4096;
	setp.ge.u64 	%p16, %rd5, %rd136;
	sub.s64 	%rd137, %rd135, %rd5;
	setp.lt.u64 	%p17, %rd137, 4096;
	or.pred  	%p18, %p16, %p17;
	@!%p18 bra 	$L__BB35_2;
	bra.uni 	$L__BB35_1;
$L__BB35_2:
	mov.u32 	%r9, %tid.x;
	cvt.u64.u32 	%rd68, %r9;
	mov.u32 	%r10, %ntid.x;
	cvt.u64.u32 	%rd3, %r10;
	cvt.u64.u32 	%rd4, %r11;
	cvt.u32.u64 	%r16, %rd68;
	ld.global.nc.u64 	%rd139, [%rd1+16];
	shl.b64 	%rd140, %rd5, 3;
	add.s64 	%rd141, %rd139, %rd140;
	add.s64 	%rd6, %rd3, -1;
	cvt.u16.u64 	%rs1, %rd68;
	xor.b16  	%rs2, %rs1, 4095;
	shl.b64 	%rd142, %rd68, 3;
	add.s64 	%rd143, %rd141, %rd142;
	add.s64 	%rd326, %rd68, 1;
	shl.b32 	%r2, %r16, 3;
	add.s32 	%r12, %r8, %r2;
	add.s32 	%r13, %r12, 4;
	ld.u32 	%r14, [%rd143];
	ld.u32 	%r15, [%rd143+4];
	// begin inline asm
	st.shared.f32 [%r12], %r14;
st.shared.f32 [%r13], %r15;
	// end inline asm
	cvt.u32.u16 	%r17, %rs2;
	cvt.u32.u64 	%r18, %rd3;
	div.u32 	%r19, %r17, %r18;
	cvt.u64.u32 	%rd312, %r19;
	shl.b64 	%rd144, %rd4, 15;
	shl.b64 	%rd9, %rd3, 3;
	add.s64 	%rd145, %rd144, %rd9;
	add.s64 	%rd146, %rd145, %rd142;
	add.s64 	%rd311, %rd139, %rd146;
	xor.b64  	%rd310, %rd142, 32760;
	mov.u64 	%rd313, %rd326;
$L__BB35_3:
	add.s64 	%rd17, %rd313, %rd6;
	setp.lt.u64 	%p20, %rd17, 4096;
	@%p20 bra 	$L__BB35_5;
	bra.uni 	$L__BB35_4;
$L__BB35_5:
	shr.u64 	%rd147, %rd310, 3;
	setp.gt.u64 	%p19, %rd147, %rd6;
	selp.b64 	%rd16, %rd311, 0, %p19;
	setp.lt.u64 	%p1, %rd17, %rd313;
	add.s64 	%rd152, %rd313, %rd3;
	selp.b64 	%rd313, 4096, %rd152, %p1;
	cvt.u32.u64 	%r24, %rd17;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r8;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd16];
	ld.u32 	%r23, [%rd16+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd312, %rd312, -1;
	add.s64 	%rd311, %rd311, %rd9;
	sub.s64 	%rd310, %rd310, %rd9;
	setp.ne.s64 	%p21, %rd312, 0;
	@%p21 bra 	$L__BB35_3;
	ld.global.nc.u64 	%rd22, [%rd1];
	ld.global.nc.u64 	%rd153, [%rd1+8];
	bar.sync 	0;
	add.s32 	%r28, %r12, %r2;
	add.s32 	%r29, %r28, 4;
	// begin inline asm
	ld.shared.f32 %r26, [%r28];
ld.shared.f32 %r27, [%r29];
	// end inline asm
	setp.eq.s64 	%p22, %rd153, 0;
	@%p22 bra 	$L__BB35_7;
	shl.b32 	%r4, %r16, 4;
	mov.b32 	%f2, %r27;
	mov.b32 	%f1, %r26;
	ld.u32 	%r33, [%rd22];
	ld.u32 	%r36, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r31, %r26, %r33;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r34, %r27, %r36;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r72, %r31, %r34;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r26, %r36;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r43, %r27, %r33;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r75, %r40, %r43;
	// end inline asm
	add.s32 	%r155, %r8, %r4;
	add.s32 	%r87, %r155, 8;
	add.s32 	%r88, %r155, 12;
	// begin inline asm
	ld.shared.f32 %r54, [%r87];
ld.shared.f32 %r57, [%r88];
	// end inline asm
	ld.u32 	%r67, [%rd22];
	ld.u32 	%r64, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r53, %r54, %r67;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r56, %r57, %r64;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r73, %r53, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r54, %r64;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r65, %r57, %r67;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r76, %r62, %r65;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r71, %r72, %r73;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r74, %r75, %r76;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r28], %r71;
st.shared.f32 [%r29], %r74;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r81, %r72, %r73;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r84, %r75, %r76;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r87], %r81;
st.shared.f32 [%r88], %r84;
	// end inline asm
	add.s64 	%rd315, %rd68, %rd3;
	cvt.u32.u64 	%r156, %rd315;
	shl.b32 	%r157, %r156, 4;
	add.s32 	%r93, %r8, %r157;
	add.s32 	%r94, %r93, 4;
	// begin inline asm
	ld.shared.f32 %r96, [%r93];
ld.shared.f32 %r99, [%r94];
	// end inline asm
	ld.u32 	%r109, [%rd22];
	ld.u32 	%r106, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r95, %r96, %r109;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r98, %r99, %r106;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r136, %r95, %r98;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r96, %r106;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r107, %r99, %r109;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r139, %r104, %r107;
	// end inline asm
	add.s32 	%r151, %r93, 8;
	add.s32 	%r152, %r93, 12;
	// begin inline asm
	ld.shared.f32 %r118, [%r151];
ld.shared.f32 %r121, [%r152];
	// end inline asm
	ld.u32 	%r131, [%rd22];
	ld.u32 	%r128, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r117, %r118, %r131;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r120, %r121, %r128;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r137, %r117, %r120;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r126, %r118, %r128;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r129, %r121, %r131;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r140, %r126, %r129;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r135, %r136, %r137;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r138, %r139, %r140;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r93], %r135;
st.shared.f32 [%r94], %r138;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r145, %r136, %r137;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r148, %r139, %r140;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r151], %r145;
st.shared.f32 [%r152], %r148;
	// end inline asm
	add.s64 	%rd314, %rd315, %rd3;
	setp.gt.u64 	%p23, %rd314, 2047;
	@%p23 bra 	$L__BB35_9;
$L__BB35_69:
	add.s64 	%rd154, %rd314, 1;
	cvt.u32.u64 	%r222, %rd314;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r160, %r223, %r8;
	add.s32 	%r161, %r160, 4;
	// begin inline asm
	ld.shared.f32 %r163, [%r160];
ld.shared.f32 %r166, [%r161];
	// end inline asm
	ld.u32 	%r176, [%rd22];
	ld.u32 	%r173, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r162, %r163, %r176;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r165, %r166, %r173;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r203, %r162, %r165;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r171, %r163, %r173;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r174, %r166, %r176;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r206, %r171, %r174;
	// end inline asm
	add.s32 	%r218, %r160, 8;
	add.s32 	%r219, %r160, 12;
	// begin inline asm
	ld.shared.f32 %r185, [%r218];
ld.shared.f32 %r188, [%r219];
	// end inline asm
	ld.u32 	%r198, [%rd22];
	ld.u32 	%r195, [%rd22+4];
	// begin inline asm
	mul.rn.ftz.f32 %r184, %r185, %r198;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r187, %r188, %r195;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r204, %r184, %r187;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r193, %r185, %r195;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r196, %r188, %r198;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r207, %r193, %r196;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r202, %r203, %r204;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r205, %r206, %r207;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r160], %r202;
st.shared.f32 [%r161], %r205;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r212, %r203, %r204;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r215, %r206, %r207;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r218], %r212;
st.shared.f32 [%r219], %r215;
	// end inline asm
	add.s64 	%rd155, %rd154, %rd6;
	setp.lt.u64 	%p24, %rd155, %rd154;
	add.s64 	%rd314, %rd314, %rd3;
	setp.gt.u64 	%p25, %rd314, 2047;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB35_9;
	bra.uni 	$L__BB35_69;
$L__BB35_9:
	ld.global.nc.u64 	%rd157, [%rd1+32];
	ld.global.nc.u64 	%rd158, [%rd1+40];
	and.b64  	%rd159, %rd158, -4096;
	setp.lt.u64 	%p27, %rd5, %rd159;
	sub.s64 	%rd161, %rd158, %rd5;
	setp.gt.u64 	%p28, %rd161, 4095;
	and.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB35_11;
	bra.uni 	$L__BB35_10;
$L__BB35_11:
	add.s64 	%rd27, %rd157, %rd140;
	selp.b64 	%rd350, %rd27, 0, %p29;
	bar.sync 	0;
	mov.u64 	%rd66, 1;
$L__BB35_12:
	mov.u64 	%rd30, %rd66;
	add.s64 	%rd165, %rd315, 1;
	add.s64 	%rd66, %rd30, 1;
	add.s64 	%rd166, %rd165, %rd6;
	setp.lt.u64 	%p30, %rd166, %rd165;
	add.s64 	%rd315, %rd315, %rd3;
	setp.gt.u64 	%p31, %rd315, 2047;
	or.pred  	%p32, %p30, %p31;
	@!%p32 bra 	$L__BB35_12;
	bra.uni 	$L__BB35_13;
$L__BB35_13:
	setp.eq.s64 	%p83, %rd66, 0;
	xor.b64  	%rd34, %rd68, 4095;
	mov.u64 	%rd317, 0;
	@%p83 bra 	$L__BB35_15;
	cvt.u32.u64 	%r224, %rd34;
	div.u32 	%r226, %r224, %r18;
	cvt.u64.u32 	%rd169, %r226;
	add.s64 	%rd170, %rd169, 1;
	min.u64 	%rd317, %rd170, %rd66;
$L__BB35_15:
	add.s64 	%rd33, %rd27, 32768;
	setp.eq.s64 	%p33, %rd317, 0;
	@%p33 bra 	$L__BB35_29;
	xor.b32  	%r228, %r16, 2047;
	div.u32 	%r230, %r228, %r18;
	cvt.u64.u32 	%rd171, %r230;
	add.s64 	%rd37, %rd171, 1;
	min.u64 	%rd38, %rd317, %rd37;
	setp.eq.s64 	%p34, %rd66, 0;
	add.s32 	%r7, %r8, 8;
	mov.u64 	%rd318, 0;
	mov.u64 	%rd328, %rd350;
	mov.u64 	%rd329, %rd68;
	mov.u64 	%rd321, %rd318;
	@%p34 bra 	$L__BB35_20;
	setp.eq.s32 	%p35, %r16, 0;
	@%p35 bra 	$L__BB35_19;
	add.s64 	%rd321, %rd350, %rd142;
	add.s64 	%rd328, %rd321, 8;
	mov.u64 	%rd329, 0;
	mov.u64 	%rd318, %rd30;
	bra.uni 	$L__BB35_20;
$L__BB35_19:
	add.s64 	%rd328, %rd350, 8;
	mov.u64 	%rd329, 0;
	mov.u64 	%rd318, %rd30;
	mov.u64 	%rd321, %rd350;
$L__BB35_20:
	add.s32 	%r234, %r7, %r4;
	add.s32 	%r235, %r234, 4;
	// begin inline asm
	ld.shared.f32 %r232, [%r234];
ld.shared.f32 %r233, [%r235];
	// end inline asm
	st.u32 	[%rd321], %r232;
	st.u32 	[%rd321+4], %r233;
	setp.eq.s64 	%p36, %rd38, 1;
	@%p36 bra 	$L__BB35_29;
	mov.pred 	%p81, 0;
	cvt.u32.u64 	%r236, %rd34;
	div.u32 	%r238, %r236, %r18;
	cvt.u64.u32 	%rd177, %r238;
	add.s64 	%rd178, %rd177, 1;
	min.u64 	%rd179, %rd178, %rd66;
	min.u64 	%rd180, %rd179, %rd37;
	add.s64 	%rd322, %rd180, -1;
$L__BB35_22:
	setp.eq.s64 	%p37, %rd318, 0;
	mov.u64 	%rd327, 0;
	mov.u64 	%rd330, %rd327;
	@%p37 bra 	$L__BB35_26;
	add.s64 	%rd327, %rd318, -1;
	selp.b64 	%rd53, 0, %rd6, %p83;
	setp.ne.s64 	%p38, %rd329, 0;
	@%p38 bra 	$L__BB35_25;
	sub.s64 	%rd191, %rd33, %rd328;
	shr.u64 	%rd192, %rd191, 3;
	setp.gt.u64 	%p42, %rd192, %rd53;
	shl.b64 	%rd193, %rd53, 3;
	add.s64 	%rd194, %rd328, %rd193;
	add.s64 	%rd195, %rd194, 8;
	selp.b64 	%rd328, %rd195, %rd33, %p42;
	selp.b64 	%rd330, %rd194, 0, %p42;
	mov.u64 	%rd329, 0;
	mov.pred 	%p83, %p81;
	bra.uni 	$L__BB35_26;
$L__BB35_25:
	add.s64 	%rd184, %rd53, %rd329;
	sub.s64 	%rd185, %rd33, %rd328;
	shr.u64 	%rd186, %rd185, 3;
	setp.gt.u64 	%p40, %rd186, %rd184;
	shl.b64 	%rd187, %rd184, 3;
	add.s64 	%rd188, %rd328, %rd187;
	add.s64 	%rd189, %rd188, 8;
	selp.b64 	%rd328, %rd189, %rd33, %p40;
	selp.b64 	%rd330, %rd188, 0, %p40;
	mov.u64 	%rd329, 0;
	mov.pred 	%p83, %p81;
$L__BB35_26:
	add.s64 	%rd62, %rd326, %rd6;
	shl.b64 	%rd63, %rd62, 1;
	setp.lt.u64 	%p43, %rd63, 4096;
	@%p43 bra 	$L__BB35_28;
	bra.uni 	$L__BB35_27;
$L__BB35_28:
	setp.lt.u64 	%p5, %rd62, %rd326;
	setp.gt.u64 	%p44, %rd62, 2047;
	add.s64 	%rd200, %rd62, 1;
	selp.b64 	%rd201, 2048, %rd200, %p44;
	selp.b64 	%rd326, 2048, %rd201, %p5;
	cvt.u32.u64 	%r244, %rd63;
	shl.b32 	%r245, %r244, 3;
	add.s32 	%r242, %r245, %r7;
	add.s32 	%r243, %r242, 4;
	// begin inline asm
	ld.shared.f32 %r240, [%r242];
ld.shared.f32 %r241, [%r243];
	// end inline asm
	st.u32 	[%rd330], %r240;
	st.u32 	[%rd330+4], %r241;
	add.s64 	%rd322, %rd322, -1;
	setp.ne.s64 	%p45, %rd322, 0;
	mov.u64 	%rd318, %rd327;
	@%p45 bra 	$L__BB35_22;
$L__BB35_29:
	mov.u64 	%rd357, 0;
	mov.pred 	%p84, -1;
	mov.u64 	%rd358, %rd68;
	mov.pred 	%p87, %p84;
$L__BB35_30:
	setp.ne.s64 	%p47, %rd66, 0;
	@%p47 bra 	$L__BB35_34;
	bra.uni 	$L__BB35_31;
$L__BB35_34:
	@%p84 bra 	$L__BB35_37;
	bra.uni 	$L__BB35_35;
$L__BB35_37:
	setp.ne.s64 	%p48, %rd68, 0;
	@%p48 bra 	$L__BB35_39;
	bra.uni 	$L__BB35_38;
$L__BB35_39:
	sub.s64 	%rd203, %rd33, %rd350;
	shr.u64 	%rd204, %rd203, 3;
	setp.gt.u64 	%p49, %rd204, %rd68;
	shl.b64 	%rd205, %rd68, 3;
	add.s64 	%rd206, %rd350, %rd205;
	add.s64 	%rd207, %rd206, 8;
	selp.b64 	%rd350, %rd207, %rd33, %p49;
	bra.uni 	$L__BB35_40;
$L__BB35_31:
	selp.b64 	%rd71, 0, %rd6, %p84;
	setp.ne.s64 	%p70, %rd68, 0;
	@%p70 bra 	$L__BB35_33;
	bra.uni 	$L__BB35_32;
$L__BB35_33:
	add.s64 	%rd282, %rd71, %rd68;
	sub.s64 	%rd283, %rd33, %rd350;
	shr.u64 	%rd284, %rd283, 3;
	setp.gt.u64 	%p71, %rd284, %rd282;
	shl.b64 	%rd285, %rd282, 3;
	add.s64 	%rd286, %rd350, %rd285;
	add.s64 	%rd287, %rd286, 8;
	selp.b64 	%rd355, %rd287, %rd33, %p71;
	selp.b64 	%rd356, %rd286, 0, %p71;
	bra.uni 	$L__BB35_62;
$L__BB35_32:
	sub.s64 	%rd288, %rd33, %rd350;
	shr.u64 	%rd289, %rd288, 3;
	setp.gt.u64 	%p72, %rd289, %rd71;
	shl.b64 	%rd290, %rd71, 3;
	add.s64 	%rd291, %rd350, %rd290;
	add.s64 	%rd292, %rd291, 8;
	selp.b64 	%rd355, %rd292, %rd33, %p72;
	selp.b64 	%rd356, %rd291, 0, %p72;
	bra.uni 	$L__BB35_62;
$L__BB35_38:
	setp.eq.s64 	%p50, %rd350, %rd33;
	selp.b64 	%rd208, 0, 8, %p50;
	add.s64 	%rd350, %rd350, %rd208;
$L__BB35_40:
	add.s64 	%rd66, %rd66, -1;
	mov.u64 	%rd68, 0;
$L__BB35_35:
	setp.eq.s64 	%p51, %rd66, -1;
	@%p51 bra 	$L__BB35_41;
	add.s64 	%rd342, %rd66, 1;
	bra.uni 	$L__BB35_44;
$L__BB35_41:
	setp.ne.s64 	%p52, %rd68, 0;
	sub.s64 	%rd309, %rd33, %rd350;
	@%p52 bra 	$L__BB35_43;
	bra.uni 	$L__BB35_42;
$L__BB35_43:
	add.s64 	%rd212, %rd68, %rd6;
	shr.u64 	%rd214, %rd309, 3;
	setp.gt.u64 	%p53, %rd214, %rd212;
	add.s64 	%rd215, %rd68, %rd3;
	shl.b64 	%rd216, %rd215, 3;
	add.s64 	%rd217, %rd350, %rd216;
	selp.b64 	%rd350, %rd217, %rd33, %p53;
	mov.u64 	%rd342, -1;
	mov.u64 	%rd68, 0;
	bra.uni 	$L__BB35_44;
$L__BB35_42:
	shr.u64 	%rd221, %rd309, 3;
	setp.gt.u64 	%p54, %rd221, %rd6;
	add.s64 	%rd223, %rd350, %rd9;
	selp.b64 	%rd350, %rd223, %rd33, %p54;
	mov.u64 	%rd342, -1;
	mov.u64 	%rd68, 0;
$L__BB35_44:
	mul.lo.s64 	%rd352, %rd342, %rd3;
	mul.hi.u64 	%rd224, %rd342, %rd3;
	setp.eq.s64 	%p55, %rd224, 0;
	@%p55 bra 	$L__BB35_56;
	mov.u64 	%rd225, -1;
	div.u64 	%rd226, %rd225, %rd342;
	div.u64 	%rd227, %rd225, %rd3;
	mul.lo.s64 	%rd228, %rd226, %rd342;
	mul.lo.s64 	%rd229, %rd227, %rd3;
	max.u64 	%rd90, %rd228, %rd229;
	add.s64 	%rd344, %rd90, -1;
	setp.eq.s64 	%p57, %rd68, 0;
	@%p57 bra 	$L__BB35_50;
	add.s64 	%rd232, %rd68, %rd344;
	setp.lt.u64 	%p58, %rd232, %rd68;
	@%p58 bra 	$L__BB35_48;
	bra.uni 	$L__BB35_47;
$L__BB35_48:
	add.s64 	%rd233, %rd68, -1;
	sub.s64 	%rd234, %rd33, %rd350;
	shr.u64 	%rd235, %rd234, 3;
	setp.le.u64 	%p59, %rd235, %rd233;
	shl.b64 	%rd236, %rd68, 3;
	add.s64 	%rd343, %rd350, %rd236;
	mov.u64 	%rd350, %rd33;
	@%p59 bra 	$L__BB35_52;
	bra.uni 	$L__BB35_49;
$L__BB35_50:
	sub.s64 	%rd240, %rd33, %rd350;
	shr.u64 	%rd241, %rd240, 3;
	setp.gt.u64 	%p86, %rd241, %rd344;
	shl.b64 	%rd242, %rd90, 3;
	add.s64 	%rd243, %rd350, %rd242;
	add.s64 	%rd345, %rd243, -8;
	bra.uni 	$L__BB35_51;
$L__BB35_47:
	add.s64 	%rd344, %rd344, %rd68;
	mov.u64 	%rd343, %rd350;
$L__BB35_49:
	sub.s64 	%rd237, %rd33, %rd343;
	shr.u64 	%rd238, %rd237, 3;
	setp.gt.u64 	%p86, %rd238, %rd344;
	shl.b64 	%rd239, %rd344, 3;
	add.s64 	%rd345, %rd343, %rd239;
$L__BB35_51:
	add.s64 	%rd244, %rd345, 8;
	selp.b64 	%rd350, %rd244, %rd33, %p86;
$L__BB35_52:
	setp.gt.u64 	%p56, %rd228, %rd229;
	selp.b64 	%rd230, %rd226, 0, %p56;
	sub.s64 	%rd348, %rd3, %rd230;
	selp.b64 	%rd231, 0, %rd227, %p56;
	sub.s64 	%rd347, %rd342, %rd231;
	mul.lo.s64 	%rd352, %rd347, %rd348;
	mul.hi.u64 	%rd246, %rd347, %rd348;
	mov.u64 	%rd68, 0;
	setp.eq.s64 	%p60, %rd246, 0;
	@%p60 bra 	$L__BB35_56;
$L__BB35_53:
	setp.eq.s64 	%p61, %rd347, 0;
	@%p61 bra 	$L__BB35_70;
	setp.eq.s64 	%p62, %rd348, 0;
	@%p62 bra 	$L__BB35_71;
	div.u64 	%rd249, %rd225, %rd347;
	div.u64 	%rd250, %rd225, %rd348;
	mul.lo.s64 	%rd251, %rd249, %rd347;
	mul.lo.s64 	%rd252, %rd250, %rd348;
	setp.gt.u64 	%p63, %rd251, %rd252;
	selp.b64 	%rd253, %rd249, 0, %p63;
	sub.s64 	%rd348, %rd348, %rd253;
	selp.b64 	%rd254, 0, %rd250, %p63;
	sub.s64 	%rd347, %rd347, %rd254;
	max.u64 	%rd255, %rd251, %rd252;
	add.s64 	%rd256, %rd255, -1;
	shl.b64 	%rd257, %rd255, 3;
	add.s64 	%rd258, %rd350, %rd257;
	sub.s64 	%rd259, %rd33, %rd350;
	shr.u64 	%rd260, %rd259, 3;
	setp.gt.u64 	%p64, %rd260, %rd256;
	selp.b64 	%rd350, %rd258, %rd33, %p64;
	mul.lo.s64 	%rd352, %rd347, %rd348;
	mul.hi.u64 	%rd261, %rd347, %rd348;
	setp.ne.s64 	%p13, %rd261, 0;
	@%p13 bra 	$L__BB35_53;
$L__BB35_56:
	add.s64 	%rd354, %rd352, -1;
	setp.ne.s64 	%p65, %rd68, 0;
	@%p65 bra 	$L__BB35_58;
	bra.uni 	$L__BB35_57;
$L__BB35_58:
	add.s64 	%rd262, %rd68, %rd354;
	setp.lt.u64 	%p66, %rd262, %rd68;
	@%p66 bra 	$L__BB35_60;
	bra.uni 	$L__BB35_59;
$L__BB35_60:
	add.s64 	%rd264, %rd68, -1;
	sub.s64 	%rd265, %rd33, %rd350;
	shr.u64 	%rd266, %rd265, 3;
	setp.le.u64 	%p67, %rd266, %rd264;
	shl.b64 	%rd267, %rd68, 3;
	add.s64 	%rd350, %rd350, %rd267;
	mov.u64 	%rd356, 0;
	mov.u64 	%rd355, %rd33;
	@%p67 bra 	$L__BB35_62;
	bra.uni 	$L__BB35_61;
$L__BB35_57:
	sub.s64 	%rd273, %rd33, %rd350;
	shr.u64 	%rd274, %rd273, 3;
	setp.gt.u64 	%p69, %rd274, %rd354;
	shl.b64 	%rd275, %rd352, 3;
	add.s64 	%rd276, %rd350, %rd275;
	add.s64 	%rd277, %rd276, -8;
	selp.b64 	%rd355, %rd276, %rd33, %p69;
	selp.b64 	%rd356, %rd277, 0, %p69;
	bra.uni 	$L__BB35_62;
$L__BB35_59:
	add.s64 	%rd354, %rd354, %rd68;
$L__BB35_61:
	sub.s64 	%rd268, %rd33, %rd350;
	shr.u64 	%rd269, %rd268, 3;
	setp.gt.u64 	%p68, %rd269, %rd354;
	shl.b64 	%rd270, %rd354, 3;
	add.s64 	%rd271, %rd350, %rd270;
	add.s64 	%rd272, %rd271, 8;
	selp.b64 	%rd355, %rd272, %rd33, %p68;
	selp.b64 	%rd356, %rd271, 0, %p68;
$L__BB35_62:
	setp.eq.s64 	%p73, %rd356, 0;
	mov.u64 	%rd360, 0;
	@%p73 bra 	$L__BB35_64;
	selp.b64 	%rd296, 0, %rd6, %p87;
	add.s64 	%rd298, %rd296, %rd358;
	add.s64 	%rd359, %rd298, %rd357;
	setp.lt.u64 	%p75, %rd359, %rd357;
	setp.gt.u64 	%p76, %rd359, 2047;
	or.pred  	%p77, %p75, %p76;
	add.s64 	%rd299, %rd359, 1;
	selp.b64 	%rd357, 2048, %rd299, %p77;
	selp.b64 	%rd360, 0, %rd356, %p77;
	mov.pred 	%p87, 0;
	mov.u64 	%rd358, 0;
$L__BB35_64:
	setp.eq.s64 	%p78, %rd360, 0;
	@%p78 bra 	$L__BB35_68;
	shl.b64 	%rd133, %rd359, 1;
	setp.lt.u64 	%p79, %rd133, 4096;
	@%p79 bra 	$L__BB35_67;
	bra.uni 	$L__BB35_66;
$L__BB35_67:
	cvt.u32.u64 	%r250, %rd133;
	shl.b32 	%r251, %r250, 3;
	add.s32 	%r248, %r251, %r8;
	add.s32 	%r249, %r248, 4;
	// begin inline asm
	ld.shared.f32 %r246, [%r248];
ld.shared.f32 %r247, [%r249];
	// end inline asm
	st.u32 	[%rd360], %r246;
	st.u32 	[%rd360+4], %r247;
	mov.pred 	%p84, 0;
	mov.u64 	%rd66, 0;
	mov.u64 	%rd350, %rd355;
	mov.u64 	%rd68, %rd66;
	bra.uni 	$L__BB35_30;
$L__BB35_68:
	ret;
$L__BB35_70:
	mov.u64 	%rd280, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_1;
	cvta.global.u64 	%rd281, %rd280;
	{ // callseq 200, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd281;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 200
$L__BB35_71:
	mov.u64 	%rd278, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_2;
	cvta.global.u64 	%rd279, %rd278;
	{ // callseq 199, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd279;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 199
$L__BB35_4:
	mov.u64 	%rd148, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd149, %rd148;
	mov.u64 	%rd150, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd151, %rd150;
	{ // callseq 196, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd149;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd151;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 196
$L__BB35_66:
	mov.u64 	%rd300, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd301, %rd300;
	mov.u64 	%rd302, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd303, %rd302;
	{ // callseq 201, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd301;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd303;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 201
$L__BB35_27:
	mov.u64 	%rd196, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd197, %rd196;
	mov.u64 	%rd198, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd199, %rd198;
	{ // callseq 198, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd197;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd199;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 198
$L__BB35_1:
	mov.u64 	%rd307, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_12;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 203, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 203
$L__BB35_7:
	mov.u64 	%rd305, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_16;
	cvta.global.u64 	%rd306, %rd305;
	{ // callseq 202, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd306;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 202
$L__BB35_10:
	mov.u64 	%rd162, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_13;
	cvta.global.u64 	%rd163, %rd162;
	{ // callseq 197, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd163;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 197

}
	// .globl	daubechies_first_backward_128_kernel
.visible .entry daubechies_first_backward_128_kernel(
	.param .u64 daubechies_first_backward_128_kernel_param_0
)
{
	.reg .pred 	%p<39>;
	.reg .b32 	%r<251>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<160>;

	ld.param.u64 	%rd74, [daubechies_first_backward_128_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd74;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[1024];
    mov.u32 %r5, nonphysical;
	// end inline asm
	mov.u32 	%r8, %ctaid.x;
	ld.global.nc.u64 	%rd5, [%rd1+16];
	ld.global.nc.u64 	%rd75, [%rd1+24];
	and.b64  	%rd76, %rd75, -128;
	mul.wide.u32 	%rd6, %r8, 128;
	setp.ge.u64 	%p3, %rd6, %rd76;
	sub.s64 	%rd78, %rd75, %rd6;
	setp.lt.u64 	%p4, %rd78, 128;
	or.pred  	%p5, %p3, %p4;
	@!%p5 bra 	$L__BB36_2;
	bra.uni 	$L__BB36_1;
$L__BB36_2:
	mov.u32 	%r6, %tid.x;
	cvt.u64.u32 	%rd2, %r6;
	mov.u32 	%r7, %ntid.x;
	cvt.u64.u32 	%rd3, %r7;
	cvt.u32.u64 	%r9, %rd2;
	max.u64 	%rd81, %rd2, 128;
	setp.gt.u32 	%p6, %r9, 127;
	not.b64 	%rd82, %rd2;
	add.s64 	%rd9, %rd82, %rd81;
	mov.u64 	%rd146, 0;
	and.b64  	%rd142, %rd9, -4294967296;
	mov.u64 	%rd144, %rd146;
	@%p6 bra 	$L__BB36_7;
	setp.ne.s64 	%p7, %rd142, 0;
	@%p7 bra 	$L__BB36_5;
	bra.uni 	$L__BB36_4;
$L__BB36_5:
	div.u64 	%rd143, %rd9, %rd3;
	bra.uni 	$L__BB36_6;
$L__BB36_4:
	cvt.u32.u64 	%r10, %rd3;
	cvt.u32.u64 	%r11, %rd9;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd143, %r12;
$L__BB36_6:
	add.s64 	%rd144, %rd143, 1;
$L__BB36_7:
	@%p6 bra 	$L__BB36_12;
	setp.ne.s64 	%p9, %rd142, 0;
	@%p9 bra 	$L__BB36_10;
	bra.uni 	$L__BB36_9;
$L__BB36_10:
	div.u64 	%rd145, %rd9, %rd3;
	bra.uni 	$L__BB36_11;
$L__BB36_9:
	cvt.u32.u64 	%r14, %rd3;
	cvt.u32.u64 	%r15, %rd9;
	div.u32 	%r16, %r15, %r14;
	cvt.u64.u32 	%rd145, %r16;
$L__BB36_11:
	add.s64 	%rd146, %rd145, 1;
$L__BB36_12:
	shl.b64 	%rd77, %rd6, 3;
	cvt.u64.u32 	%rd4, %r8;
	add.s64 	%rd8, %rd3, -1;
	min.u64 	%rd20, %rd144, %rd146;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd139, %rd2, 3;
	@%p10 bra 	$L__BB36_18;
	add.s64 	%rd7, %rd5, %rd77;
	add.s64 	%rd87, %rd7, %rd139;
	shl.b32 	%r22, %r9, 3;
	add.s32 	%r17, %r5, %r22;
	add.s32 	%r18, %r17, 4;
	ld.u32 	%r19, [%rd87];
	ld.u32 	%r20, [%rd87+4];
	// begin inline asm
	st.shared.f32 [%r17], %r19;
st.shared.f32 [%r18], %r20;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB36_18;
	add.s64 	%rd150, %rd2, 1;
	add.s64 	%rd149, %rd20, -1;
	shl.b64 	%rd88, %rd4, 10;
	shl.b64 	%rd23, %rd3, 3;
	add.s64 	%rd89, %rd88, %rd23;
	add.s64 	%rd91, %rd89, %rd139;
	add.s64 	%rd148, %rd5, %rd91;
	mov.u64 	%rd92, 1016;
	sub.s64 	%rd147, %rd92, %rd139;
$L__BB36_15:
	add.s64 	%rd31, %rd150, %rd8;
	setp.lt.u64 	%p13, %rd31, 128;
	@%p13 bra 	$L__BB36_17;
	bra.uni 	$L__BB36_16;
$L__BB36_17:
	shr.u64 	%rd93, %rd147, 3;
	setp.gt.u64 	%p12, %rd93, %rd8;
	selp.b64 	%rd30, %rd148, 0, %p12;
	setp.lt.u64 	%p1, %rd31, %rd150;
	add.s64 	%rd98, %rd150, %rd3;
	selp.b64 	%rd150, 128, %rd98, %p1;
	cvt.u32.u64 	%r27, %rd31;
	shl.b32 	%r28, %r27, 3;
	add.s32 	%r23, %r28, %r5;
	add.s32 	%r24, %r23, 4;
	ld.u32 	%r25, [%rd30];
	ld.u32 	%r26, [%rd30+4];
	// begin inline asm
	st.shared.f32 [%r23], %r25;
st.shared.f32 [%r24], %r26;
	// end inline asm
	add.s64 	%rd149, %rd149, -1;
	add.s64 	%rd148, %rd148, %rd23;
	sub.s64 	%rd147, %rd147, %rd23;
	setp.ne.s64 	%p14, %rd149, 0;
	@%p14 bra 	$L__BB36_15;
$L__BB36_18:
	ld.global.nc.u64 	%rd36, [%rd1];
	ld.global.nc.u64 	%rd37, [%rd1+8];
	bar.sync 	0;
	setp.gt.u32 	%p15, %r9, 63;
	@%p15 bra 	$L__BB36_24;
	shl.b32 	%r2, %r9, 3;
	add.s32 	%r81, %r5, %r2;
	add.s32 	%r82, %r81, 4;
	// begin inline asm
	ld.shared.f32 %r36, [%r81];
ld.shared.f32 %r39, [%r82];
	// end inline asm
	setp.eq.s64 	%p16, %rd37, 0;
	@%p16 bra 	$L__BB36_20;
	mov.b32 	%f2, %r39;
	mov.b32 	%f1, %r36;
	ld.u32 	%r37, [%rd36];
	ld.u32 	%r40, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r35, %r36, %r37;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r38, %r39, %r40;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r76, %r35, %r38;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r44, %r36, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r47, %r39, %r37;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r79, %r44, %r47;
	// end inline asm
	add.s32 	%r91, %r81, 512;
	add.s32 	%r92, %r81, 516;
	// begin inline asm
	ld.shared.f32 %r58, [%r91];
ld.shared.f32 %r61, [%r92];
	// end inline asm
	ld.u32 	%r71, [%rd36];
	ld.u32 	%r68, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r57, %r58, %r71;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r60, %r61, %r68;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r57, %r60;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r66, %r58, %r68;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r69, %r61, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r69;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r75, %r76, %r77;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r78, %r79, %r80;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r81], %r75;
st.shared.f32 [%r82], %r78;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r85, %r76, %r77;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r88, %r79, %r80;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r91], %r85;
st.shared.f32 [%r92], %r88;
	// end inline asm
	add.s64 	%rd41, %rd2, %rd3;
	setp.gt.u64 	%p17, %rd41, 63;
	@%p17 bra 	$L__BB36_24;
	cvt.u32.u64 	%r160, %rd41;
	shl.b32 	%r161, %r160, 3;
	add.s32 	%r98, %r5, %r161;
	add.s32 	%r99, %r98, 4;
	// begin inline asm
	ld.shared.f32 %r101, [%r98];
ld.shared.f32 %r104, [%r99];
	// end inline asm
	ld.u32 	%r114, [%rd36];
	ld.u32 	%r111, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r100, %r101, %r114;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r103, %r104, %r111;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r100, %r103;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r109, %r101, %r111;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r112, %r104, %r114;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r144, %r109, %r112;
	// end inline asm
	add.s32 	%r156, %r98, 512;
	add.s32 	%r157, %r98, 516;
	// begin inline asm
	ld.shared.f32 %r123, [%r156];
ld.shared.f32 %r126, [%r157];
	// end inline asm
	ld.u32 	%r136, [%rd36];
	ld.u32 	%r133, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r122, %r123, %r136;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r125, %r126, %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r142, %r122, %r125;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r131, %r123, %r133;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r134, %r126, %r136;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r145, %r131, %r134;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r140, %r141, %r142;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r143, %r144, %r145;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r98], %r140;
st.shared.f32 [%r99], %r143;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r150, %r141, %r142;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r153, %r144, %r145;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r156], %r150;
st.shared.f32 [%r157], %r153;
	// end inline asm
	add.s64 	%rd151, %rd41, %rd3;
	setp.gt.u64 	%p18, %rd151, 63;
	@%p18 bra 	$L__BB36_24;
$L__BB36_22:
	add.s64 	%rd99, %rd151, 1;
	cvt.u32.u64 	%r226, %rd151;
	shl.b32 	%r227, %r226, 3;
	add.s32 	%r164, %r227, %r5;
	add.s32 	%r165, %r164, 4;
	// begin inline asm
	ld.shared.f32 %r167, [%r164];
ld.shared.f32 %r170, [%r165];
	// end inline asm
	ld.u32 	%r180, [%rd36];
	ld.u32 	%r177, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r166, %r167, %r180;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r169, %r170, %r177;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r207, %r166, %r169;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r175, %r167, %r177;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r178, %r170, %r180;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r210, %r175, %r178;
	// end inline asm
	add.s32 	%r186, %r164, 512;
	add.s32 	%r223, %r164, 516;
	// begin inline asm
	ld.shared.f32 %r189, [%r186];
ld.shared.f32 %r192, [%r223];
	// end inline asm
	ld.u32 	%r202, [%rd36];
	ld.u32 	%r199, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r188, %r189, %r202;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r191, %r192, %r199;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r208, %r188, %r191;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r197, %r189, %r199;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r200, %r192, %r202;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r211, %r197, %r200;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r206, %r207, %r208;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r209, %r210, %r211;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r164], %r206;
st.shared.f32 [%r165], %r209;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r216, %r207, %r208;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r219, %r210, %r211;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r186], %r216;
st.shared.f32 [%r223], %r219;
	// end inline asm
	add.s64 	%rd100, %rd99, %rd8;
	setp.lt.u64 	%p19, %rd100, %rd99;
	add.s64 	%rd151, %rd151, %rd3;
	setp.gt.u64 	%p20, %rd151, 63;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB36_24;
	bra.uni 	$L__BB36_22;
$L__BB36_24:
	ld.global.nc.u64 	%rd42, [%rd1+32];
	ld.global.nc.u64 	%rd104, [%rd1+40];
	and.b64  	%rd105, %rd104, -128;
	setp.lt.u64 	%p22, %rd6, %rd105;
	sub.s64 	%rd107, %rd104, %rd6;
	setp.gt.u64 	%p23, %rd107, 127;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB36_26;
	bra.uni 	$L__BB36_25;
$L__BB36_26:
	bar.sync 	0;
	mov.u64 	%rd155, 0;
	mov.u64 	%rd153, %rd155;
	@%p6 bra 	$L__BB36_31;
	setp.ne.s64 	%p26, %rd142, 0;
	@%p26 bra 	$L__BB36_29;
	bra.uni 	$L__BB36_28;
$L__BB36_29:
	div.u64 	%rd152, %rd9, %rd3;
	bra.uni 	$L__BB36_30;
$L__BB36_28:
	cvt.u32.u64 	%r229, %rd3;
	cvt.u32.u64 	%r230, %rd9;
	div.u32 	%r231, %r230, %r229;
	cvt.u64.u32 	%rd152, %r231;
$L__BB36_30:
	add.s64 	%rd153, %rd152, 1;
$L__BB36_31:
	@%p6 bra 	$L__BB36_36;
	setp.ne.s64 	%p28, %rd142, 0;
	@%p28 bra 	$L__BB36_34;
	bra.uni 	$L__BB36_33;
$L__BB36_34:
	div.u64 	%rd154, %rd9, %rd3;
	bra.uni 	$L__BB36_35;
$L__BB36_33:
	cvt.u32.u64 	%r233, %rd3;
	cvt.u32.u64 	%r234, %rd9;
	div.u32 	%r235, %r234, %r233;
	cvt.u64.u32 	%rd154, %r235;
$L__BB36_35:
	add.s64 	%rd155, %rd154, 1;
$L__BB36_36:
	min.u64 	%rd55, %rd153, %rd155;
	setp.eq.s64 	%p29, %rd55, 0;
	@%p29 bra 	$L__BB36_43;
	shr.u64 	%rd112, %rd2, 1;
	shl.b64 	%rd113, %rd2, 6;
	and.b64  	%rd114, %rd113, 64;
	add.s64 	%rd56, %rd114, %rd112;
	setp.gt.u64 	%p30, %rd56, 127;
	@%p30 bra 	$L__BB36_41;
	add.s64 	%rd43, %rd42, %rd77;
	add.s64 	%rd57, %rd43, %rd139;
	cvt.u32.u64 	%r240, %rd56;
	shl.b32 	%r241, %r240, 3;
	add.s32 	%r238, %r5, %r241;
	add.s32 	%r239, %r238, 4;
	// begin inline asm
	ld.shared.f32 %r236, [%r238];
ld.shared.f32 %r237, [%r239];
	// end inline asm
	st.u32 	[%rd57], %r236;
	st.u32 	[%rd57+4], %r237;
	setp.eq.s64 	%p31, %rd55, 1;
	@%p31 bra 	$L__BB36_43;
	add.s64 	%rd44, %rd43, 1024;
	setp.lt.u32 	%p32, %r9, 128;
	setp.eq.s32 	%p33, %r9, 0;
	add.s64 	%rd116, %rd43, 8;
	add.s64 	%rd117, %rd57, 8;
	selp.b64 	%rd118, %rd117, %rd44, %p32;
	selp.b64 	%rd119, %rd116, %rd118, %p33;
	add.s64 	%rd120, %rd2, 1;
	selp.b64 	%rd159, 128, %rd120, %p6;
	shl.b64 	%rd59, %rd3, 3;
	add.s64 	%rd121, %rd59, %rd119;
	add.s64 	%rd158, %rd121, -8;
	shl.b64 	%rd122, %rd4, 10;
	add.s64 	%rd123, %rd42, %rd122;
	sub.s64 	%rd124, %rd123, %rd119;
	add.s64 	%rd157, %rd124, 1024;
	add.s64 	%rd156, %rd55, -1;
$L__BB36_40:
	add.s64 	%rd68, %rd159, %rd8;
	shr.u64 	%rd126, %rd68, 1;
	shl.b64 	%rd127, %rd68, 6;
	and.b64  	%rd128, %rd127, 64;
	add.s64 	%rd69, %rd128, %rd126;
	setp.lt.u64 	%p36, %rd69, 128;
	@%p36 bra 	$L__BB36_42;
	bra.uni 	$L__BB36_41;
$L__BB36_42:
	shr.u64 	%rd125, %rd157, 3;
	setp.gt.u64 	%p35, %rd125, %rd8;
	selp.b64 	%rd67, %rd158, 0, %p35;
	setp.lt.u64 	%p2, %rd68, %rd159;
	setp.gt.u64 	%p37, %rd68, 127;
	add.s64 	%rd133, %rd68, 1;
	selp.b64 	%rd134, 128, %rd133, %p37;
	selp.b64 	%rd159, 128, %rd134, %p2;
	cvt.u32.u64 	%r247, %rd69;
	shl.b32 	%r248, %r247, 3;
	add.s32 	%r245, %r248, %r5;
	add.s32 	%r246, %r245, 4;
	// begin inline asm
	ld.shared.f32 %r243, [%r245];
ld.shared.f32 %r244, [%r246];
	// end inline asm
	st.u32 	[%rd67], %r243;
	st.u32 	[%rd67+4], %r244;
	add.s64 	%rd158, %rd158, %rd59;
	sub.s64 	%rd157, %rd157, %rd59;
	add.s64 	%rd156, %rd156, -1;
	setp.ne.s64 	%p38, %rd156, 0;
	@%p38 bra 	$L__BB36_40;
$L__BB36_43:
	ret;
$L__BB36_41:
	mov.u64 	%rd129, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd130, %rd129;
	mov.u64 	%rd131, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd132, %rd131;
	{ // callseq 206, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd130;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd132;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 206
$L__BB36_16:
	mov.u64 	%rd94, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd95, %rd94;
	mov.u64 	%rd96, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd97, %rd96;
	{ // callseq 204, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd95;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd97;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 204
$L__BB36_1:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_14;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 208, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 208
$L__BB36_25:
	mov.u64 	%rd135, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_15;
	cvta.global.u64 	%rd136, %rd135;
	{ // callseq 207, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd136;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 207
$L__BB36_20:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_17;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 205, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd103;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 205

}
	// .globl	daubechies_first_backward_256_kernel
.visible .entry daubechies_first_backward_256_kernel(
	.param .u64 daubechies_first_backward_256_kernel_param_0
)
{
	.reg .pred 	%p<39>;
	.reg .b32 	%r<251>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<160>;

	ld.param.u64 	%rd74, [daubechies_first_backward_256_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd74;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[2048];
    mov.u32 %r5, nonphysical;
	// end inline asm
	mov.u32 	%r8, %ctaid.x;
	ld.global.nc.u64 	%rd5, [%rd1+16];
	ld.global.nc.u64 	%rd75, [%rd1+24];
	and.b64  	%rd76, %rd75, -256;
	mul.wide.u32 	%rd6, %r8, 256;
	setp.ge.u64 	%p3, %rd6, %rd76;
	sub.s64 	%rd78, %rd75, %rd6;
	setp.lt.u64 	%p4, %rd78, 256;
	or.pred  	%p5, %p3, %p4;
	@!%p5 bra 	$L__BB37_2;
	bra.uni 	$L__BB37_1;
$L__BB37_2:
	mov.u32 	%r6, %tid.x;
	cvt.u64.u32 	%rd2, %r6;
	mov.u32 	%r7, %ntid.x;
	cvt.u64.u32 	%rd3, %r7;
	cvt.u32.u64 	%r9, %rd2;
	max.u64 	%rd81, %rd2, 256;
	setp.gt.u32 	%p6, %r9, 255;
	not.b64 	%rd82, %rd2;
	add.s64 	%rd9, %rd82, %rd81;
	mov.u64 	%rd146, 0;
	and.b64  	%rd142, %rd9, -4294967296;
	mov.u64 	%rd144, %rd146;
	@%p6 bra 	$L__BB37_7;
	setp.ne.s64 	%p7, %rd142, 0;
	@%p7 bra 	$L__BB37_5;
	bra.uni 	$L__BB37_4;
$L__BB37_5:
	div.u64 	%rd143, %rd9, %rd3;
	bra.uni 	$L__BB37_6;
$L__BB37_4:
	cvt.u32.u64 	%r10, %rd3;
	cvt.u32.u64 	%r11, %rd9;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd143, %r12;
$L__BB37_6:
	add.s64 	%rd144, %rd143, 1;
$L__BB37_7:
	@%p6 bra 	$L__BB37_12;
	setp.ne.s64 	%p9, %rd142, 0;
	@%p9 bra 	$L__BB37_10;
	bra.uni 	$L__BB37_9;
$L__BB37_10:
	div.u64 	%rd145, %rd9, %rd3;
	bra.uni 	$L__BB37_11;
$L__BB37_9:
	cvt.u32.u64 	%r14, %rd3;
	cvt.u32.u64 	%r15, %rd9;
	div.u32 	%r16, %r15, %r14;
	cvt.u64.u32 	%rd145, %r16;
$L__BB37_11:
	add.s64 	%rd146, %rd145, 1;
$L__BB37_12:
	shl.b64 	%rd77, %rd6, 3;
	cvt.u64.u32 	%rd4, %r8;
	add.s64 	%rd8, %rd3, -1;
	min.u64 	%rd20, %rd144, %rd146;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd139, %rd2, 3;
	@%p10 bra 	$L__BB37_18;
	add.s64 	%rd7, %rd5, %rd77;
	add.s64 	%rd87, %rd7, %rd139;
	shl.b32 	%r22, %r9, 3;
	add.s32 	%r17, %r5, %r22;
	add.s32 	%r18, %r17, 4;
	ld.u32 	%r19, [%rd87];
	ld.u32 	%r20, [%rd87+4];
	// begin inline asm
	st.shared.f32 [%r17], %r19;
st.shared.f32 [%r18], %r20;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB37_18;
	add.s64 	%rd150, %rd2, 1;
	add.s64 	%rd149, %rd20, -1;
	shl.b64 	%rd88, %rd4, 11;
	shl.b64 	%rd23, %rd3, 3;
	add.s64 	%rd89, %rd88, %rd23;
	add.s64 	%rd91, %rd89, %rd139;
	add.s64 	%rd148, %rd5, %rd91;
	mov.u64 	%rd92, 2040;
	sub.s64 	%rd147, %rd92, %rd139;
$L__BB37_15:
	add.s64 	%rd31, %rd150, %rd8;
	setp.lt.u64 	%p13, %rd31, 256;
	@%p13 bra 	$L__BB37_17;
	bra.uni 	$L__BB37_16;
$L__BB37_17:
	shr.u64 	%rd93, %rd147, 3;
	setp.gt.u64 	%p12, %rd93, %rd8;
	selp.b64 	%rd30, %rd148, 0, %p12;
	setp.lt.u64 	%p1, %rd31, %rd150;
	add.s64 	%rd98, %rd150, %rd3;
	selp.b64 	%rd150, 256, %rd98, %p1;
	cvt.u32.u64 	%r27, %rd31;
	shl.b32 	%r28, %r27, 3;
	add.s32 	%r23, %r28, %r5;
	add.s32 	%r24, %r23, 4;
	ld.u32 	%r25, [%rd30];
	ld.u32 	%r26, [%rd30+4];
	// begin inline asm
	st.shared.f32 [%r23], %r25;
st.shared.f32 [%r24], %r26;
	// end inline asm
	add.s64 	%rd149, %rd149, -1;
	add.s64 	%rd148, %rd148, %rd23;
	sub.s64 	%rd147, %rd147, %rd23;
	setp.ne.s64 	%p14, %rd149, 0;
	@%p14 bra 	$L__BB37_15;
$L__BB37_18:
	ld.global.nc.u64 	%rd36, [%rd1];
	ld.global.nc.u64 	%rd37, [%rd1+8];
	bar.sync 	0;
	setp.gt.u32 	%p15, %r9, 127;
	@%p15 bra 	$L__BB37_24;
	shl.b32 	%r2, %r9, 3;
	add.s32 	%r81, %r5, %r2;
	add.s32 	%r82, %r81, 4;
	// begin inline asm
	ld.shared.f32 %r36, [%r81];
ld.shared.f32 %r39, [%r82];
	// end inline asm
	setp.eq.s64 	%p16, %rd37, 0;
	@%p16 bra 	$L__BB37_20;
	mov.b32 	%f2, %r39;
	mov.b32 	%f1, %r36;
	ld.u32 	%r37, [%rd36];
	ld.u32 	%r40, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r35, %r36, %r37;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r38, %r39, %r40;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r76, %r35, %r38;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r44, %r36, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r47, %r39, %r37;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r79, %r44, %r47;
	// end inline asm
	add.s32 	%r91, %r81, 1024;
	add.s32 	%r92, %r81, 1028;
	// begin inline asm
	ld.shared.f32 %r58, [%r91];
ld.shared.f32 %r61, [%r92];
	// end inline asm
	ld.u32 	%r71, [%rd36];
	ld.u32 	%r68, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r57, %r58, %r71;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r60, %r61, %r68;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r57, %r60;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r66, %r58, %r68;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r69, %r61, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r69;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r75, %r76, %r77;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r78, %r79, %r80;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r81], %r75;
st.shared.f32 [%r82], %r78;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r85, %r76, %r77;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r88, %r79, %r80;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r91], %r85;
st.shared.f32 [%r92], %r88;
	// end inline asm
	add.s64 	%rd41, %rd2, %rd3;
	setp.gt.u64 	%p17, %rd41, 127;
	@%p17 bra 	$L__BB37_24;
	cvt.u32.u64 	%r160, %rd41;
	shl.b32 	%r161, %r160, 3;
	add.s32 	%r98, %r5, %r161;
	add.s32 	%r99, %r98, 4;
	// begin inline asm
	ld.shared.f32 %r101, [%r98];
ld.shared.f32 %r104, [%r99];
	// end inline asm
	ld.u32 	%r114, [%rd36];
	ld.u32 	%r111, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r100, %r101, %r114;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r103, %r104, %r111;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r100, %r103;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r109, %r101, %r111;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r112, %r104, %r114;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r144, %r109, %r112;
	// end inline asm
	add.s32 	%r156, %r98, 1024;
	add.s32 	%r157, %r98, 1028;
	// begin inline asm
	ld.shared.f32 %r123, [%r156];
ld.shared.f32 %r126, [%r157];
	// end inline asm
	ld.u32 	%r136, [%rd36];
	ld.u32 	%r133, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r122, %r123, %r136;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r125, %r126, %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r142, %r122, %r125;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r131, %r123, %r133;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r134, %r126, %r136;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r145, %r131, %r134;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r140, %r141, %r142;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r143, %r144, %r145;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r98], %r140;
st.shared.f32 [%r99], %r143;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r150, %r141, %r142;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r153, %r144, %r145;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r156], %r150;
st.shared.f32 [%r157], %r153;
	// end inline asm
	add.s64 	%rd151, %rd41, %rd3;
	setp.gt.u64 	%p18, %rd151, 127;
	@%p18 bra 	$L__BB37_24;
$L__BB37_22:
	add.s64 	%rd99, %rd151, 1;
	cvt.u32.u64 	%r226, %rd151;
	shl.b32 	%r227, %r226, 3;
	add.s32 	%r164, %r227, %r5;
	add.s32 	%r165, %r164, 4;
	// begin inline asm
	ld.shared.f32 %r167, [%r164];
ld.shared.f32 %r170, [%r165];
	// end inline asm
	ld.u32 	%r180, [%rd36];
	ld.u32 	%r177, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r166, %r167, %r180;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r169, %r170, %r177;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r207, %r166, %r169;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r175, %r167, %r177;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r178, %r170, %r180;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r210, %r175, %r178;
	// end inline asm
	add.s32 	%r186, %r164, 1024;
	add.s32 	%r223, %r164, 1028;
	// begin inline asm
	ld.shared.f32 %r189, [%r186];
ld.shared.f32 %r192, [%r223];
	// end inline asm
	ld.u32 	%r202, [%rd36];
	ld.u32 	%r199, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r188, %r189, %r202;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r191, %r192, %r199;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r208, %r188, %r191;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r197, %r189, %r199;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r200, %r192, %r202;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r211, %r197, %r200;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r206, %r207, %r208;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r209, %r210, %r211;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r164], %r206;
st.shared.f32 [%r165], %r209;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r216, %r207, %r208;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r219, %r210, %r211;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r186], %r216;
st.shared.f32 [%r223], %r219;
	// end inline asm
	add.s64 	%rd100, %rd99, %rd8;
	setp.lt.u64 	%p19, %rd100, %rd99;
	add.s64 	%rd151, %rd151, %rd3;
	setp.gt.u64 	%p20, %rd151, 127;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB37_24;
	bra.uni 	$L__BB37_22;
$L__BB37_24:
	ld.global.nc.u64 	%rd42, [%rd1+32];
	ld.global.nc.u64 	%rd104, [%rd1+40];
	and.b64  	%rd105, %rd104, -256;
	setp.lt.u64 	%p22, %rd6, %rd105;
	sub.s64 	%rd107, %rd104, %rd6;
	setp.gt.u64 	%p23, %rd107, 255;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB37_26;
	bra.uni 	$L__BB37_25;
$L__BB37_26:
	bar.sync 	0;
	mov.u64 	%rd155, 0;
	mov.u64 	%rd153, %rd155;
	@%p6 bra 	$L__BB37_31;
	setp.ne.s64 	%p26, %rd142, 0;
	@%p26 bra 	$L__BB37_29;
	bra.uni 	$L__BB37_28;
$L__BB37_29:
	div.u64 	%rd152, %rd9, %rd3;
	bra.uni 	$L__BB37_30;
$L__BB37_28:
	cvt.u32.u64 	%r229, %rd3;
	cvt.u32.u64 	%r230, %rd9;
	div.u32 	%r231, %r230, %r229;
	cvt.u64.u32 	%rd152, %r231;
$L__BB37_30:
	add.s64 	%rd153, %rd152, 1;
$L__BB37_31:
	@%p6 bra 	$L__BB37_36;
	setp.ne.s64 	%p28, %rd142, 0;
	@%p28 bra 	$L__BB37_34;
	bra.uni 	$L__BB37_33;
$L__BB37_34:
	div.u64 	%rd154, %rd9, %rd3;
	bra.uni 	$L__BB37_35;
$L__BB37_33:
	cvt.u32.u64 	%r233, %rd3;
	cvt.u32.u64 	%r234, %rd9;
	div.u32 	%r235, %r234, %r233;
	cvt.u64.u32 	%rd154, %r235;
$L__BB37_35:
	add.s64 	%rd155, %rd154, 1;
$L__BB37_36:
	min.u64 	%rd55, %rd153, %rd155;
	setp.eq.s64 	%p29, %rd55, 0;
	@%p29 bra 	$L__BB37_43;
	shr.u64 	%rd112, %rd2, 1;
	shl.b64 	%rd113, %rd2, 7;
	and.b64  	%rd114, %rd113, 128;
	add.s64 	%rd56, %rd114, %rd112;
	setp.gt.u64 	%p30, %rd56, 255;
	@%p30 bra 	$L__BB37_41;
	add.s64 	%rd43, %rd42, %rd77;
	add.s64 	%rd57, %rd43, %rd139;
	cvt.u32.u64 	%r240, %rd56;
	shl.b32 	%r241, %r240, 3;
	add.s32 	%r238, %r5, %r241;
	add.s32 	%r239, %r238, 4;
	// begin inline asm
	ld.shared.f32 %r236, [%r238];
ld.shared.f32 %r237, [%r239];
	// end inline asm
	st.u32 	[%rd57], %r236;
	st.u32 	[%rd57+4], %r237;
	setp.eq.s64 	%p31, %rd55, 1;
	@%p31 bra 	$L__BB37_43;
	add.s64 	%rd44, %rd43, 2048;
	setp.lt.u32 	%p32, %r9, 256;
	setp.eq.s32 	%p33, %r9, 0;
	add.s64 	%rd116, %rd43, 8;
	add.s64 	%rd117, %rd57, 8;
	selp.b64 	%rd118, %rd117, %rd44, %p32;
	selp.b64 	%rd119, %rd116, %rd118, %p33;
	add.s64 	%rd120, %rd2, 1;
	selp.b64 	%rd159, 256, %rd120, %p6;
	shl.b64 	%rd59, %rd3, 3;
	add.s64 	%rd121, %rd59, %rd119;
	add.s64 	%rd158, %rd121, -8;
	shl.b64 	%rd122, %rd4, 11;
	add.s64 	%rd123, %rd42, %rd122;
	sub.s64 	%rd124, %rd123, %rd119;
	add.s64 	%rd157, %rd124, 2048;
	add.s64 	%rd156, %rd55, -1;
$L__BB37_40:
	add.s64 	%rd68, %rd159, %rd8;
	shr.u64 	%rd126, %rd68, 1;
	shl.b64 	%rd127, %rd68, 7;
	and.b64  	%rd128, %rd127, 128;
	add.s64 	%rd69, %rd128, %rd126;
	setp.lt.u64 	%p36, %rd69, 256;
	@%p36 bra 	$L__BB37_42;
	bra.uni 	$L__BB37_41;
$L__BB37_42:
	shr.u64 	%rd125, %rd157, 3;
	setp.gt.u64 	%p35, %rd125, %rd8;
	selp.b64 	%rd67, %rd158, 0, %p35;
	setp.lt.u64 	%p2, %rd68, %rd159;
	setp.gt.u64 	%p37, %rd68, 255;
	add.s64 	%rd133, %rd68, 1;
	selp.b64 	%rd134, 256, %rd133, %p37;
	selp.b64 	%rd159, 256, %rd134, %p2;
	cvt.u32.u64 	%r247, %rd69;
	shl.b32 	%r248, %r247, 3;
	add.s32 	%r245, %r248, %r5;
	add.s32 	%r246, %r245, 4;
	// begin inline asm
	ld.shared.f32 %r243, [%r245];
ld.shared.f32 %r244, [%r246];
	// end inline asm
	st.u32 	[%rd67], %r243;
	st.u32 	[%rd67+4], %r244;
	add.s64 	%rd158, %rd158, %rd59;
	sub.s64 	%rd157, %rd157, %rd59;
	add.s64 	%rd156, %rd156, -1;
	setp.ne.s64 	%p38, %rd156, 0;
	@%p38 bra 	$L__BB37_40;
$L__BB37_43:
	ret;
$L__BB37_41:
	mov.u64 	%rd129, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd130, %rd129;
	mov.u64 	%rd131, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd132, %rd131;
	{ // callseq 211, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd130;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd132;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 211
$L__BB37_16:
	mov.u64 	%rd94, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd95, %rd94;
	mov.u64 	%rd96, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd97, %rd96;
	{ // callseq 209, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd95;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd97;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 209
$L__BB37_1:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_14;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 213, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 213
$L__BB37_25:
	mov.u64 	%rd135, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_15;
	cvta.global.u64 	%rd136, %rd135;
	{ // callseq 212, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd136;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 212
$L__BB37_20:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_17;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 210, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd103;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 210

}
	// .globl	daubechies_first_backward_512_kernel
.visible .entry daubechies_first_backward_512_kernel(
	.param .u64 daubechies_first_backward_512_kernel_param_0
)
{
	.reg .pred 	%p<39>;
	.reg .b32 	%r<251>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<160>;

	ld.param.u64 	%rd74, [daubechies_first_backward_512_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd74;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[4096];
    mov.u32 %r5, nonphysical;
	// end inline asm
	mov.u32 	%r8, %ctaid.x;
	ld.global.nc.u64 	%rd5, [%rd1+16];
	ld.global.nc.u64 	%rd75, [%rd1+24];
	and.b64  	%rd76, %rd75, -512;
	mul.wide.u32 	%rd6, %r8, 512;
	setp.ge.u64 	%p3, %rd6, %rd76;
	sub.s64 	%rd78, %rd75, %rd6;
	setp.lt.u64 	%p4, %rd78, 512;
	or.pred  	%p5, %p3, %p4;
	@!%p5 bra 	$L__BB38_2;
	bra.uni 	$L__BB38_1;
$L__BB38_2:
	mov.u32 	%r6, %tid.x;
	cvt.u64.u32 	%rd2, %r6;
	mov.u32 	%r7, %ntid.x;
	cvt.u64.u32 	%rd3, %r7;
	cvt.u32.u64 	%r9, %rd2;
	max.u64 	%rd81, %rd2, 512;
	setp.gt.u32 	%p6, %r9, 511;
	not.b64 	%rd82, %rd2;
	add.s64 	%rd9, %rd82, %rd81;
	mov.u64 	%rd146, 0;
	and.b64  	%rd142, %rd9, -4294967296;
	mov.u64 	%rd144, %rd146;
	@%p6 bra 	$L__BB38_7;
	setp.ne.s64 	%p7, %rd142, 0;
	@%p7 bra 	$L__BB38_5;
	bra.uni 	$L__BB38_4;
$L__BB38_5:
	div.u64 	%rd143, %rd9, %rd3;
	bra.uni 	$L__BB38_6;
$L__BB38_4:
	cvt.u32.u64 	%r10, %rd3;
	cvt.u32.u64 	%r11, %rd9;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd143, %r12;
$L__BB38_6:
	add.s64 	%rd144, %rd143, 1;
$L__BB38_7:
	@%p6 bra 	$L__BB38_12;
	setp.ne.s64 	%p9, %rd142, 0;
	@%p9 bra 	$L__BB38_10;
	bra.uni 	$L__BB38_9;
$L__BB38_10:
	div.u64 	%rd145, %rd9, %rd3;
	bra.uni 	$L__BB38_11;
$L__BB38_9:
	cvt.u32.u64 	%r14, %rd3;
	cvt.u32.u64 	%r15, %rd9;
	div.u32 	%r16, %r15, %r14;
	cvt.u64.u32 	%rd145, %r16;
$L__BB38_11:
	add.s64 	%rd146, %rd145, 1;
$L__BB38_12:
	shl.b64 	%rd77, %rd6, 3;
	cvt.u64.u32 	%rd4, %r8;
	add.s64 	%rd8, %rd3, -1;
	min.u64 	%rd20, %rd144, %rd146;
	setp.eq.s64 	%p10, %rd20, 0;
	shl.b64 	%rd139, %rd2, 3;
	@%p10 bra 	$L__BB38_18;
	add.s64 	%rd7, %rd5, %rd77;
	add.s64 	%rd87, %rd7, %rd139;
	shl.b32 	%r22, %r9, 3;
	add.s32 	%r17, %r5, %r22;
	add.s32 	%r18, %r17, 4;
	ld.u32 	%r19, [%rd87];
	ld.u32 	%r20, [%rd87+4];
	// begin inline asm
	st.shared.f32 [%r17], %r19;
st.shared.f32 [%r18], %r20;
	// end inline asm
	setp.eq.s64 	%p11, %rd20, 1;
	@%p11 bra 	$L__BB38_18;
	add.s64 	%rd150, %rd2, 1;
	add.s64 	%rd149, %rd20, -1;
	shl.b64 	%rd88, %rd4, 12;
	shl.b64 	%rd23, %rd3, 3;
	add.s64 	%rd89, %rd88, %rd23;
	add.s64 	%rd91, %rd89, %rd139;
	add.s64 	%rd148, %rd5, %rd91;
	mov.u64 	%rd92, 4088;
	sub.s64 	%rd147, %rd92, %rd139;
$L__BB38_15:
	add.s64 	%rd31, %rd150, %rd8;
	setp.lt.u64 	%p13, %rd31, 512;
	@%p13 bra 	$L__BB38_17;
	bra.uni 	$L__BB38_16;
$L__BB38_17:
	shr.u64 	%rd93, %rd147, 3;
	setp.gt.u64 	%p12, %rd93, %rd8;
	selp.b64 	%rd30, %rd148, 0, %p12;
	setp.lt.u64 	%p1, %rd31, %rd150;
	add.s64 	%rd98, %rd150, %rd3;
	selp.b64 	%rd150, 512, %rd98, %p1;
	cvt.u32.u64 	%r27, %rd31;
	shl.b32 	%r28, %r27, 3;
	add.s32 	%r23, %r28, %r5;
	add.s32 	%r24, %r23, 4;
	ld.u32 	%r25, [%rd30];
	ld.u32 	%r26, [%rd30+4];
	// begin inline asm
	st.shared.f32 [%r23], %r25;
st.shared.f32 [%r24], %r26;
	// end inline asm
	add.s64 	%rd149, %rd149, -1;
	add.s64 	%rd148, %rd148, %rd23;
	sub.s64 	%rd147, %rd147, %rd23;
	setp.ne.s64 	%p14, %rd149, 0;
	@%p14 bra 	$L__BB38_15;
$L__BB38_18:
	ld.global.nc.u64 	%rd36, [%rd1];
	ld.global.nc.u64 	%rd37, [%rd1+8];
	bar.sync 	0;
	setp.gt.u32 	%p15, %r9, 255;
	@%p15 bra 	$L__BB38_24;
	shl.b32 	%r2, %r9, 3;
	add.s32 	%r81, %r5, %r2;
	add.s32 	%r82, %r81, 4;
	// begin inline asm
	ld.shared.f32 %r36, [%r81];
ld.shared.f32 %r39, [%r82];
	// end inline asm
	setp.eq.s64 	%p16, %rd37, 0;
	@%p16 bra 	$L__BB38_20;
	mov.b32 	%f2, %r39;
	mov.b32 	%f1, %r36;
	ld.u32 	%r37, [%rd36];
	ld.u32 	%r40, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r35, %r36, %r37;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r38, %r39, %r40;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r76, %r35, %r38;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r44, %r36, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r47, %r39, %r37;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r79, %r44, %r47;
	// end inline asm
	add.s32 	%r91, %r81, 2048;
	add.s32 	%r92, %r81, 2052;
	// begin inline asm
	ld.shared.f32 %r58, [%r91];
ld.shared.f32 %r61, [%r92];
	// end inline asm
	ld.u32 	%r71, [%rd36];
	ld.u32 	%r68, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r57, %r58, %r71;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r60, %r61, %r68;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r57, %r60;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r66, %r58, %r68;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r69, %r61, %r71;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r80, %r66, %r69;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r75, %r76, %r77;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r78, %r79, %r80;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r81], %r75;
st.shared.f32 [%r82], %r78;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r85, %r76, %r77;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r88, %r79, %r80;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r91], %r85;
st.shared.f32 [%r92], %r88;
	// end inline asm
	add.s64 	%rd41, %rd2, %rd3;
	setp.gt.u64 	%p17, %rd41, 255;
	@%p17 bra 	$L__BB38_24;
	cvt.u32.u64 	%r160, %rd41;
	shl.b32 	%r161, %r160, 3;
	add.s32 	%r98, %r5, %r161;
	add.s32 	%r99, %r98, 4;
	// begin inline asm
	ld.shared.f32 %r101, [%r98];
ld.shared.f32 %r104, [%r99];
	// end inline asm
	ld.u32 	%r114, [%rd36];
	ld.u32 	%r111, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r100, %r101, %r114;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r103, %r104, %r111;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r100, %r103;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r109, %r101, %r111;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r112, %r104, %r114;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r144, %r109, %r112;
	// end inline asm
	add.s32 	%r156, %r98, 2048;
	add.s32 	%r157, %r98, 2052;
	// begin inline asm
	ld.shared.f32 %r123, [%r156];
ld.shared.f32 %r126, [%r157];
	// end inline asm
	ld.u32 	%r136, [%rd36];
	ld.u32 	%r133, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r122, %r123, %r136;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r125, %r126, %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r142, %r122, %r125;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r131, %r123, %r133;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r134, %r126, %r136;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r145, %r131, %r134;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r140, %r141, %r142;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r143, %r144, %r145;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r98], %r140;
st.shared.f32 [%r99], %r143;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r150, %r141, %r142;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r153, %r144, %r145;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r156], %r150;
st.shared.f32 [%r157], %r153;
	// end inline asm
	add.s64 	%rd151, %rd41, %rd3;
	setp.gt.u64 	%p18, %rd151, 255;
	@%p18 bra 	$L__BB38_24;
$L__BB38_22:
	add.s64 	%rd99, %rd151, 1;
	cvt.u32.u64 	%r226, %rd151;
	shl.b32 	%r227, %r226, 3;
	add.s32 	%r164, %r227, %r5;
	add.s32 	%r165, %r164, 4;
	// begin inline asm
	ld.shared.f32 %r167, [%r164];
ld.shared.f32 %r170, [%r165];
	// end inline asm
	ld.u32 	%r180, [%rd36];
	ld.u32 	%r177, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r166, %r167, %r180;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r169, %r170, %r177;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r207, %r166, %r169;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r175, %r167, %r177;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r178, %r170, %r180;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r210, %r175, %r178;
	// end inline asm
	add.s32 	%r186, %r164, 2048;
	add.s32 	%r223, %r164, 2052;
	// begin inline asm
	ld.shared.f32 %r189, [%r186];
ld.shared.f32 %r192, [%r223];
	// end inline asm
	ld.u32 	%r202, [%rd36];
	ld.u32 	%r199, [%rd36+4];
	// begin inline asm
	mul.rn.ftz.f32 %r188, %r189, %r202;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r191, %r192, %r199;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r208, %r188, %r191;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r197, %r189, %r199;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r200, %r192, %r202;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r211, %r197, %r200;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r206, %r207, %r208;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r209, %r210, %r211;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r164], %r206;
st.shared.f32 [%r165], %r209;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r216, %r207, %r208;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r219, %r210, %r211;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r186], %r216;
st.shared.f32 [%r223], %r219;
	// end inline asm
	add.s64 	%rd100, %rd99, %rd8;
	setp.lt.u64 	%p19, %rd100, %rd99;
	add.s64 	%rd151, %rd151, %rd3;
	setp.gt.u64 	%p20, %rd151, 255;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB38_24;
	bra.uni 	$L__BB38_22;
$L__BB38_24:
	ld.global.nc.u64 	%rd42, [%rd1+32];
	ld.global.nc.u64 	%rd104, [%rd1+40];
	and.b64  	%rd105, %rd104, -512;
	setp.lt.u64 	%p22, %rd6, %rd105;
	sub.s64 	%rd107, %rd104, %rd6;
	setp.gt.u64 	%p23, %rd107, 511;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB38_26;
	bra.uni 	$L__BB38_25;
$L__BB38_26:
	bar.sync 	0;
	mov.u64 	%rd155, 0;
	mov.u64 	%rd153, %rd155;
	@%p6 bra 	$L__BB38_31;
	setp.ne.s64 	%p26, %rd142, 0;
	@%p26 bra 	$L__BB38_29;
	bra.uni 	$L__BB38_28;
$L__BB38_29:
	div.u64 	%rd152, %rd9, %rd3;
	bra.uni 	$L__BB38_30;
$L__BB38_28:
	cvt.u32.u64 	%r229, %rd3;
	cvt.u32.u64 	%r230, %rd9;
	div.u32 	%r231, %r230, %r229;
	cvt.u64.u32 	%rd152, %r231;
$L__BB38_30:
	add.s64 	%rd153, %rd152, 1;
$L__BB38_31:
	@%p6 bra 	$L__BB38_36;
	setp.ne.s64 	%p28, %rd142, 0;
	@%p28 bra 	$L__BB38_34;
	bra.uni 	$L__BB38_33;
$L__BB38_34:
	div.u64 	%rd154, %rd9, %rd3;
	bra.uni 	$L__BB38_35;
$L__BB38_33:
	cvt.u32.u64 	%r233, %rd3;
	cvt.u32.u64 	%r234, %rd9;
	div.u32 	%r235, %r234, %r233;
	cvt.u64.u32 	%rd154, %r235;
$L__BB38_35:
	add.s64 	%rd155, %rd154, 1;
$L__BB38_36:
	min.u64 	%rd55, %rd153, %rd155;
	setp.eq.s64 	%p29, %rd55, 0;
	@%p29 bra 	$L__BB38_43;
	shr.u64 	%rd112, %rd2, 1;
	shl.b64 	%rd113, %rd2, 8;
	and.b64  	%rd114, %rd113, 256;
	add.s64 	%rd56, %rd114, %rd112;
	setp.gt.u64 	%p30, %rd56, 511;
	@%p30 bra 	$L__BB38_41;
	add.s64 	%rd43, %rd42, %rd77;
	add.s64 	%rd57, %rd43, %rd139;
	cvt.u32.u64 	%r240, %rd56;
	shl.b32 	%r241, %r240, 3;
	add.s32 	%r238, %r5, %r241;
	add.s32 	%r239, %r238, 4;
	// begin inline asm
	ld.shared.f32 %r236, [%r238];
ld.shared.f32 %r237, [%r239];
	// end inline asm
	st.u32 	[%rd57], %r236;
	st.u32 	[%rd57+4], %r237;
	setp.eq.s64 	%p31, %rd55, 1;
	@%p31 bra 	$L__BB38_43;
	add.s64 	%rd44, %rd43, 4096;
	setp.lt.u32 	%p32, %r9, 512;
	setp.eq.s32 	%p33, %r9, 0;
	add.s64 	%rd116, %rd43, 8;
	add.s64 	%rd117, %rd57, 8;
	selp.b64 	%rd118, %rd117, %rd44, %p32;
	selp.b64 	%rd119, %rd116, %rd118, %p33;
	add.s64 	%rd120, %rd2, 1;
	selp.b64 	%rd159, 512, %rd120, %p6;
	shl.b64 	%rd59, %rd3, 3;
	add.s64 	%rd121, %rd59, %rd119;
	add.s64 	%rd158, %rd121, -8;
	shl.b64 	%rd122, %rd4, 12;
	add.s64 	%rd123, %rd42, %rd122;
	sub.s64 	%rd124, %rd123, %rd119;
	add.s64 	%rd157, %rd124, 4096;
	add.s64 	%rd156, %rd55, -1;
$L__BB38_40:
	add.s64 	%rd68, %rd159, %rd8;
	shr.u64 	%rd126, %rd68, 1;
	shl.b64 	%rd127, %rd68, 8;
	and.b64  	%rd128, %rd127, 256;
	add.s64 	%rd69, %rd128, %rd126;
	setp.lt.u64 	%p36, %rd69, 512;
	@%p36 bra 	$L__BB38_42;
	bra.uni 	$L__BB38_41;
$L__BB38_42:
	shr.u64 	%rd125, %rd157, 3;
	setp.gt.u64 	%p35, %rd125, %rd8;
	selp.b64 	%rd67, %rd158, 0, %p35;
	setp.lt.u64 	%p2, %rd68, %rd159;
	setp.gt.u64 	%p37, %rd68, 511;
	add.s64 	%rd133, %rd68, 1;
	selp.b64 	%rd134, 512, %rd133, %p37;
	selp.b64 	%rd159, 512, %rd134, %p2;
	cvt.u32.u64 	%r247, %rd69;
	shl.b32 	%r248, %r247, 3;
	add.s32 	%r245, %r248, %r5;
	add.s32 	%r246, %r245, 4;
	// begin inline asm
	ld.shared.f32 %r243, [%r245];
ld.shared.f32 %r244, [%r246];
	// end inline asm
	st.u32 	[%rd67], %r243;
	st.u32 	[%rd67+4], %r244;
	add.s64 	%rd158, %rd158, %rd59;
	sub.s64 	%rd157, %rd157, %rd59;
	add.s64 	%rd156, %rd156, -1;
	setp.ne.s64 	%p38, %rd156, 0;
	@%p38 bra 	$L__BB38_40;
$L__BB38_43:
	ret;
$L__BB38_41:
	mov.u64 	%rd129, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd130, %rd129;
	mov.u64 	%rd131, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd132, %rd131;
	{ // callseq 216, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd130;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd132;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 216
$L__BB38_16:
	mov.u64 	%rd94, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd95, %rd94;
	mov.u64 	%rd96, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd97, %rd96;
	{ // callseq 214, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd95;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd97;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 214
$L__BB38_1:
	mov.u64 	%rd137, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_14;
	cvta.global.u64 	%rd138, %rd137;
	{ // callseq 218, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 218
$L__BB38_25:
	mov.u64 	%rd135, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_15;
	cvta.global.u64 	%rd136, %rd135;
	{ // callseq 217, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd136;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 217
$L__BB38_20:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_17;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 215, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd103;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 215

}
	// .globl	daubechies_first_backward_1024_kernel
.visible .entry daubechies_first_backward_1024_kernel(
	.param .u64 daubechies_first_backward_1024_kernel_param_0
)
{
	.reg .pred 	%p<25>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<243>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<105>;

	ld.param.u64 	%rd46, [daubechies_first_backward_1024_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd46;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[8192];
    mov.u32 %r5, nonphysical;
	// end inline asm
	mov.u32 	%r8, %ctaid.x;
	ld.global.nc.u64 	%rd47, [%rd1+24];
	and.b64  	%rd48, %rd47, -1024;
	mul.wide.u32 	%rd5, %r8, 1024;
	setp.ge.u64 	%p3, %rd5, %rd48;
	sub.s64 	%rd49, %rd47, %rd5;
	setp.lt.u64 	%p4, %rd49, 1024;
	or.pred  	%p5, %p3, %p4;
	@!%p5 bra 	$L__BB39_2;
	bra.uni 	$L__BB39_1;
$L__BB39_2:
	mov.u32 	%r6, %tid.x;
	cvt.u64.u32 	%rd2, %r6;
	mov.u32 	%r7, %ntid.x;
	cvt.u64.u32 	%rd3, %r7;
	cvt.u64.u32 	%rd4, %r8;
	cvt.u32.u64 	%r13, %rd2;
	ld.global.nc.u64 	%rd6, [%rd1+16];
	shl.b64 	%rd51, %rd5, 3;
	add.s64 	%rd52, %rd6, %rd51;
	add.s64 	%rd7, %rd3, -1;
	cvt.u16.u64 	%rs2, %rd2;
	xor.b16  	%rs1, %rs2, 1023;
	cvt.u16.u64 	%rs3, %rd3;
	shl.b64 	%rd53, %rd2, 3;
	add.s64 	%rd54, %rd52, %rd53;
	shl.b32 	%r2, %r13, 3;
	add.s32 	%r9, %r5, %r2;
	add.s32 	%r10, %r9, 4;
	ld.u32 	%r11, [%rd54];
	ld.u32 	%r12, [%rd54+4];
	// begin inline asm
	st.shared.f32 [%r9], %r11;
st.shared.f32 [%r10], %r12;
	// end inline asm
	setp.lt.u16 	%p6, %rs1, %rs3;
	cvt.u32.u64 	%r240, %rd3;
	@%p6 bra 	$L__BB39_7;
	add.s64 	%rd99, %rd2, 1;
	cvt.u32.u16 	%r14, %rs1;
	div.u32 	%r16, %r14, %r240;
	cvt.u64.u32 	%rd98, %r16;
	shl.b64 	%rd55, %rd4, 13;
	shl.b64 	%rd10, %rd3, 3;
	add.s64 	%rd56, %rd55, %rd10;
	add.s64 	%rd58, %rd56, %rd53;
	add.s64 	%rd97, %rd6, %rd58;
	xor.b64  	%rd96, %rd53, 8184;
$L__BB39_4:
	add.s64 	%rd18, %rd99, %rd7;
	setp.lt.u64 	%p8, %rd18, 1024;
	@%p8 bra 	$L__BB39_6;
	bra.uni 	$L__BB39_5;
$L__BB39_6:
	shr.u64 	%rd59, %rd96, 3;
	setp.gt.u64 	%p7, %rd59, %rd7;
	selp.b64 	%rd17, %rd97, 0, %p7;
	setp.lt.u64 	%p1, %rd18, %rd99;
	add.s64 	%rd64, %rd99, %rd3;
	selp.b64 	%rd99, 1024, %rd64, %p1;
	cvt.u32.u64 	%r21, %rd18;
	shl.b32 	%r22, %r21, 3;
	add.s32 	%r17, %r22, %r5;
	add.s32 	%r18, %r17, 4;
	ld.u32 	%r19, [%rd17];
	ld.u32 	%r20, [%rd17+4];
	// begin inline asm
	st.shared.f32 [%r17], %r19;
st.shared.f32 [%r18], %r20;
	// end inline asm
	add.s64 	%rd98, %rd98, -1;
	add.s64 	%rd97, %rd97, %rd10;
	sub.s64 	%rd96, %rd96, %rd10;
	setp.ne.s64 	%p9, %rd98, 0;
	@%p9 bra 	$L__BB39_4;
$L__BB39_7:
	ld.global.nc.u64 	%rd23, [%rd1];
	ld.global.nc.u64 	%rd24, [%rd1+8];
	bar.sync 	0;
	setp.gt.u32 	%p10, %r13, 511;
	@%p10 bra 	$L__BB39_13;
	// begin inline asm
	ld.shared.f32 %r29, [%r9];
ld.shared.f32 %r32, [%r10];
	// end inline asm
	setp.eq.s64 	%p11, %rd24, 0;
	@%p11 bra 	$L__BB39_9;
	mov.b32 	%f2, %r32;
	mov.b32 	%f1, %r29;
	ld.u32 	%r30, [%rd23];
	ld.u32 	%r33, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r28, %r29, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r31, %r32, %r33;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r69, %r28, %r31;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r29, %r33;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r32, %r30;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r72, %r37, %r40;
	// end inline asm
	add.s32 	%r84, %r9, 4096;
	add.s32 	%r85, %r9, 4100;
	// begin inline asm
	ld.shared.f32 %r51, [%r84];
ld.shared.f32 %r54, [%r85];
	// end inline asm
	ld.u32 	%r64, [%rd23];
	ld.u32 	%r61, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r50, %r51, %r64;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r53, %r54, %r61;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r70, %r50, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r51, %r61;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r54, %r64;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r73, %r59, %r62;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r68, %r69, %r70;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r71, %r72, %r73;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r9], %r68;
st.shared.f32 [%r10], %r71;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r78, %r69, %r70;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r81, %r72, %r73;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r84], %r78;
st.shared.f32 [%r85], %r81;
	// end inline asm
	add.s64 	%rd28, %rd2, %rd3;
	setp.gt.u64 	%p12, %rd28, 511;
	@%p12 bra 	$L__BB39_13;
	cvt.u32.u64 	%r153, %rd28;
	shl.b32 	%r154, %r153, 3;
	add.s32 	%r91, %r5, %r154;
	add.s32 	%r92, %r91, 4;
	// begin inline asm
	ld.shared.f32 %r94, [%r91];
ld.shared.f32 %r97, [%r92];
	// end inline asm
	ld.u32 	%r107, [%rd23];
	ld.u32 	%r104, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r93, %r94, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r96, %r97, %r104;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r134, %r93, %r96;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r94, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r97, %r107;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r137, %r102, %r105;
	// end inline asm
	add.s32 	%r149, %r91, 4096;
	add.s32 	%r150, %r91, 4100;
	// begin inline asm
	ld.shared.f32 %r116, [%r149];
ld.shared.f32 %r119, [%r150];
	// end inline asm
	ld.u32 	%r129, [%rd23];
	ld.u32 	%r126, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r115, %r116, %r129;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r118, %r119, %r126;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r135, %r115, %r118;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r124, %r116, %r126;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r127, %r119, %r129;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r138, %r124, %r127;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r133, %r134, %r135;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r136, %r137, %r138;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r91], %r133;
st.shared.f32 [%r92], %r136;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r143, %r134, %r135;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r146, %r137, %r138;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r149], %r143;
st.shared.f32 [%r150], %r146;
	// end inline asm
	add.s64 	%rd100, %rd28, %rd3;
	setp.gt.u64 	%p13, %rd100, 511;
	@%p13 bra 	$L__BB39_13;
$L__BB39_11:
	add.s64 	%rd65, %rd100, 1;
	cvt.u32.u64 	%r219, %rd100;
	shl.b32 	%r220, %r219, 3;
	add.s32 	%r157, %r220, %r5;
	add.s32 	%r158, %r157, 4;
	// begin inline asm
	ld.shared.f32 %r160, [%r157];
ld.shared.f32 %r163, [%r158];
	// end inline asm
	ld.u32 	%r173, [%rd23];
	ld.u32 	%r170, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r159, %r160, %r173;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r162, %r163, %r170;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r200, %r159, %r162;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r168, %r160, %r170;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r171, %r163, %r173;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r203, %r168, %r171;
	// end inline asm
	add.s32 	%r179, %r157, 4096;
	add.s32 	%r216, %r157, 4100;
	// begin inline asm
	ld.shared.f32 %r182, [%r179];
ld.shared.f32 %r185, [%r216];
	// end inline asm
	ld.u32 	%r195, [%rd23];
	ld.u32 	%r192, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r181, %r182, %r195;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r184, %r185, %r192;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r201, %r181, %r184;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r190, %r182, %r192;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r193, %r185, %r195;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r204, %r190, %r193;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r199, %r200, %r201;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r202, %r203, %r204;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r157], %r199;
st.shared.f32 [%r158], %r202;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r209, %r200, %r201;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r212, %r203, %r204;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r179], %r209;
st.shared.f32 [%r216], %r212;
	// end inline asm
	add.s64 	%rd66, %rd65, %rd7;
	setp.lt.u64 	%p14, %rd66, %rd65;
	add.s64 	%rd100, %rd100, %rd3;
	setp.gt.u64 	%p15, %rd100, 511;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB39_13;
	bra.uni 	$L__BB39_11;
$L__BB39_13:
	ld.global.nc.u64 	%rd70, [%rd1+40];
	and.b64  	%rd71, %rd70, -1024;
	setp.lt.u64 	%p17, %rd5, %rd71;
	sub.s64 	%rd72, %rd70, %rd5;
	setp.gt.u64 	%p18, %rd72, 1023;
	and.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB39_15;
	bra.uni 	$L__BB39_14;
$L__BB39_15:
	ld.global.nc.u64 	%rd29, [%rd1+32];
	add.s64 	%rd74, %rd29, %rd51;
	bar.sync 	0;
	xor.b64  	%rd75, %rd2, 1023;
	add.s64 	%rd77, %rd74, %rd53;
	shl.b32 	%r229, %r13, 9;
	and.b32  	%r230, %r229, 512;
	shr.u32 	%r231, %r13, 1;
	or.b32  	%r232, %r230, %r231;
	shl.b32 	%r233, %r232, 3;
	add.s32 	%r223, %r5, %r233;
	add.s32 	%r224, %r223, 4;
	// begin inline asm
	ld.shared.f32 %r221, [%r223];
ld.shared.f32 %r222, [%r224];
	// end inline asm
	st.u32 	[%rd77], %r221;
	st.u32 	[%rd77+4], %r222;
	setp.lt.u64 	%p20, %rd75, %rd3;
	@%p20 bra 	$L__BB39_20;
	cvt.u32.u64 	%r226, %rd75;
	div.u32 	%r228, %r226, %r240;
	cvt.u64.u32 	%rd101, %r228;
	add.s64 	%rd104, %rd2, 1;
	shl.b64 	%rd78, %rd4, 13;
	shl.b64 	%rd32, %rd3, 3;
	add.s64 	%rd79, %rd78, %rd32;
	add.s64 	%rd81, %rd79, %rd53;
	add.s64 	%rd103, %rd29, %rd81;
	xor.b64  	%rd102, %rd53, 8184;
$L__BB39_17:
	add.s64 	%rd40, %rd104, %rd7;
	shr.u64 	%rd83, %rd40, 1;
	shl.b64 	%rd84, %rd40, 9;
	and.b64  	%rd85, %rd84, 512;
	add.s64 	%rd41, %rd85, %rd83;
	setp.lt.u64 	%p22, %rd41, 1024;
	@%p22 bra 	$L__BB39_19;
	bra.uni 	$L__BB39_18;
$L__BB39_19:
	shr.u64 	%rd82, %rd102, 3;
	setp.gt.u64 	%p21, %rd82, %rd7;
	selp.b64 	%rd39, %rd103, 0, %p21;
	setp.lt.u64 	%p2, %rd40, %rd104;
	setp.gt.u64 	%p23, %rd40, 1023;
	add.s64 	%rd90, %rd40, 1;
	selp.b64 	%rd91, 1024, %rd90, %p23;
	selp.b64 	%rd104, 1024, %rd91, %p2;
	cvt.u32.u64 	%r238, %rd41;
	shl.b32 	%r239, %r238, 3;
	add.s32 	%r236, %r239, %r5;
	add.s32 	%r237, %r236, 4;
	// begin inline asm
	ld.shared.f32 %r234, [%r236];
ld.shared.f32 %r235, [%r237];
	// end inline asm
	st.u32 	[%rd39], %r234;
	st.u32 	[%rd39+4], %r235;
	add.s64 	%rd103, %rd103, %rd32;
	sub.s64 	%rd102, %rd102, %rd32;
	add.s64 	%rd101, %rd101, -1;
	setp.ne.s64 	%p24, %rd101, 0;
	@%p24 bra 	$L__BB39_17;
$L__BB39_20:
	ret;
$L__BB39_5:
	mov.u64 	%rd60, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd61, %rd60;
	mov.u64 	%rd62, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd63, %rd62;
	{ // callseq 219, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd61;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd63;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 219
$L__BB39_18:
	mov.u64 	%rd86, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd87, %rd86;
	mov.u64 	%rd88, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd89, %rd88;
	{ // callseq 221, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd87;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd89;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 221
$L__BB39_1:
	mov.u64 	%rd94, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_14;
	cvta.global.u64 	%rd95, %rd94;
	{ // callseq 223, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd95;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 223
$L__BB39_14:
	mov.u64 	%rd92, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_15;
	cvta.global.u64 	%rd93, %rd92;
	{ // callseq 222, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd93;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 222
$L__BB39_9:
	mov.u64 	%rd68, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_17;
	cvta.global.u64 	%rd69, %rd68;
	{ // callseq 220, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd69;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 220

}
	// .globl	daubechies_first_backward_2048_kernel
.visible .entry daubechies_first_backward_2048_kernel(
	.param .u64 daubechies_first_backward_2048_kernel_param_0
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<241>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<96>;

	ld.param.u64 	%rd41, [daubechies_first_backward_2048_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd41;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[16384];
    mov.u32 %r5, nonphysical;
	// end inline asm
	mov.u32 	%r8, %ctaid.x;
	ld.global.nc.u64 	%rd42, [%rd1+24];
	and.b64  	%rd43, %rd42, -2048;
	mul.wide.u32 	%rd5, %r8, 2048;
	setp.ge.u64 	%p3, %rd5, %rd43;
	sub.s64 	%rd44, %rd42, %rd5;
	setp.lt.u64 	%p4, %rd44, 2048;
	or.pred  	%p5, %p3, %p4;
	@!%p5 bra 	$L__BB40_2;
	bra.uni 	$L__BB40_1;
$L__BB40_2:
	mov.u32 	%r6, %tid.x;
	cvt.u64.u32 	%rd2, %r6;
	mov.u32 	%r7, %ntid.x;
	cvt.u64.u32 	%rd3, %r7;
	cvt.u64.u32 	%rd4, %r8;
	cvt.u32.u64 	%r13, %rd2;
	ld.global.nc.u64 	%rd46, [%rd1+16];
	shl.b64 	%rd47, %rd5, 3;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd6, %rd3, -1;
	cvt.u16.u64 	%rs1, %rd2;
	xor.b16  	%rs2, %rs1, 2047;
	shl.b64 	%rd49, %rd2, 3;
	add.s64 	%rd50, %rd48, %rd49;
	shl.b32 	%r2, %r13, 3;
	add.s32 	%r3, %r5, %r2;
	add.s32 	%r4, %r3, 4;
	ld.u32 	%r11, [%rd50];
	ld.u32 	%r12, [%rd50+4];
	// begin inline asm
	st.shared.f32 [%r3], %r11;
st.shared.f32 [%r4], %r12;
	// end inline asm
	add.s64 	%rd95, %rd2, 1;
	cvt.u32.u16 	%r14, %rs2;
	cvt.u32.u64 	%r15, %rd3;
	div.u32 	%r16, %r14, %r15;
	cvt.u64.u32 	%rd89, %r16;
	shl.b64 	%rd51, %rd4, 14;
	shl.b64 	%rd9, %rd3, 3;
	add.s64 	%rd52, %rd51, %rd9;
	add.s64 	%rd10, %rd52, %rd49;
	add.s64 	%rd88, %rd46, %rd10;
	xor.b64  	%rd93, %rd49, 16376;
	mov.u64 	%rd87, %rd93;
	mov.u64 	%rd90, %rd95;
$L__BB40_3:
	add.s64 	%rd18, %rd90, %rd6;
	setp.lt.u64 	%p7, %rd18, 2048;
	@%p7 bra 	$L__BB40_5;
	bra.uni 	$L__BB40_4;
$L__BB40_5:
	shr.u64 	%rd53, %rd87, 3;
	setp.gt.u64 	%p6, %rd53, %rd6;
	selp.b64 	%rd17, %rd88, 0, %p6;
	setp.lt.u64 	%p1, %rd18, %rd90;
	add.s64 	%rd58, %rd90, %rd3;
	selp.b64 	%rd90, 2048, %rd58, %p1;
	cvt.u32.u64 	%r21, %rd18;
	shl.b32 	%r22, %r21, 3;
	add.s32 	%r17, %r22, %r5;
	add.s32 	%r18, %r17, 4;
	ld.u32 	%r19, [%rd17];
	ld.u32 	%r20, [%rd17+4];
	// begin inline asm
	st.shared.f32 [%r17], %r19;
st.shared.f32 [%r18], %r20;
	// end inline asm
	add.s64 	%rd89, %rd89, -1;
	add.s64 	%rd88, %rd88, %rd9;
	sub.s64 	%rd87, %rd87, %rd9;
	setp.ne.s64 	%p8, %rd89, 0;
	@%p8 bra 	$L__BB40_3;
	ld.global.nc.u64 	%rd23, [%rd1];
	ld.global.nc.u64 	%rd59, [%rd1+8];
	bar.sync 	0;
	// begin inline asm
	ld.shared.f32 %r23, [%r3];
ld.shared.f32 %r24, [%r4];
	// end inline asm
	setp.eq.s64 	%p9, %rd59, 0;
	@%p9 bra 	$L__BB40_17;
	mov.b32 	%f2, %r24;
	mov.b32 	%f1, %r23;
	ld.u32 	%r29, [%rd23];
	ld.u32 	%r32, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r27, %r23, %r29;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r30, %r24, %r32;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r68, %r27, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r23, %r32;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r39, %r24, %r29;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r71, %r36, %r39;
	// end inline asm
	add.s32 	%r83, %r3, 8192;
	add.s32 	%r84, %r3, 8196;
	// begin inline asm
	ld.shared.f32 %r50, [%r83];
ld.shared.f32 %r53, [%r84];
	// end inline asm
	ld.u32 	%r63, [%rd23];
	ld.u32 	%r60, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r50, %r63;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r52, %r53, %r60;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r69, %r49, %r52;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r58, %r50, %r60;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r53, %r63;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r72, %r58, %r61;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r67, %r68, %r69;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r70, %r71, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r3], %r67;
st.shared.f32 [%r4], %r70;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r68, %r69;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r80, %r71, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r83], %r77;
st.shared.f32 [%r84], %r80;
	// end inline asm
	add.s64 	%rd27, %rd2, %rd3;
	setp.gt.u64 	%p10, %rd27, 1023;
	@%p10 bra 	$L__BB40_10;
	cvt.u32.u64 	%r152, %rd27;
	shl.b32 	%r153, %r152, 3;
	add.s32 	%r90, %r5, %r153;
	add.s32 	%r91, %r90, 4;
	// begin inline asm
	ld.shared.f32 %r93, [%r90];
ld.shared.f32 %r96, [%r91];
	// end inline asm
	ld.u32 	%r106, [%rd23];
	ld.u32 	%r103, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r92, %r93, %r106;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r95, %r96, %r103;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r133, %r92, %r95;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r101, %r93, %r103;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r96, %r106;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r136, %r101, %r104;
	// end inline asm
	add.s32 	%r148, %r90, 8192;
	add.s32 	%r149, %r90, 8196;
	// begin inline asm
	ld.shared.f32 %r115, [%r148];
ld.shared.f32 %r118, [%r149];
	// end inline asm
	ld.u32 	%r128, [%rd23];
	ld.u32 	%r125, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r114, %r115, %r128;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r117, %r118, %r125;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r134, %r114, %r117;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r123, %r115, %r125;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r126, %r118, %r128;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r137, %r123, %r126;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r132, %r133, %r134;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r135, %r136, %r137;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r90], %r132;
st.shared.f32 [%r91], %r135;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r142, %r133, %r134;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r145, %r136, %r137;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r148], %r142;
st.shared.f32 [%r149], %r145;
	// end inline asm
	add.s64 	%rd91, %rd27, %rd3;
	setp.gt.u64 	%p11, %rd91, 1023;
	@%p11 bra 	$L__BB40_10;
$L__BB40_9:
	add.s64 	%rd60, %rd91, 1;
	cvt.u32.u64 	%r218, %rd91;
	shl.b32 	%r219, %r218, 3;
	add.s32 	%r156, %r219, %r5;
	add.s32 	%r157, %r156, 4;
	// begin inline asm
	ld.shared.f32 %r159, [%r156];
ld.shared.f32 %r162, [%r157];
	// end inline asm
	ld.u32 	%r172, [%rd23];
	ld.u32 	%r169, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r158, %r159, %r172;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r161, %r162, %r169;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r199, %r158, %r161;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r167, %r159, %r169;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r170, %r162, %r172;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r202, %r167, %r170;
	// end inline asm
	add.s32 	%r178, %r156, 8192;
	add.s32 	%r215, %r156, 8196;
	// begin inline asm
	ld.shared.f32 %r181, [%r178];
ld.shared.f32 %r184, [%r215];
	// end inline asm
	ld.u32 	%r194, [%rd23];
	ld.u32 	%r191, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r180, %r181, %r194;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r183, %r184, %r191;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r200, %r180, %r183;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r189, %r181, %r191;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r192, %r184, %r194;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r203, %r189, %r192;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r198, %r199, %r200;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r201, %r202, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r156], %r198;
st.shared.f32 [%r157], %r201;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r208, %r199, %r200;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r211, %r202, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r178], %r208;
st.shared.f32 [%r215], %r211;
	// end inline asm
	add.s64 	%rd61, %rd60, %rd6;
	setp.lt.u64 	%p12, %rd61, %rd60;
	add.s64 	%rd91, %rd91, %rd3;
	setp.gt.u64 	%p13, %rd91, 1023;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB40_10;
	bra.uni 	$L__BB40_9;
$L__BB40_10:
	ld.global.nc.u64 	%rd63, [%rd1+40];
	and.b64  	%rd64, %rd63, -2048;
	setp.lt.u64 	%p15, %rd5, %rd64;
	sub.s64 	%rd65, %rd63, %rd5;
	setp.gt.u64 	%p16, %rd65, 2047;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB40_12;
	bra.uni 	$L__BB40_11;
$L__BB40_12:
	ld.global.nc.u64 	%rd66, [%rd1+32];
	add.s64 	%rd68, %rd66, %rd47;
	bar.sync 	0;
	xor.b32  	%r225, %r13, 2047;
	div.u32 	%r227, %r225, %r15;
	cvt.u64.u32 	%rd92, %r227;
	add.s64 	%rd70, %rd68, %rd49;
	shl.b32 	%r228, %r13, 10;
	and.b32  	%r229, %r228, 1024;
	shr.u32 	%r230, %r13, 1;
	or.b32  	%r231, %r229, %r230;
	shl.b32 	%r232, %r231, 3;
	add.s32 	%r222, %r5, %r232;
	add.s32 	%r223, %r222, 4;
	// begin inline asm
	ld.shared.f32 %r220, [%r222];
ld.shared.f32 %r221, [%r223];
	// end inline asm
	st.u32 	[%rd70], %r220;
	st.u32 	[%rd70+4], %r221;
	add.s64 	%rd94, %rd66, %rd10;
$L__BB40_13:
	add.s64 	%rd35, %rd95, %rd6;
	shr.u64 	%rd72, %rd35, 1;
	shl.b64 	%rd73, %rd35, 10;
	and.b64  	%rd74, %rd73, 1024;
	add.s64 	%rd36, %rd74, %rd72;
	setp.lt.u64 	%p19, %rd36, 2048;
	@%p19 bra 	$L__BB40_15;
	bra.uni 	$L__BB40_14;
$L__BB40_15:
	shr.u64 	%rd71, %rd93, 3;
	setp.gt.u64 	%p18, %rd71, %rd6;
	selp.b64 	%rd34, %rd94, 0, %p18;
	setp.lt.u64 	%p2, %rd35, %rd95;
	setp.gt.u64 	%p20, %rd35, 2047;
	add.s64 	%rd79, %rd35, 1;
	selp.b64 	%rd80, 2048, %rd79, %p20;
	selp.b64 	%rd95, 2048, %rd80, %p2;
	cvt.u32.u64 	%r237, %rd36;
	shl.b32 	%r238, %r237, 3;
	add.s32 	%r235, %r238, %r5;
	add.s32 	%r236, %r235, 4;
	// begin inline asm
	ld.shared.f32 %r233, [%r235];
ld.shared.f32 %r234, [%r236];
	// end inline asm
	st.u32 	[%rd34], %r233;
	st.u32 	[%rd34+4], %r234;
	add.s64 	%rd94, %rd94, %rd9;
	sub.s64 	%rd93, %rd93, %rd9;
	add.s64 	%rd92, %rd92, -1;
	setp.ne.s64 	%p21, %rd92, 0;
	@%p21 bra 	$L__BB40_13;
	ret;
$L__BB40_4:
	mov.u64 	%rd54, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd55, %rd54;
	mov.u64 	%rd56, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd57, %rd56;
	{ // callseq 224, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd55;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd57;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 224
$L__BB40_14:
	mov.u64 	%rd75, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd76, %rd75;
	mov.u64 	%rd77, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd78, %rd77;
	{ // callseq 225, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd76;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd78;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 225
$L__BB40_1:
	mov.u64 	%rd85, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_14;
	cvta.global.u64 	%rd86, %rd85;
	{ // callseq 228, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd86;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 228
$L__BB40_17:
	mov.u64 	%rd83, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_17;
	cvta.global.u64 	%rd84, %rd83;
	{ // callseq 227, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd84;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 227
$L__BB40_11:
	mov.u64 	%rd81, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_15;
	cvta.global.u64 	%rd82, %rd81;
	{ // callseq 226, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd82;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 226

}
	// .globl	daubechies_first_backward_4096_kernel
.visible .entry daubechies_first_backward_4096_kernel(
	.param .u64 daubechies_first_backward_4096_kernel_param_0
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<241>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<96>;

	ld.param.u64 	%rd40, [daubechies_first_backward_4096_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd40;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[32768];
    mov.u32 %r5, nonphysical;
	// end inline asm
	mov.u32 	%r8, %ctaid.x;
	ld.global.nc.u64 	%rd41, [%rd1+24];
	and.b64  	%rd42, %rd41, -4096;
	mul.wide.u32 	%rd5, %r8, 4096;
	setp.ge.u64 	%p3, %rd5, %rd42;
	sub.s64 	%rd43, %rd41, %rd5;
	setp.lt.u64 	%p4, %rd43, 4096;
	or.pred  	%p5, %p3, %p4;
	@!%p5 bra 	$L__BB41_2;
	bra.uni 	$L__BB41_1;
$L__BB41_2:
	mov.u32 	%r6, %tid.x;
	cvt.u64.u32 	%rd2, %r6;
	mov.u32 	%r7, %ntid.x;
	cvt.u64.u32 	%rd3, %r7;
	cvt.u64.u32 	%rd4, %r8;
	cvt.u32.u64 	%r13, %rd2;
	ld.global.nc.u64 	%rd45, [%rd1+16];
	shl.b64 	%rd46, %rd5, 3;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd6, %rd3, -1;
	cvt.u16.u64 	%rs1, %rd2;
	xor.b16  	%rs2, %rs1, 4095;
	shl.b64 	%rd48, %rd2, 3;
	add.s64 	%rd49, %rd47, %rd48;
	add.s64 	%rd95, %rd2, 1;
	shl.b32 	%r2, %r13, 3;
	add.s32 	%r3, %r5, %r2;
	add.s32 	%r4, %r3, 4;
	ld.u32 	%r11, [%rd49];
	ld.u32 	%r12, [%rd49+4];
	// begin inline asm
	st.shared.f32 [%r3], %r11;
st.shared.f32 [%r4], %r12;
	// end inline asm
	cvt.u32.u16 	%r14, %rs2;
	cvt.u32.u64 	%r15, %rd3;
	div.u32 	%r16, %r14, %r15;
	cvt.u64.u32 	%rd89, %r16;
	shl.b64 	%rd50, %rd4, 15;
	shl.b64 	%rd9, %rd3, 3;
	add.s64 	%rd51, %rd50, %rd9;
	add.s64 	%rd10, %rd51, %rd48;
	add.s64 	%rd88, %rd45, %rd10;
	xor.b64  	%rd93, %rd48, 32760;
	mov.u64 	%rd87, %rd93;
	mov.u64 	%rd90, %rd95;
$L__BB41_3:
	add.s64 	%rd18, %rd90, %rd6;
	setp.lt.u64 	%p7, %rd18, 4096;
	@%p7 bra 	$L__BB41_5;
	bra.uni 	$L__BB41_4;
$L__BB41_5:
	shr.u64 	%rd52, %rd87, 3;
	setp.gt.u64 	%p6, %rd52, %rd6;
	selp.b64 	%rd17, %rd88, 0, %p6;
	setp.lt.u64 	%p1, %rd18, %rd90;
	add.s64 	%rd57, %rd90, %rd3;
	selp.b64 	%rd90, 4096, %rd57, %p1;
	cvt.u32.u64 	%r21, %rd18;
	shl.b32 	%r22, %r21, 3;
	add.s32 	%r17, %r22, %r5;
	add.s32 	%r18, %r17, 4;
	ld.u32 	%r19, [%rd17];
	ld.u32 	%r20, [%rd17+4];
	// begin inline asm
	st.shared.f32 [%r17], %r19;
st.shared.f32 [%r18], %r20;
	// end inline asm
	add.s64 	%rd89, %rd89, -1;
	add.s64 	%rd88, %rd88, %rd9;
	sub.s64 	%rd87, %rd87, %rd9;
	setp.ne.s64 	%p8, %rd89, 0;
	@%p8 bra 	$L__BB41_3;
	ld.global.nc.u64 	%rd23, [%rd1];
	ld.global.nc.u64 	%rd58, [%rd1+8];
	bar.sync 	0;
	// begin inline asm
	ld.shared.f32 %r23, [%r3];
ld.shared.f32 %r24, [%r4];
	// end inline asm
	setp.eq.s64 	%p9, %rd58, 0;
	@%p9 bra 	$L__BB41_16;
	mov.b32 	%f2, %r24;
	mov.b32 	%f1, %r23;
	ld.u32 	%r29, [%rd23];
	ld.u32 	%r32, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r27, %r23, %r29;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r30, %r24, %r32;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r68, %r27, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r36, %r23, %r32;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r39, %r24, %r29;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r71, %r36, %r39;
	// end inline asm
	add.s32 	%r83, %r3, 16384;
	add.s32 	%r84, %r3, 16388;
	// begin inline asm
	ld.shared.f32 %r50, [%r83];
ld.shared.f32 %r53, [%r84];
	// end inline asm
	ld.u32 	%r63, [%rd23];
	ld.u32 	%r60, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r50, %r63;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r52, %r53, %r60;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r69, %r49, %r52;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r58, %r50, %r60;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r53, %r63;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r72, %r58, %r61;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r67, %r68, %r69;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r70, %r71, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r3], %r67;
st.shared.f32 [%r4], %r70;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r68, %r69;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r80, %r71, %r72;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r83], %r77;
st.shared.f32 [%r84], %r80;
	// end inline asm
	add.s64 	%rd59, %rd2, %rd3;
	cvt.u32.u64 	%r152, %rd59;
	shl.b32 	%r153, %r152, 3;
	add.s32 	%r89, %r5, %r153;
	add.s32 	%r90, %r89, 4;
	// begin inline asm
	ld.shared.f32 %r92, [%r89];
ld.shared.f32 %r95, [%r90];
	// end inline asm
	ld.u32 	%r105, [%rd23];
	ld.u32 	%r102, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r91, %r92, %r105;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r94, %r95, %r102;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r132, %r91, %r94;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r100, %r92, %r102;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r103, %r95, %r105;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r135, %r100, %r103;
	// end inline asm
	add.s32 	%r147, %r89, 16384;
	add.s32 	%r148, %r89, 16388;
	// begin inline asm
	ld.shared.f32 %r114, [%r147];
ld.shared.f32 %r117, [%r148];
	// end inline asm
	ld.u32 	%r127, [%rd23];
	ld.u32 	%r124, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r113, %r114, %r127;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r116, %r117, %r124;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r133, %r113, %r116;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r122, %r114, %r124;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r125, %r117, %r127;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r136, %r122, %r125;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r131, %r132, %r133;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r134, %r135, %r136;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r89], %r131;
st.shared.f32 [%r90], %r134;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r132, %r133;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r144, %r135, %r136;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r147], %r141;
st.shared.f32 [%r148], %r144;
	// end inline asm
	add.s64 	%rd91, %rd59, %rd3;
	setp.gt.u64 	%p10, %rd91, 2047;
	@%p10 bra 	$L__BB41_9;
$L__BB41_8:
	add.s64 	%rd60, %rd91, 1;
	cvt.u32.u64 	%r218, %rd91;
	shl.b32 	%r219, %r218, 3;
	add.s32 	%r156, %r219, %r5;
	add.s32 	%r157, %r156, 4;
	// begin inline asm
	ld.shared.f32 %r159, [%r156];
ld.shared.f32 %r162, [%r157];
	// end inline asm
	ld.u32 	%r172, [%rd23];
	ld.u32 	%r169, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r158, %r159, %r172;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r161, %r162, %r169;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r199, %r158, %r161;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r167, %r159, %r169;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r170, %r162, %r172;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r202, %r167, %r170;
	// end inline asm
	add.s32 	%r178, %r156, 16384;
	add.s32 	%r215, %r156, 16388;
	// begin inline asm
	ld.shared.f32 %r181, [%r178];
ld.shared.f32 %r184, [%r215];
	// end inline asm
	ld.u32 	%r194, [%rd23];
	ld.u32 	%r191, [%rd23+4];
	// begin inline asm
	mul.rn.ftz.f32 %r180, %r181, %r194;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r183, %r184, %r191;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r200, %r180, %r183;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r189, %r181, %r191;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r192, %r184, %r194;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r203, %r189, %r192;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r198, %r199, %r200;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r201, %r202, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r156], %r198;
st.shared.f32 [%r157], %r201;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r208, %r199, %r200;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r211, %r202, %r203;
	// end inline asm
	// begin inline asm
	st.shared.f32 [%r178], %r208;
st.shared.f32 [%r215], %r211;
	// end inline asm
	add.s64 	%rd61, %rd60, %rd6;
	setp.lt.u64 	%p11, %rd61, %rd60;
	add.s64 	%rd91, %rd91, %rd3;
	setp.gt.u64 	%p12, %rd91, 2047;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB41_9;
	bra.uni 	$L__BB41_8;
$L__BB41_9:
	ld.global.nc.u64 	%rd63, [%rd1+40];
	and.b64  	%rd64, %rd63, -4096;
	setp.lt.u64 	%p14, %rd5, %rd64;
	sub.s64 	%rd65, %rd63, %rd5;
	setp.gt.u64 	%p15, %rd65, 4095;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB41_11;
	bra.uni 	$L__BB41_10;
$L__BB41_11:
	ld.global.nc.u64 	%rd66, [%rd1+32];
	add.s64 	%rd68, %rd66, %rd46;
	bar.sync 	0;
	xor.b32  	%r225, %r13, 4095;
	div.u32 	%r227, %r225, %r15;
	cvt.u64.u32 	%rd92, %r227;
	add.s64 	%rd70, %rd68, %rd48;
	shl.b32 	%r228, %r13, 11;
	and.b32  	%r229, %r228, 2048;
	shr.u32 	%r230, %r13, 1;
	or.b32  	%r231, %r229, %r230;
	shl.b32 	%r232, %r231, 3;
	add.s32 	%r222, %r5, %r232;
	add.s32 	%r223, %r222, 4;
	// begin inline asm
	ld.shared.f32 %r220, [%r222];
ld.shared.f32 %r221, [%r223];
	// end inline asm
	st.u32 	[%rd70], %r220;
	st.u32 	[%rd70+4], %r221;
	add.s64 	%rd94, %rd66, %rd10;
$L__BB41_12:
	add.s64 	%rd34, %rd95, %rd6;
	shr.u64 	%rd72, %rd34, 1;
	shl.b64 	%rd73, %rd34, 11;
	and.b64  	%rd74, %rd73, 2048;
	add.s64 	%rd35, %rd74, %rd72;
	setp.lt.u64 	%p18, %rd35, 4096;
	@%p18 bra 	$L__BB41_14;
	bra.uni 	$L__BB41_13;
$L__BB41_14:
	shr.u64 	%rd71, %rd93, 3;
	setp.gt.u64 	%p17, %rd71, %rd6;
	selp.b64 	%rd33, %rd94, 0, %p17;
	setp.lt.u64 	%p2, %rd34, %rd95;
	setp.gt.u64 	%p19, %rd34, 4095;
	add.s64 	%rd79, %rd34, 1;
	selp.b64 	%rd80, 4096, %rd79, %p19;
	selp.b64 	%rd95, 4096, %rd80, %p2;
	cvt.u32.u64 	%r237, %rd35;
	shl.b32 	%r238, %r237, 3;
	add.s32 	%r235, %r238, %r5;
	add.s32 	%r236, %r235, 4;
	// begin inline asm
	ld.shared.f32 %r233, [%r235];
ld.shared.f32 %r234, [%r236];
	// end inline asm
	st.u32 	[%rd33], %r233;
	st.u32 	[%rd33+4], %r234;
	add.s64 	%rd94, %rd94, %rd9;
	sub.s64 	%rd93, %rd93, %rd9;
	add.s64 	%rd92, %rd92, -1;
	setp.ne.s64 	%p20, %rd92, 0;
	@%p20 bra 	$L__BB41_12;
	ret;
$L__BB41_4:
	mov.u64 	%rd53, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd54, %rd53;
	mov.u64 	%rd55, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd56, %rd55;
	{ // callseq 229, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd54;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd56;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 229
$L__BB41_13:
	mov.u64 	%rd75, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd76, %rd75;
	mov.u64 	%rd77, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_78;
	cvta.global.u64 	%rd78, %rd77;
	{ // callseq 230, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd76;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd78;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 230
$L__BB41_1:
	mov.u64 	%rd85, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_14;
	cvta.global.u64 	%rd86, %rd85;
	{ // callseq 233, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd86;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 233
$L__BB41_16:
	mov.u64 	%rd83, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_17;
	cvta.global.u64 	%rd84, %rd83;
	{ // callseq 232, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd84;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 232
$L__BB41_10:
	mov.u64 	%rd81, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_15;
	cvta.global.u64 	%rd82, %rd81;
	{ // callseq 231, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd82;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 231

}
	// .globl	cyclostationary_intermediate_128_kernel
.visible .entry cyclostationary_intermediate_128_kernel(
	.param .u64 cyclostationary_intermediate_128_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot42[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<36>;
	.reg .b16 	%rs<37>;
	.reg .b32 	%r<121>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<164>;

	mov.u64 	%SPL, __local_depot42;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd77, [cyclostationary_intermediate_128_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd77;
	add.u64 	%rd79, %SP, 16;
	add.u64 	%rd80, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[1024];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd80], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd81, [%rd1+8];
	and.b64  	%rd82, %rd81, -128;
	mul.wide.u32 	%rd83, %r5, 128;
	setp.lt.u64 	%p5, %rd83, %rd82;
	sub.s64 	%rd85, %rd81, %rd83;
	setp.gt.u64 	%p6, %rd85, 127;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB42_2;
	bra.uni 	$L__BB42_1;
$L__BB42_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd87, %rd3, 128;
	setp.gt.u32 	%p35, %r6, 127;
	not.b64 	%rd88, %rd3;
	add.s64 	%rd10, %rd88, %rd87;
	mov.u64 	%rd146, 0;
	and.b64  	%rd142, %rd10, -4294967296;
	mov.u64 	%rd144, %rd146;
	@%p35 bra 	$L__BB42_7;
	setp.ne.s64 	%p9, %rd142, 0;
	@%p9 bra 	$L__BB42_5;
	bra.uni 	$L__BB42_4;
$L__BB42_5:
	div.u64 	%rd143, %rd10, %rd4;
	bra.uni 	$L__BB42_6;
$L__BB42_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd143, %r9;
$L__BB42_6:
	add.s64 	%rd144, %rd143, 1;
$L__BB42_7:
	shl.b64 	%rd84, %rd83, 3;
	@%p35 bra 	$L__BB42_12;
	setp.ne.s64 	%p11, %rd142, 0;
	@%p11 bra 	$L__BB42_10;
	bra.uni 	$L__BB42_9;
$L__BB42_10:
	div.u64 	%rd145, %rd10, %rd4;
	bra.uni 	$L__BB42_11;
$L__BB42_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd145, %r13;
$L__BB42_11:
	add.s64 	%rd146, %rd145, 1;
$L__BB42_12:
	add.s64 	%rd7, %rd6, %rd84;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd144, %rd146;
	setp.eq.s64 	%p12, %rd21, 0;
	shl.b64 	%rd138, %rd3, 3;
	shl.b64 	%rd139, %rd4, 3;
	@%p12 bra 	$L__BB42_18;
	add.s64 	%rd93, %rd7, %rd138;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd93];
	ld.u32 	%r17, [%rd93+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p13, %rd21, 1;
	@%p13 bra 	$L__BB42_18;
	add.s64 	%rd150, %rd3, 1;
	add.s64 	%rd149, %rd21, -1;
	shl.b64 	%rd94, %rd5, 10;
	add.s64 	%rd95, %rd94, %rd139;
	add.s64 	%rd97, %rd95, %rd138;
	add.s64 	%rd148, %rd6, %rd97;
	mov.u64 	%rd98, 1016;
	sub.s64 	%rd147, %rd98, %rd138;
$L__BB42_15:
	add.s64 	%rd32, %rd150, %rd9;
	setp.lt.u64 	%p15, %rd32, 128;
	@%p15 bra 	$L__BB42_17;
	bra.uni 	$L__BB42_16;
$L__BB42_17:
	shr.u64 	%rd99, %rd147, 3;
	setp.gt.u64 	%p14, %rd99, %rd9;
	selp.b64 	%rd31, %rd148, 0, %p14;
	setp.lt.u64 	%p1, %rd32, %rd150;
	add.s64 	%rd104, %rd150, %rd4;
	selp.b64 	%rd150, 128, %rd104, %p1;
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd31];
	ld.u32 	%r23, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd149, %rd149, -1;
	add.s64 	%rd148, %rd148, %rd139;
	sub.s64 	%rd147, %rd147, %rd139;
	setp.ne.s64 	%p16, %rd149, 0;
	@%p16 bra 	$L__BB42_15;
$L__BB42_18:
	add.u64 	%rd78, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd106, [%rd1+16];
	ld.global.nc.u64 	%rd107, [%rd1+24];
	st.local.u64 	[%rd2], %rd106;
	st.local.u64 	[%rd2+8], %rd107;
	bar.sync 	0;
	{ // callseq 235, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd79;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h0d7c55d795544359E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 235
	bar.sync 	0;
	ld.global.nc.u64 	%rd37, [%rd1+32];
	ld.global.nc.u64 	%rd38, [%rd1+40];
	mov.u64 	%rd156, 0;
	mov.u64 	%rd152, %rd156;
	@%p35 bra 	$L__BB42_23;
	setp.ne.s64 	%p18, %rd142, 0;
	@%p18 bra 	$L__BB42_21;
	bra.uni 	$L__BB42_20;
$L__BB42_21:
	div.u64 	%rd151, %rd10, %rd4;
	bra.uni 	$L__BB42_22;
$L__BB42_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd10;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd151, %r29;
$L__BB42_22:
	add.s64 	%rd152, %rd151, 1;
$L__BB42_23:
	mov.u64 	%rd154, %rd156;
	@%p35 bra 	$L__BB42_28;
	setp.ne.s64 	%p20, %rd142, 0;
	@%p20 bra 	$L__BB42_26;
	bra.uni 	$L__BB42_25;
$L__BB42_26:
	div.u64 	%rd153, %rd10, %rd4;
	bra.uni 	$L__BB42_27;
$L__BB42_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd10;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd153, %r33;
$L__BB42_27:
	add.s64 	%rd154, %rd153, 1;
$L__BB42_28:
	setp.le.u64 	%p21, %rd38, %rd3;
	@%p21 bra 	$L__BB42_33;
	max.u64 	%rd115, %rd38, %rd3;
	add.s64 	%rd50, %rd88, %rd115;
	and.b64  	%rd117, %rd50, -4294967296;
	setp.ne.s64 	%p22, %rd117, 0;
	@%p22 bra 	$L__BB42_31;
	bra.uni 	$L__BB42_30;
$L__BB42_31:
	div.u64 	%rd155, %rd50, %rd4;
	bra.uni 	$L__BB42_32;
$L__BB42_30:
	cvt.u32.u64 	%r34, %rd4;
	cvt.u32.u64 	%r35, %rd50;
	div.u32 	%r36, %r35, %r34;
	cvt.u64.u32 	%rd155, %r36;
$L__BB42_32:
	add.s64 	%rd156, %rd155, 1;
$L__BB42_33:
	min.u64 	%rd118, %rd152, %rd154;
	min.u64 	%rd56, %rd118, %rd156;
	setp.eq.s64 	%p23, %rd56, 0;
	@%p23 bra 	$L__BB42_39;
	cvt.u32.u64 	%r78, %rd5;
	cvt.rn.f32.u32 	%f1, %r78;
	add.s64 	%rd57, %rd7, %rd138;
	add.s64 	%rd58, %rd37, %rd138;
	ld.u32 	%r38, [%rd58];
	mov.b32 	%r39, %f1;
	ld.u32 	%r41, [%rd58+4];
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r41, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r37, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r51, %r51;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r45, %r46;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r47, %r46;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r47, %r51;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r64, %r45, %r51;
	// end inline asm
	cvt.u16.u64 	%rs1, %rd3;
	and.b16  	%rs2, %rs1, 127;
	xor.b16  	%rs3, %rs2, -64;
	and.b16  	%rs4, %rs3, 240;
	and.b16  	%rs5, %rs3, 15;
	shl.b16 	%rs6, %rs5, 4;
	shr.u16 	%rs7, %rs4, 4;
	or.b16  	%rs8, %rs7, %rs6;
	and.b16  	%rs9, %rs8, 51;
	shl.b16 	%rs10, %rs9, 2;
	shr.u16 	%rs11, %rs8, 2;
	and.b16  	%rs12, %rs11, 51;
	or.b16  	%rs13, %rs12, %rs10;
	and.b16  	%rs14, %rs13, 85;
	shl.b16 	%rs15, %rs14, 1;
	shr.u16 	%rs16, %rs13, 1;
	and.b16  	%rs17, %rs16, 85;
	or.b16  	%rs18, %rs17, %rs15;
	mul.wide.u16 	%r79, %rs18, 4;
	add.s32 	%r58, %r79, %r2;
	add.s32 	%r57, %r58, -4;
	// begin inline asm
	ld.shared.f32 %r60, [%r57];
ld.shared.f32 %r63, [%r58];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r60, %r61;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r63, %r64;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r65, %r59, %r62;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r68, %r60, %r64;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r71, %r63, %r61;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r74, %r68, %r71;
	// end inline asm
	st.u32 	[%rd57], %r65;
	st.u32 	[%rd57+4], %r74;
	setp.eq.s64 	%p24, %rd56, 1;
	@%p24 bra 	$L__BB42_39;
	bra.uni 	$L__BB42_35;
$L__BB42_39:
	ret;
$L__BB42_35:
	shl.b64 	%rd110, %rd38, 3;
	add.s64 	%rd8, %rd7, 1024;
	add.s64 	%rd39, %rd37, %rd110;
	setp.gt.u64 	%p25, %rd38, %rd3;
	add.s64 	%rd161, %rd3, 1;
	add.s64 	%rd158, %rd57, 8;
	add.s64 	%rd120, %rd58, 8;
	selp.b64 	%rd160, %rd120, %rd39, %p25;
	add.s64 	%rd157, %rd56, -1;
	mov.pred 	%p28, 0;
	bra.uni 	$L__BB42_36;
$L__BB42_38:
	selp.b64 	%rd158, %rd126, %rd8, %p27;
	sub.s64 	%rd130, %rd39, %rd160;
	shr.u64 	%rd131, %rd130, 3;
	setp.gt.u64 	%p32, %rd131, %rd9;
	add.s64 	%rd133, %rd160, %rd139;
	add.s64 	%rd134, %rd133, -8;
	selp.b64 	%rd160, %rd133, %rd39, %p32;
	selp.b64 	%rd135, %rd134, 0, %p32;
	ld.u32 	%r81, [%rd135];
	ld.u32 	%r84, [%rd135+4];
	// begin inline asm
	mul.rn.ftz.f32 %r80, %r81, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r89, %r84, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r94, %r80, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r94, %r94;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r88, %r89;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r90, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r90, %r94;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r107, %r88, %r94;
	// end inline asm
	cvt.u16.u64 	%rs19, %rd162;
	and.b16  	%rs20, %rs19, 127;
	xor.b16  	%rs21, %rs20, -64;
	and.b16  	%rs22, %rs21, 240;
	and.b16  	%rs23, %rs21, 15;
	shl.b16 	%rs24, %rs23, 4;
	shr.u16 	%rs25, %rs22, 4;
	or.b16  	%rs26, %rs25, %rs24;
	and.b16  	%rs27, %rs26, 51;
	shl.b16 	%rs28, %rs27, 2;
	shr.u16 	%rs29, %rs26, 2;
	and.b16  	%rs30, %rs29, 51;
	or.b16  	%rs31, %rs30, %rs28;
	and.b16  	%rs32, %rs31, 85;
	shl.b16 	%rs33, %rs32, 1;
	shr.u16 	%rs34, %rs31, 1;
	and.b16  	%rs35, %rs34, 85;
	or.b16  	%rs36, %rs35, %rs33;
	mul.wide.u16 	%r120, %rs36, 4;
	add.s32 	%r101, %r120, %r2;
	add.s32 	%r100, %r101, -4;
	// begin inline asm
	ld.shared.f32 %r103, [%r100];
ld.shared.f32 %r106, [%r101];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r103, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r106, %r107;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r111, %r103, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r114, %r106, %r104;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r117, %r111, %r114;
	// end inline asm
	st.u32 	[%rd163], %r108;
	st.u32 	[%rd163+4], %r117;
	add.s64 	%rd157, %rd157, -1;
	setp.ne.s64 	%p33, %rd157, 0;
	@%p33 bra 	$L__BB42_36;
	bra.uni 	$L__BB42_39;
$L__BB42_36:
	sub.s64 	%rd123, %rd8, %rd158;
	shr.u64 	%rd124, %rd123, 3;
	setp.le.u64 	%p26, %rd124, %rd9;
	setp.gt.u64 	%p27, %rd124, %rd9;
	add.s64 	%rd126, %rd158, %rd139;
	mov.u64 	%rd163, 0;
	@%p26 bra 	$L__BB42_38;
	add.s64 	%rd67, %rd126, -8;
	selp.b64 	%rd127, 0, %rd9, %p35;
	add.s64 	%rd162, %rd127, %rd161;
	setp.lt.u64 	%p29, %rd162, %rd161;
	setp.gt.u64 	%p30, %rd162, 127;
	or.pred  	%p31, %p29, %p30;
	add.s64 	%rd129, %rd162, 1;
	selp.b64 	%rd161, 128, %rd129, %p31;
	selp.b64 	%rd163, 0, %rd67, %p31;
	mov.pred 	%p35, %p28;
	bra.uni 	$L__BB42_38;
$L__BB42_16:
	mov.u64 	%rd100, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd101, %rd100;
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 234, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd101;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd103;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 234
$L__BB42_1:
	mov.u64 	%rd136, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_19;
	cvta.global.u64 	%rd137, %rd136;
	{ // callseq 236, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd137;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 236

}
	// .globl	cyclostationary_intermediate_256_kernel
.visible .entry cyclostationary_intermediate_256_kernel(
	.param .u64 cyclostationary_intermediate_256_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot43[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<36>;
	.reg .b16 	%rs<37>;
	.reg .b32 	%r<121>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<164>;

	mov.u64 	%SPL, __local_depot43;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd77, [cyclostationary_intermediate_256_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd77;
	add.u64 	%rd79, %SP, 16;
	add.u64 	%rd80, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[2048];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd80], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd81, [%rd1+8];
	and.b64  	%rd82, %rd81, -256;
	mul.wide.u32 	%rd83, %r5, 256;
	setp.lt.u64 	%p5, %rd83, %rd82;
	sub.s64 	%rd85, %rd81, %rd83;
	setp.gt.u64 	%p6, %rd85, 255;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB43_2;
	bra.uni 	$L__BB43_1;
$L__BB43_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd87, %rd3, 256;
	setp.gt.u32 	%p35, %r6, 255;
	not.b64 	%rd88, %rd3;
	add.s64 	%rd10, %rd88, %rd87;
	mov.u64 	%rd146, 0;
	and.b64  	%rd142, %rd10, -4294967296;
	mov.u64 	%rd144, %rd146;
	@%p35 bra 	$L__BB43_7;
	setp.ne.s64 	%p9, %rd142, 0;
	@%p9 bra 	$L__BB43_5;
	bra.uni 	$L__BB43_4;
$L__BB43_5:
	div.u64 	%rd143, %rd10, %rd4;
	bra.uni 	$L__BB43_6;
$L__BB43_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd143, %r9;
$L__BB43_6:
	add.s64 	%rd144, %rd143, 1;
$L__BB43_7:
	shl.b64 	%rd84, %rd83, 3;
	@%p35 bra 	$L__BB43_12;
	setp.ne.s64 	%p11, %rd142, 0;
	@%p11 bra 	$L__BB43_10;
	bra.uni 	$L__BB43_9;
$L__BB43_10:
	div.u64 	%rd145, %rd10, %rd4;
	bra.uni 	$L__BB43_11;
$L__BB43_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd145, %r13;
$L__BB43_11:
	add.s64 	%rd146, %rd145, 1;
$L__BB43_12:
	add.s64 	%rd7, %rd6, %rd84;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd144, %rd146;
	setp.eq.s64 	%p12, %rd21, 0;
	shl.b64 	%rd138, %rd3, 3;
	shl.b64 	%rd139, %rd4, 3;
	@%p12 bra 	$L__BB43_18;
	add.s64 	%rd93, %rd7, %rd138;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd93];
	ld.u32 	%r17, [%rd93+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p13, %rd21, 1;
	@%p13 bra 	$L__BB43_18;
	add.s64 	%rd150, %rd3, 1;
	add.s64 	%rd149, %rd21, -1;
	shl.b64 	%rd94, %rd5, 11;
	add.s64 	%rd95, %rd94, %rd139;
	add.s64 	%rd97, %rd95, %rd138;
	add.s64 	%rd148, %rd6, %rd97;
	mov.u64 	%rd98, 2040;
	sub.s64 	%rd147, %rd98, %rd138;
$L__BB43_15:
	add.s64 	%rd32, %rd150, %rd9;
	setp.lt.u64 	%p15, %rd32, 256;
	@%p15 bra 	$L__BB43_17;
	bra.uni 	$L__BB43_16;
$L__BB43_17:
	shr.u64 	%rd99, %rd147, 3;
	setp.gt.u64 	%p14, %rd99, %rd9;
	selp.b64 	%rd31, %rd148, 0, %p14;
	setp.lt.u64 	%p1, %rd32, %rd150;
	add.s64 	%rd104, %rd150, %rd4;
	selp.b64 	%rd150, 256, %rd104, %p1;
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd31];
	ld.u32 	%r23, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd149, %rd149, -1;
	add.s64 	%rd148, %rd148, %rd139;
	sub.s64 	%rd147, %rd147, %rd139;
	setp.ne.s64 	%p16, %rd149, 0;
	@%p16 bra 	$L__BB43_15;
$L__BB43_18:
	add.u64 	%rd78, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd106, [%rd1+16];
	ld.global.nc.u64 	%rd107, [%rd1+24];
	st.local.u64 	[%rd2], %rd106;
	st.local.u64 	[%rd2+8], %rd107;
	bar.sync 	0;
	{ // callseq 238, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd79;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h48c3d3230cc21960E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 238
	bar.sync 	0;
	ld.global.nc.u64 	%rd37, [%rd1+32];
	ld.global.nc.u64 	%rd38, [%rd1+40];
	mov.u64 	%rd156, 0;
	mov.u64 	%rd152, %rd156;
	@%p35 bra 	$L__BB43_23;
	setp.ne.s64 	%p18, %rd142, 0;
	@%p18 bra 	$L__BB43_21;
	bra.uni 	$L__BB43_20;
$L__BB43_21:
	div.u64 	%rd151, %rd10, %rd4;
	bra.uni 	$L__BB43_22;
$L__BB43_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd10;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd151, %r29;
$L__BB43_22:
	add.s64 	%rd152, %rd151, 1;
$L__BB43_23:
	mov.u64 	%rd154, %rd156;
	@%p35 bra 	$L__BB43_28;
	setp.ne.s64 	%p20, %rd142, 0;
	@%p20 bra 	$L__BB43_26;
	bra.uni 	$L__BB43_25;
$L__BB43_26:
	div.u64 	%rd153, %rd10, %rd4;
	bra.uni 	$L__BB43_27;
$L__BB43_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd10;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd153, %r33;
$L__BB43_27:
	add.s64 	%rd154, %rd153, 1;
$L__BB43_28:
	setp.le.u64 	%p21, %rd38, %rd3;
	@%p21 bra 	$L__BB43_33;
	max.u64 	%rd115, %rd38, %rd3;
	add.s64 	%rd50, %rd88, %rd115;
	and.b64  	%rd117, %rd50, -4294967296;
	setp.ne.s64 	%p22, %rd117, 0;
	@%p22 bra 	$L__BB43_31;
	bra.uni 	$L__BB43_30;
$L__BB43_31:
	div.u64 	%rd155, %rd50, %rd4;
	bra.uni 	$L__BB43_32;
$L__BB43_30:
	cvt.u32.u64 	%r34, %rd4;
	cvt.u32.u64 	%r35, %rd50;
	div.u32 	%r36, %r35, %r34;
	cvt.u64.u32 	%rd155, %r36;
$L__BB43_32:
	add.s64 	%rd156, %rd155, 1;
$L__BB43_33:
	min.u64 	%rd118, %rd152, %rd154;
	min.u64 	%rd56, %rd118, %rd156;
	setp.eq.s64 	%p23, %rd56, 0;
	@%p23 bra 	$L__BB43_39;
	cvt.u32.u64 	%r78, %rd5;
	cvt.rn.f32.u32 	%f1, %r78;
	add.s64 	%rd57, %rd7, %rd138;
	add.s64 	%rd58, %rd37, %rd138;
	ld.u32 	%r38, [%rd58];
	mov.b32 	%r39, %f1;
	ld.u32 	%r41, [%rd58+4];
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r41, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r37, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r51, %r51;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r45, %r46;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r47, %r46;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r47, %r51;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r64, %r45, %r51;
	// end inline asm
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 128;
	shl.b16 	%rs3, %rs1, 12;
	shl.b16 	%rs4, %rs2, 4;
	and.b16  	%rs5, %rs4, 3840;
	or.b16  	%rs6, %rs3, %rs5;
	shr.u16 	%rs7, %rs6, 2;
	and.b16  	%rs8, %rs7, 13056;
	or.b16  	%rs9, %rs6, 16;
	and.b16  	%rs10, %rs9, 13072;
	shl.b16 	%rs11, %rs10, 2;
	or.b16  	%rs12, %rs8, %rs11;
	and.b16  	%rs13, %rs12, 21824;
	shl.b16 	%rs14, %rs13, 1;
	shr.u16 	%rs15, %rs12, 1;
	and.b16  	%rs16, %rs15, 21760;
	or.b16  	%rs17, %rs16, %rs14;
	shr.u16 	%rs18, %rs17, 5;
	cvt.u32.u16 	%r79, %rs18;
	add.s32 	%r58, %r2, %r79;
	add.s32 	%r57, %r58, -4;
	// begin inline asm
	ld.shared.f32 %r60, [%r57];
ld.shared.f32 %r63, [%r58];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r60, %r61;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r63, %r64;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r65, %r59, %r62;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r68, %r60, %r64;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r71, %r63, %r61;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r74, %r68, %r71;
	// end inline asm
	st.u32 	[%rd57], %r65;
	st.u32 	[%rd57+4], %r74;
	setp.eq.s64 	%p24, %rd56, 1;
	@%p24 bra 	$L__BB43_39;
	bra.uni 	$L__BB43_35;
$L__BB43_39:
	ret;
$L__BB43_35:
	shl.b64 	%rd110, %rd38, 3;
	add.s64 	%rd8, %rd7, 2048;
	add.s64 	%rd39, %rd37, %rd110;
	setp.gt.u64 	%p25, %rd38, %rd3;
	add.s64 	%rd161, %rd3, 1;
	add.s64 	%rd158, %rd57, 8;
	add.s64 	%rd120, %rd58, 8;
	selp.b64 	%rd160, %rd120, %rd39, %p25;
	add.s64 	%rd157, %rd56, -1;
	mov.pred 	%p28, 0;
	bra.uni 	$L__BB43_36;
$L__BB43_38:
	selp.b64 	%rd158, %rd126, %rd8, %p27;
	sub.s64 	%rd130, %rd39, %rd160;
	shr.u64 	%rd131, %rd130, 3;
	setp.gt.u64 	%p32, %rd131, %rd9;
	add.s64 	%rd133, %rd160, %rd139;
	add.s64 	%rd134, %rd133, -8;
	selp.b64 	%rd160, %rd133, %rd39, %p32;
	selp.b64 	%rd135, %rd134, 0, %p32;
	ld.u32 	%r81, [%rd135];
	ld.u32 	%r84, [%rd135+4];
	// begin inline asm
	mul.rn.ftz.f32 %r80, %r81, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r89, %r84, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r94, %r80, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r94, %r94;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r88, %r89;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r90, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r90, %r94;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r107, %r88, %r94;
	// end inline asm
	cvt.u16.u64 	%rs19, %rd162;
	xor.b16  	%rs20, %rs19, 128;
	shl.b16 	%rs21, %rs19, 12;
	shl.b16 	%rs22, %rs20, 4;
	and.b16  	%rs23, %rs22, 3840;
	or.b16  	%rs24, %rs21, %rs23;
	shr.u16 	%rs25, %rs24, 2;
	and.b16  	%rs26, %rs25, 13056;
	or.b16  	%rs27, %rs24, 16;
	and.b16  	%rs28, %rs27, 13072;
	shl.b16 	%rs29, %rs28, 2;
	or.b16  	%rs30, %rs26, %rs29;
	and.b16  	%rs31, %rs30, 21824;
	shl.b16 	%rs32, %rs31, 1;
	shr.u16 	%rs33, %rs30, 1;
	and.b16  	%rs34, %rs33, 21760;
	or.b16  	%rs35, %rs34, %rs32;
	shr.u16 	%rs36, %rs35, 5;
	cvt.u32.u16 	%r120, %rs36;
	add.s32 	%r101, %r2, %r120;
	add.s32 	%r100, %r101, -4;
	// begin inline asm
	ld.shared.f32 %r103, [%r100];
ld.shared.f32 %r106, [%r101];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r103, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r106, %r107;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r111, %r103, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r114, %r106, %r104;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r117, %r111, %r114;
	// end inline asm
	st.u32 	[%rd163], %r108;
	st.u32 	[%rd163+4], %r117;
	add.s64 	%rd157, %rd157, -1;
	setp.ne.s64 	%p33, %rd157, 0;
	@%p33 bra 	$L__BB43_36;
	bra.uni 	$L__BB43_39;
$L__BB43_36:
	sub.s64 	%rd123, %rd8, %rd158;
	shr.u64 	%rd124, %rd123, 3;
	setp.le.u64 	%p26, %rd124, %rd9;
	setp.gt.u64 	%p27, %rd124, %rd9;
	add.s64 	%rd126, %rd158, %rd139;
	mov.u64 	%rd163, 0;
	@%p26 bra 	$L__BB43_38;
	add.s64 	%rd67, %rd126, -8;
	selp.b64 	%rd127, 0, %rd9, %p35;
	add.s64 	%rd162, %rd127, %rd161;
	setp.lt.u64 	%p29, %rd162, %rd161;
	setp.gt.u64 	%p30, %rd162, 255;
	or.pred  	%p31, %p29, %p30;
	add.s64 	%rd129, %rd162, 1;
	selp.b64 	%rd161, 256, %rd129, %p31;
	selp.b64 	%rd163, 0, %rd67, %p31;
	mov.pred 	%p35, %p28;
	bra.uni 	$L__BB43_38;
$L__BB43_16:
	mov.u64 	%rd100, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd101, %rd100;
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 237, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd101;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd103;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 237
$L__BB43_1:
	mov.u64 	%rd136, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_19;
	cvta.global.u64 	%rd137, %rd136;
	{ // callseq 239, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd137;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 239

}
	// .globl	cyclostationary_intermediate_512_kernel
.visible .entry cyclostationary_intermediate_512_kernel(
	.param .u64 cyclostationary_intermediate_512_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot44[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<36>;
	.reg .b16 	%rs<41>;
	.reg .b32 	%r<121>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<164>;

	mov.u64 	%SPL, __local_depot44;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd77, [cyclostationary_intermediate_512_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd77;
	add.u64 	%rd79, %SP, 16;
	add.u64 	%rd80, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[4096];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd80], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd6, [%rd1];
	ld.global.nc.u64 	%rd81, [%rd1+8];
	and.b64  	%rd82, %rd81, -512;
	mul.wide.u32 	%rd83, %r5, 512;
	setp.lt.u64 	%p5, %rd83, %rd82;
	sub.s64 	%rd85, %rd81, %rd83;
	setp.gt.u64 	%p6, %rd85, 511;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB44_2;
	bra.uni 	$L__BB44_1;
$L__BB44_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u32.u64 	%r6, %rd3;
	max.u64 	%rd87, %rd3, 512;
	setp.gt.u32 	%p35, %r6, 511;
	not.b64 	%rd88, %rd3;
	add.s64 	%rd10, %rd88, %rd87;
	mov.u64 	%rd146, 0;
	and.b64  	%rd142, %rd10, -4294967296;
	mov.u64 	%rd144, %rd146;
	@%p35 bra 	$L__BB44_7;
	setp.ne.s64 	%p9, %rd142, 0;
	@%p9 bra 	$L__BB44_5;
	bra.uni 	$L__BB44_4;
$L__BB44_5:
	div.u64 	%rd143, %rd10, %rd4;
	bra.uni 	$L__BB44_6;
$L__BB44_4:
	cvt.u32.u64 	%r7, %rd4;
	cvt.u32.u64 	%r8, %rd10;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd143, %r9;
$L__BB44_6:
	add.s64 	%rd144, %rd143, 1;
$L__BB44_7:
	shl.b64 	%rd84, %rd83, 3;
	@%p35 bra 	$L__BB44_12;
	setp.ne.s64 	%p11, %rd142, 0;
	@%p11 bra 	$L__BB44_10;
	bra.uni 	$L__BB44_9;
$L__BB44_10:
	div.u64 	%rd145, %rd10, %rd4;
	bra.uni 	$L__BB44_11;
$L__BB44_9:
	cvt.u32.u64 	%r11, %rd4;
	cvt.u32.u64 	%r12, %rd10;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd145, %r13;
$L__BB44_11:
	add.s64 	%rd146, %rd145, 1;
$L__BB44_12:
	add.s64 	%rd7, %rd6, %rd84;
	cvt.u64.u32 	%rd5, %r5;
	add.s64 	%rd9, %rd4, -1;
	min.u64 	%rd21, %rd144, %rd146;
	setp.eq.s64 	%p12, %rd21, 0;
	shl.b64 	%rd138, %rd3, 3;
	shl.b64 	%rd139, %rd4, 3;
	@%p12 bra 	$L__BB44_18;
	add.s64 	%rd93, %rd7, %rd138;
	shl.b32 	%r19, %r6, 3;
	add.s32 	%r14, %r2, %r19;
	add.s32 	%r15, %r14, 4;
	ld.u32 	%r16, [%rd93];
	ld.u32 	%r17, [%rd93+4];
	// begin inline asm
	st.shared.f32 [%r14], %r16;
st.shared.f32 [%r15], %r17;
	// end inline asm
	setp.eq.s64 	%p13, %rd21, 1;
	@%p13 bra 	$L__BB44_18;
	add.s64 	%rd150, %rd3, 1;
	add.s64 	%rd149, %rd21, -1;
	shl.b64 	%rd94, %rd5, 12;
	add.s64 	%rd95, %rd94, %rd139;
	add.s64 	%rd97, %rd95, %rd138;
	add.s64 	%rd148, %rd6, %rd97;
	mov.u64 	%rd98, 4088;
	sub.s64 	%rd147, %rd98, %rd138;
$L__BB44_15:
	add.s64 	%rd32, %rd150, %rd9;
	setp.lt.u64 	%p15, %rd32, 512;
	@%p15 bra 	$L__BB44_17;
	bra.uni 	$L__BB44_16;
$L__BB44_17:
	shr.u64 	%rd99, %rd147, 3;
	setp.gt.u64 	%p14, %rd99, %rd9;
	selp.b64 	%rd31, %rd148, 0, %p14;
	setp.lt.u64 	%p1, %rd32, %rd150;
	add.s64 	%rd104, %rd150, %rd4;
	selp.b64 	%rd150, 512, %rd104, %p1;
	cvt.u32.u64 	%r24, %rd32;
	shl.b32 	%r25, %r24, 3;
	add.s32 	%r20, %r25, %r2;
	add.s32 	%r21, %r20, 4;
	ld.u32 	%r22, [%rd31];
	ld.u32 	%r23, [%rd31+4];
	// begin inline asm
	st.shared.f32 [%r20], %r22;
st.shared.f32 [%r21], %r23;
	// end inline asm
	add.s64 	%rd149, %rd149, -1;
	add.s64 	%rd148, %rd148, %rd139;
	sub.s64 	%rd147, %rd147, %rd139;
	setp.ne.s64 	%p16, %rd149, 0;
	@%p16 bra 	$L__BB44_15;
$L__BB44_18:
	add.u64 	%rd78, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd106, [%rd1+16];
	ld.global.nc.u64 	%rd107, [%rd1+24];
	st.local.u64 	[%rd2], %rd106;
	st.local.u64 	[%rd2+8], %rd107;
	bar.sync 	0;
	{ // callseq 241, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd79;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h7341df042d37b6f9E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 241
	bar.sync 	0;
	ld.global.nc.u64 	%rd37, [%rd1+32];
	ld.global.nc.u64 	%rd38, [%rd1+40];
	mov.u64 	%rd156, 0;
	mov.u64 	%rd152, %rd156;
	@%p35 bra 	$L__BB44_23;
	setp.ne.s64 	%p18, %rd142, 0;
	@%p18 bra 	$L__BB44_21;
	bra.uni 	$L__BB44_20;
$L__BB44_21:
	div.u64 	%rd151, %rd10, %rd4;
	bra.uni 	$L__BB44_22;
$L__BB44_20:
	cvt.u32.u64 	%r27, %rd4;
	cvt.u32.u64 	%r28, %rd10;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32 	%rd151, %r29;
$L__BB44_22:
	add.s64 	%rd152, %rd151, 1;
$L__BB44_23:
	mov.u64 	%rd154, %rd156;
	@%p35 bra 	$L__BB44_28;
	setp.ne.s64 	%p20, %rd142, 0;
	@%p20 bra 	$L__BB44_26;
	bra.uni 	$L__BB44_25;
$L__BB44_26:
	div.u64 	%rd153, %rd10, %rd4;
	bra.uni 	$L__BB44_27;
$L__BB44_25:
	cvt.u32.u64 	%r31, %rd4;
	cvt.u32.u64 	%r32, %rd10;
	div.u32 	%r33, %r32, %r31;
	cvt.u64.u32 	%rd153, %r33;
$L__BB44_27:
	add.s64 	%rd154, %rd153, 1;
$L__BB44_28:
	setp.le.u64 	%p21, %rd38, %rd3;
	@%p21 bra 	$L__BB44_33;
	max.u64 	%rd115, %rd38, %rd3;
	add.s64 	%rd50, %rd88, %rd115;
	and.b64  	%rd117, %rd50, -4294967296;
	setp.ne.s64 	%p22, %rd117, 0;
	@%p22 bra 	$L__BB44_31;
	bra.uni 	$L__BB44_30;
$L__BB44_31:
	div.u64 	%rd155, %rd50, %rd4;
	bra.uni 	$L__BB44_32;
$L__BB44_30:
	cvt.u32.u64 	%r34, %rd4;
	cvt.u32.u64 	%r35, %rd50;
	div.u32 	%r36, %r35, %r34;
	cvt.u64.u32 	%rd155, %r36;
$L__BB44_32:
	add.s64 	%rd156, %rd155, 1;
$L__BB44_33:
	min.u64 	%rd118, %rd152, %rd154;
	min.u64 	%rd56, %rd118, %rd156;
	setp.eq.s64 	%p23, %rd56, 0;
	@%p23 bra 	$L__BB44_39;
	cvt.u32.u64 	%r78, %rd5;
	cvt.rn.f32.u32 	%f1, %r78;
	add.s64 	%rd57, %rd7, %rd138;
	add.s64 	%rd58, %rd37, %rd138;
	ld.u32 	%r38, [%rd58];
	mov.b32 	%r39, %f1;
	ld.u32 	%r41, [%rd58+4];
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r41, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r51, %r37, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r51, %r51;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r45, %r46;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r47, %r46;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r61, %r47, %r51;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r64, %r45, %r51;
	// end inline asm
	cvt.u16.u64 	%rs1, %rd3;
	and.b16  	%rs2, %rs1, 256;
	xor.b16  	%rs3, %rs2, 768;
	shl.b16 	%rs4, %rs1, 12;
	shr.u16 	%rs5, %rs3, 4;
	or.b16  	%rs6, %rs4, %rs5;
	shl.b16 	%rs7, %rs1, 4;
	and.b16  	%rs8, %rs7, 3840;
	or.b16  	%rs9, %rs8, %rs6;
	and.b16  	%rs10, %rs9, 13107;
	shl.b16 	%rs11, %rs10, 2;
	shr.u16 	%rs12, %rs9, 2;
	and.b16  	%rs13, %rs12, 13107;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs15, %rs14, 21845;
	shl.b16 	%rs16, %rs15, 1;
	shr.u16 	%rs17, %rs14, 1;
	and.b16  	%rs18, %rs17, 21845;
	or.b16  	%rs19, %rs18, %rs16;
	shr.u16 	%rs20, %rs19, 4;
	cvt.u32.u16 	%r79, %rs20;
	add.s32 	%r58, %r2, %r79;
	add.s32 	%r57, %r58, -4;
	// begin inline asm
	ld.shared.f32 %r60, [%r57];
ld.shared.f32 %r63, [%r58];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r60, %r61;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r63, %r64;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r65, %r59, %r62;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r68, %r60, %r64;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r71, %r63, %r61;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r74, %r68, %r71;
	// end inline asm
	st.u32 	[%rd57], %r65;
	st.u32 	[%rd57+4], %r74;
	setp.eq.s64 	%p24, %rd56, 1;
	@%p24 bra 	$L__BB44_39;
	bra.uni 	$L__BB44_35;
$L__BB44_39:
	ret;
$L__BB44_35:
	shl.b64 	%rd110, %rd38, 3;
	add.s64 	%rd8, %rd7, 4096;
	add.s64 	%rd39, %rd37, %rd110;
	setp.gt.u64 	%p25, %rd38, %rd3;
	add.s64 	%rd161, %rd3, 1;
	add.s64 	%rd158, %rd57, 8;
	add.s64 	%rd120, %rd58, 8;
	selp.b64 	%rd160, %rd120, %rd39, %p25;
	add.s64 	%rd157, %rd56, -1;
	mov.pred 	%p28, 0;
	bra.uni 	$L__BB44_36;
$L__BB44_38:
	selp.b64 	%rd158, %rd126, %rd8, %p27;
	sub.s64 	%rd130, %rd39, %rd160;
	shr.u64 	%rd131, %rd130, 3;
	setp.gt.u64 	%p32, %rd131, %rd9;
	add.s64 	%rd133, %rd160, %rd139;
	add.s64 	%rd134, %rd133, -8;
	selp.b64 	%rd160, %rd133, %rd39, %p32;
	selp.b64 	%rd135, %rd134, 0, %p32;
	ld.u32 	%r81, [%rd135];
	ld.u32 	%r84, [%rd135+4];
	// begin inline asm
	mul.rn.ftz.f32 %r80, %r81, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r89, %r84, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r94, %r80, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r94, %r94;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r88, %r89;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r90, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r90, %r94;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r107, %r88, %r94;
	// end inline asm
	cvt.u16.u64 	%rs21, %rd162;
	and.b16  	%rs22, %rs21, 256;
	xor.b16  	%rs23, %rs22, 768;
	shl.b16 	%rs24, %rs21, 12;
	shr.u16 	%rs25, %rs23, 4;
	or.b16  	%rs26, %rs24, %rs25;
	shl.b16 	%rs27, %rs21, 4;
	and.b16  	%rs28, %rs27, 3840;
	or.b16  	%rs29, %rs28, %rs26;
	and.b16  	%rs30, %rs29, 13107;
	shl.b16 	%rs31, %rs30, 2;
	shr.u16 	%rs32, %rs29, 2;
	and.b16  	%rs33, %rs32, 13107;
	or.b16  	%rs34, %rs33, %rs31;
	and.b16  	%rs35, %rs34, 21845;
	shl.b16 	%rs36, %rs35, 1;
	shr.u16 	%rs37, %rs34, 1;
	and.b16  	%rs38, %rs37, 21845;
	or.b16  	%rs39, %rs38, %rs36;
	shr.u16 	%rs40, %rs39, 4;
	cvt.u32.u16 	%r120, %rs40;
	add.s32 	%r101, %r2, %r120;
	add.s32 	%r100, %r101, -4;
	// begin inline asm
	ld.shared.f32 %r103, [%r100];
ld.shared.f32 %r106, [%r101];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r102, %r103, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r105, %r106, %r107;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r108, %r102, %r105;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r111, %r103, %r107;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r114, %r106, %r104;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r117, %r111, %r114;
	// end inline asm
	st.u32 	[%rd163], %r108;
	st.u32 	[%rd163+4], %r117;
	add.s64 	%rd157, %rd157, -1;
	setp.ne.s64 	%p33, %rd157, 0;
	@%p33 bra 	$L__BB44_36;
	bra.uni 	$L__BB44_39;
$L__BB44_36:
	sub.s64 	%rd123, %rd8, %rd158;
	shr.u64 	%rd124, %rd123, 3;
	setp.le.u64 	%p26, %rd124, %rd9;
	setp.gt.u64 	%p27, %rd124, %rd9;
	add.s64 	%rd126, %rd158, %rd139;
	mov.u64 	%rd163, 0;
	@%p26 bra 	$L__BB44_38;
	add.s64 	%rd67, %rd126, -8;
	selp.b64 	%rd127, 0, %rd9, %p35;
	add.s64 	%rd162, %rd127, %rd161;
	setp.lt.u64 	%p29, %rd162, %rd161;
	setp.gt.u64 	%p30, %rd162, 511;
	or.pred  	%p31, %p29, %p30;
	add.s64 	%rd129, %rd162, 1;
	selp.b64 	%rd161, 512, %rd129, %p31;
	selp.b64 	%rd163, 0, %rd67, %p31;
	mov.pred 	%p35, %p28;
	bra.uni 	$L__BB44_38;
$L__BB44_16:
	mov.u64 	%rd100, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd101, %rd100;
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 240, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd101;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd103;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 240
$L__BB44_1:
	mov.u64 	%rd136, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_19;
	cvta.global.u64 	%rd137, %rd136;
	{ // callseq 242, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd137;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 242

}
	// .globl	cyclostationary_intermediate_1024_kernel
.visible .entry cyclostationary_intermediate_1024_kernel(
	.param .u64 cyclostationary_intermediate_1024_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot45[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<43>;
	.reg .b32 	%r<112>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<118>;

	mov.u64 	%SPL, __local_depot45;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd56, [cyclostationary_intermediate_1024_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd56;
	add.u64 	%rd58, %SP, 16;
	add.u64 	%rd59, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[8192];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd59], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd60, [%rd1+8];
	and.b64  	%rd61, %rd60, -1024;
	mul.wide.u32 	%rd6, %r5, 1024;
	setp.lt.u64 	%p2, %rd6, %rd61;
	sub.s64 	%rd62, %rd60, %rd6;
	setp.gt.u64 	%p3, %rd62, 1023;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB45_2;
	bra.uni 	$L__BB45_1;
$L__BB45_2:
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd7, [%rd1];
	shl.b64 	%rd63, %rd6, 3;
	add.s64 	%rd64, %rd7, %rd63;
	add.s64 	%rd9, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 1023;
	cvt.u16.u64 	%rs3, %rd4;
	shl.b64 	%rd65, %rd3, 3;
	add.s64 	%rd10, %rd64, %rd65;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd10];
	ld.u32 	%r9, [%rd10+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	setp.lt.u16 	%p5, %rs2, %rs3;
	cvt.u32.u64 	%r111, %rd4;
	shl.b64 	%rd104, %rd4, 3;
	@%p5 bra 	$L__BB45_7;
	add.s64 	%rd108, %rd3, 1;
	cvt.u32.u16 	%r12, %rs2;
	div.u32 	%r14, %r12, %r111;
	cvt.u64.u32 	%rd107, %r14;
	shl.b64 	%rd66, %rd5, 13;
	add.s64 	%rd67, %rd66, %rd104;
	add.s64 	%rd69, %rd67, %rd65;
	add.s64 	%rd106, %rd7, %rd69;
	xor.b64  	%rd105, %rd65, 8184;
$L__BB45_4:
	add.s64 	%rd21, %rd108, %rd9;
	setp.lt.u64 	%p7, %rd21, 1024;
	@%p7 bra 	$L__BB45_6;
	bra.uni 	$L__BB45_5;
$L__BB45_6:
	shr.u64 	%rd70, %rd105, 3;
	setp.gt.u64 	%p6, %rd70, %rd9;
	selp.b64 	%rd20, %rd106, 0, %p6;
	setp.lt.u64 	%p1, %rd21, %rd108;
	add.s64 	%rd75, %rd108, %rd4;
	selp.b64 	%rd108, 1024, %rd75, %p1;
	cvt.u32.u64 	%r19, %rd21;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd20];
	ld.u32 	%r18, [%rd20+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd107, %rd107, -1;
	add.s64 	%rd106, %rd106, %rd104;
	sub.s64 	%rd105, %rd105, %rd104;
	setp.ne.s64 	%p8, %rd107, 0;
	@%p8 bra 	$L__BB45_4;
$L__BB45_7:
	add.u64 	%rd57, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	ld.global.nc.u64 	%rd77, [%rd1+16];
	ld.global.nc.u64 	%rd78, [%rd1+24];
	st.local.u64 	[%rd2], %rd77;
	st.local.u64 	[%rd2+8], %rd78;
	bar.sync 	0;
	{ // callseq 244, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd58;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h80fd7a5a5e5a5e3eE, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 244
	bar.sync 	0;
	ld.global.nc.u64 	%rd26, [%rd1+32];
	ld.global.nc.u64 	%rd27, [%rd1+40];
	setp.le.u64 	%p9, %rd27, %rd3;
	mov.u64 	%rd110, 0;
	@%p9 bra 	$L__BB45_12;
	max.u64 	%rd83, %rd27, %rd3;
	not.b64 	%rd84, %rd3;
	add.s64 	%rd30, %rd84, %rd83;
	and.b64  	%rd85, %rd30, -4294967296;
	setp.ne.s64 	%p10, %rd85, 0;
	@%p10 bra 	$L__BB45_10;
	bra.uni 	$L__BB45_9;
$L__BB45_10:
	div.u64 	%rd109, %rd30, %rd4;
	bra.uni 	$L__BB45_11;
$L__BB45_9:
	cvt.u32.u64 	%r26, %rd30;
	div.u32 	%r27, %r26, %r111;
	cvt.u64.u32 	%rd109, %r27;
$L__BB45_11:
	add.s64 	%rd110, %rd109, 1;
$L__BB45_12:
	setp.eq.s64 	%p11, %rd110, 0;
	@%p11 bra 	$L__BB45_18;
	xor.b32  	%r22, %r10, 1023;
	div.u32 	%r24, %r22, %r111;
	cvt.u64.u32 	%rd82, %r24;
	add.s64 	%rd29, %rd82, 1;
	min.u64 	%rd36, %rd29, %rd110;
	cvt.u32.u64 	%r68, %rd5;
	cvt.rn.f32.u32 	%f1, %r68;
	add.s64 	%rd37, %rd26, %rd65;
	ld.u32 	%r29, [%rd37];
	mov.b32 	%r30, %f1;
	ld.u32 	%r32, [%rd37+4];
	// begin inline asm
	mul.rn.ftz.f32 %r28, %r29, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r32, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r28, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r42, %r42;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r36, %r37;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r38, %r37;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r52, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r55, %r36, %r42;
	// end inline asm
	xor.b16  	%rs4, %rs1, 1536;
	shl.b16 	%rs5, %rs1, 12;
	shr.u16 	%rs6, %rs4, 4;
	and.b16  	%rs7, %rs6, 112;
	or.b16  	%rs8, %rs5, %rs7;
	shl.b16 	%rs9, %rs1, 4;
	and.b16  	%rs10, %rs9, 3840;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 13107;
	shl.b16 	%rs13, %rs12, 2;
	shr.u16 	%rs14, %rs11, 2;
	and.b16  	%rs15, %rs14, 13107;
	or.b16  	%rs16, %rs15, %rs13;
	and.b16  	%rs17, %rs16, 21845;
	shl.b16 	%rs18, %rs17, 1;
	shr.u16 	%rs19, %rs16, 1;
	and.b16  	%rs20, %rs19, 21845;
	or.b16  	%rs21, %rs20, %rs18;
	shr.u16 	%rs22, %rs21, 3;
	cvt.u32.u16 	%r69, %rs22;
	add.s32 	%r49, %r2, %r69;
	add.s32 	%r48, %r49, -4;
	// begin inline asm
	ld.shared.f32 %r51, [%r48];
ld.shared.f32 %r54, [%r49];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r50, %r51, %r52;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r53, %r54, %r55;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r56, %r50, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r51, %r55;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r54, %r52;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r65, %r59, %r62;
	// end inline asm
	st.u32 	[%rd10], %r56;
	st.u32 	[%rd10+4], %r65;
	setp.eq.s64 	%p12, %rd36, 1;
	@%p12 bra 	$L__BB45_18;
	bra.uni 	$L__BB45_14;
$L__BB45_18:
	ret;
$L__BB45_14:
	shl.b64 	%rd81, %rd27, 3;
	add.s64 	%rd8, %rd64, 8192;
	add.s64 	%rd28, %rd26, %rd81;
	setp.gt.u64 	%p13, %rd27, %rd3;
	add.s64 	%rd115, %rd3, 1;
	add.s64 	%rd112, %rd10, 8;
	add.s64 	%rd87, %rd37, 8;
	selp.b64 	%rd114, %rd87, %rd28, %p13;
	add.s64 	%rd111, %rd36, -1;
	bra.uni 	$L__BB45_15;
$L__BB45_17:
	selp.b64 	%rd112, %rd93, %rd8, %p15;
	sub.s64 	%rd96, %rd28, %rd114;
	shr.u64 	%rd97, %rd96, 3;
	setp.gt.u64 	%p19, %rd97, %rd9;
	add.s64 	%rd99, %rd114, %rd104;
	add.s64 	%rd100, %rd99, -8;
	selp.b64 	%rd114, %rd99, %rd28, %p19;
	selp.b64 	%rd101, %rd100, 0, %p19;
	ld.u32 	%r71, [%rd101];
	ld.u32 	%r74, [%rd101+4];
	// begin inline asm
	mul.rn.ftz.f32 %r70, %r71, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r79, %r74, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r84, %r70, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r84, %r84;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r78, %r79;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r80, %r79;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r94, %r80, %r84;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r97, %r78, %r84;
	// end inline asm
	cvt.u16.u64 	%rs23, %rd116;
	and.b16  	%rs24, %rs23, 768;
	xor.b16  	%rs25, %rs24, 1536;
	shl.b16 	%rs26, %rs23, 12;
	shr.u16 	%rs27, %rs25, 4;
	or.b16  	%rs28, %rs26, %rs27;
	shl.b16 	%rs29, %rs23, 4;
	and.b16  	%rs30, %rs29, 3840;
	or.b16  	%rs31, %rs30, %rs28;
	and.b16  	%rs32, %rs31, 13107;
	shl.b16 	%rs33, %rs32, 2;
	shr.u16 	%rs34, %rs31, 2;
	and.b16  	%rs35, %rs34, 13107;
	or.b16  	%rs36, %rs35, %rs33;
	and.b16  	%rs37, %rs36, 21845;
	shl.b16 	%rs38, %rs37, 1;
	shr.u16 	%rs39, %rs36, 1;
	and.b16  	%rs40, %rs39, 21845;
	or.b16  	%rs41, %rs40, %rs38;
	shr.u16 	%rs42, %rs41, 3;
	cvt.u32.u16 	%r110, %rs42;
	add.s32 	%r91, %r2, %r110;
	add.s32 	%r90, %r91, -4;
	// begin inline asm
	ld.shared.f32 %r93, [%r90];
ld.shared.f32 %r96, [%r91];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r92, %r93, %r94;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r95, %r96, %r97;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r98, %r92, %r95;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r101, %r93, %r97;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r96, %r94;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r107, %r101, %r104;
	// end inline asm
	st.u32 	[%rd117], %r98;
	st.u32 	[%rd117+4], %r107;
	add.s64 	%rd111, %rd111, -1;
	setp.ne.s64 	%p20, %rd111, 0;
	@%p20 bra 	$L__BB45_15;
	bra.uni 	$L__BB45_18;
$L__BB45_15:
	sub.s64 	%rd90, %rd8, %rd112;
	shr.u64 	%rd91, %rd90, 3;
	setp.le.u64 	%p14, %rd91, %rd9;
	setp.gt.u64 	%p15, %rd91, %rd9;
	add.s64 	%rd93, %rd112, %rd104;
	mov.u64 	%rd117, 0;
	@%p14 bra 	$L__BB45_17;
	add.s64 	%rd46, %rd93, -8;
	add.s64 	%rd116, %rd9, %rd115;
	setp.lt.u64 	%p16, %rd116, %rd115;
	setp.gt.u64 	%p17, %rd116, 1023;
	or.pred  	%p18, %p16, %p17;
	add.s64 	%rd95, %rd116, 1;
	selp.b64 	%rd115, 1024, %rd95, %p18;
	selp.b64 	%rd117, 0, %rd46, %p18;
	bra.uni 	$L__BB45_17;
$L__BB45_5:
	mov.u64 	%rd71, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd72, %rd71;
	mov.u64 	%rd73, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd74, %rd73;
	{ // callseq 243, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd72;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd74;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 243
$L__BB45_1:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_19;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 245, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 245

}
	// .globl	cyclostationary_intermediate_2048_kernel
.visible .entry cyclostationary_intermediate_2048_kernel(
	.param .u64 cyclostationary_intermediate_2048_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot46[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<42>;
	.reg .b32 	%r<111>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<115>;

	mov.u64 	%SPL, __local_depot46;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd54, [cyclostationary_intermediate_2048_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd54;
	add.u64 	%rd56, %SP, 16;
	add.u64 	%rd57, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[16384];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd57], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd58, [%rd1+8];
	and.b64  	%rd59, %rd58, -2048;
	mul.wide.u32 	%rd6, %r5, 2048;
	setp.lt.u64 	%p2, %rd6, %rd59;
	sub.s64 	%rd60, %rd58, %rd6;
	setp.gt.u64 	%p3, %rd60, 2047;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB46_2;
	bra.uni 	$L__BB46_1;
$L__BB46_2:
	add.u64 	%rd55, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd61, [%rd1];
	shl.b64 	%rd62, %rd6, 3;
	add.s64 	%rd63, %rd61, %rd62;
	add.s64 	%rd7, %rd63, 16384;
	add.s64 	%rd8, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 2047;
	shl.b64 	%rd64, %rd3, 3;
	add.s64 	%rd9, %rd63, %rd64;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd9];
	ld.u32 	%r9, [%rd9+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	add.s64 	%rd112, %rd3, 1;
	add.s64 	%rd109, %rd9, 8;
	cvt.u32.u16 	%r12, %rs2;
	cvt.u32.u64 	%r13, %rd4;
	div.u32 	%r14, %r12, %r13;
	cvt.u64.u32 	%rd104, %r14;
	shl.b64 	%rd65, %rd5, 14;
	shl.b64 	%rd13, %rd4, 3;
	add.s64 	%rd66, %rd65, %rd13;
	add.s64 	%rd67, %rd66, %rd64;
	add.s64 	%rd103, %rd61, %rd67;
	xor.b64  	%rd102, %rd64, 16376;
	mov.u64 	%rd105, %rd112;
$L__BB46_3:
	add.s64 	%rd21, %rd105, %rd8;
	setp.lt.u64 	%p6, %rd21, 2048;
	@%p6 bra 	$L__BB46_5;
	bra.uni 	$L__BB46_4;
$L__BB46_5:
	shr.u64 	%rd68, %rd102, 3;
	setp.gt.u64 	%p5, %rd68, %rd8;
	selp.b64 	%rd20, %rd103, 0, %p5;
	setp.lt.u64 	%p1, %rd21, %rd105;
	add.s64 	%rd73, %rd105, %rd4;
	selp.b64 	%rd105, 2048, %rd73, %p1;
	cvt.u32.u64 	%r19, %rd21;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd20];
	ld.u32 	%r18, [%rd20+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd104, %rd104, -1;
	add.s64 	%rd103, %rd103, %rd13;
	sub.s64 	%rd102, %rd102, %rd13;
	setp.ne.s64 	%p7, %rd104, 0;
	@%p7 bra 	$L__BB46_3;
	ld.global.nc.u64 	%rd75, [%rd1+16];
	ld.global.nc.u64 	%rd76, [%rd1+24];
	st.local.u64 	[%rd2], %rd75;
	st.local.u64 	[%rd2+8], %rd76;
	bar.sync 	0;
	{ // callseq 247, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd55;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd56;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1df8ba6c711100c2E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 247
	bar.sync 	0;
	ld.global.nc.u64 	%rd26, [%rd1+32];
	ld.global.nc.u64 	%rd27, [%rd1+40];
	setp.le.u64 	%p8, %rd27, %rd3;
	mov.u64 	%rd107, 0;
	@%p8 bra 	$L__BB46_11;
	max.u64 	%rd81, %rd27, %rd3;
	not.b64 	%rd82, %rd3;
	add.s64 	%rd30, %rd82, %rd81;
	and.b64  	%rd83, %rd30, -4294967296;
	setp.ne.s64 	%p9, %rd83, 0;
	@%p9 bra 	$L__BB46_9;
	bra.uni 	$L__BB46_8;
$L__BB46_9:
	div.u64 	%rd106, %rd30, %rd4;
	bra.uni 	$L__BB46_10;
$L__BB46_8:
	cvt.u32.u64 	%r26, %rd30;
	div.u32 	%r27, %r26, %r13;
	cvt.u64.u32 	%rd106, %r27;
$L__BB46_10:
	add.s64 	%rd107, %rd106, 1;
$L__BB46_11:
	setp.eq.s64 	%p10, %rd107, 0;
	@%p10 bra 	$L__BB46_17;
	xor.b32  	%r22, %r10, 2047;
	div.u32 	%r24, %r22, %r13;
	cvt.u64.u32 	%rd80, %r24;
	add.s64 	%rd29, %rd80, 1;
	min.u64 	%rd36, %rd29, %rd107;
	cvt.u32.u64 	%r68, %rd5;
	cvt.rn.f32.u32 	%f1, %r68;
	add.s64 	%rd37, %rd26, %rd64;
	ld.u32 	%r29, [%rd37];
	mov.b32 	%r30, %f1;
	ld.u32 	%r32, [%rd37+4];
	// begin inline asm
	mul.rn.ftz.f32 %r28, %r29, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r32, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r28, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r42, %r42;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r36, %r37;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r38, %r37;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r52, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r55, %r36, %r42;
	// end inline asm
	or.b16  	%rs3, %rs1, 3072;
	shl.b16 	%rs4, %rs1, 12;
	shr.u16 	%rs5, %rs3, 4;
	and.b16  	%rs6, %rs5, 240;
	or.b16  	%rs7, %rs4, %rs6;
	shl.b16 	%rs8, %rs1, 4;
	and.b16  	%rs9, %rs8, 3840;
	or.b16  	%rs10, %rs9, %rs7;
	and.b16  	%rs11, %rs10, 13107;
	shl.b16 	%rs12, %rs11, 2;
	shr.u16 	%rs13, %rs10, 2;
	and.b16  	%rs14, %rs13, 13107;
	or.b16  	%rs15, %rs14, %rs12;
	and.b16  	%rs16, %rs15, 21845;
	shl.b16 	%rs17, %rs16, 1;
	shr.u16 	%rs18, %rs15, 1;
	and.b16  	%rs19, %rs18, 21845;
	or.b16  	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 2;
	cvt.u32.u16 	%r69, %rs21;
	add.s32 	%r49, %r2, %r69;
	add.s32 	%r48, %r49, -4;
	// begin inline asm
	ld.shared.f32 %r51, [%r48];
ld.shared.f32 %r54, [%r49];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r50, %r51, %r52;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r53, %r54, %r55;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r56, %r50, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r51, %r55;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r54, %r52;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r65, %r59, %r62;
	// end inline asm
	st.u32 	[%rd9], %r56;
	st.u32 	[%rd9+4], %r65;
	setp.eq.s64 	%p11, %rd36, 1;
	@%p11 bra 	$L__BB46_17;
	bra.uni 	$L__BB46_13;
$L__BB46_17:
	ret;
$L__BB46_13:
	shl.b64 	%rd79, %rd27, 3;
	add.s64 	%rd28, %rd26, %rd79;
	setp.gt.u64 	%p12, %rd27, %rd3;
	add.s64 	%rd85, %rd37, 8;
	selp.b64 	%rd111, %rd85, %rd28, %p12;
	add.s64 	%rd108, %rd36, -1;
	bra.uni 	$L__BB46_14;
$L__BB46_16:
	selp.b64 	%rd109, %rd91, %rd7, %p14;
	sub.s64 	%rd94, %rd28, %rd111;
	shr.u64 	%rd95, %rd94, 3;
	setp.gt.u64 	%p18, %rd95, %rd8;
	add.s64 	%rd97, %rd111, %rd13;
	add.s64 	%rd98, %rd97, -8;
	selp.b64 	%rd111, %rd97, %rd28, %p18;
	selp.b64 	%rd99, %rd98, 0, %p18;
	ld.u32 	%r71, [%rd99];
	ld.u32 	%r74, [%rd99+4];
	// begin inline asm
	mul.rn.ftz.f32 %r70, %r71, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r79, %r74, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r84, %r70, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r84, %r84;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r78, %r79;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r80, %r79;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r94, %r80, %r84;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r97, %r78, %r84;
	// end inline asm
	cvt.u16.u64 	%rs22, %rd113;
	and.b16  	%rs23, %rs22, 1792;
	xor.b16  	%rs24, %rs23, 3072;
	shl.b16 	%rs25, %rs22, 12;
	shr.u16 	%rs26, %rs24, 4;
	or.b16  	%rs27, %rs25, %rs26;
	shl.b16 	%rs28, %rs22, 4;
	and.b16  	%rs29, %rs28, 3840;
	or.b16  	%rs30, %rs29, %rs27;
	and.b16  	%rs31, %rs30, 13107;
	shl.b16 	%rs32, %rs31, 2;
	shr.u16 	%rs33, %rs30, 2;
	and.b16  	%rs34, %rs33, 13107;
	or.b16  	%rs35, %rs34, %rs32;
	and.b16  	%rs36, %rs35, 21845;
	shl.b16 	%rs37, %rs36, 1;
	shr.u16 	%rs38, %rs35, 1;
	and.b16  	%rs39, %rs38, 21845;
	or.b16  	%rs40, %rs39, %rs37;
	shr.u16 	%rs41, %rs40, 2;
	cvt.u32.u16 	%r110, %rs41;
	add.s32 	%r91, %r2, %r110;
	add.s32 	%r90, %r91, -4;
	// begin inline asm
	ld.shared.f32 %r93, [%r90];
ld.shared.f32 %r96, [%r91];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r92, %r93, %r94;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r95, %r96, %r97;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r98, %r92, %r95;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r101, %r93, %r97;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r96, %r94;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r107, %r101, %r104;
	// end inline asm
	st.u32 	[%rd114], %r98;
	st.u32 	[%rd114+4], %r107;
	add.s64 	%rd108, %rd108, -1;
	setp.ne.s64 	%p19, %rd108, 0;
	@%p19 bra 	$L__BB46_14;
	bra.uni 	$L__BB46_17;
$L__BB46_14:
	sub.s64 	%rd88, %rd7, %rd109;
	shr.u64 	%rd89, %rd88, 3;
	setp.le.u64 	%p13, %rd89, %rd8;
	setp.gt.u64 	%p14, %rd89, %rd8;
	add.s64 	%rd91, %rd109, %rd13;
	mov.u64 	%rd114, 0;
	@%p13 bra 	$L__BB46_16;
	add.s64 	%rd44, %rd91, -8;
	add.s64 	%rd113, %rd8, %rd112;
	setp.lt.u64 	%p15, %rd113, %rd112;
	setp.gt.u64 	%p16, %rd113, 2047;
	or.pred  	%p17, %p15, %p16;
	add.s64 	%rd93, %rd113, 1;
	selp.b64 	%rd112, 2048, %rd93, %p17;
	selp.b64 	%rd114, 0, %rd44, %p17;
	bra.uni 	$L__BB46_16;
$L__BB46_4:
	mov.u64 	%rd69, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd70, %rd69;
	mov.u64 	%rd71, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd72, %rd71;
	{ // callseq 246, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd70;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd72;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 246
$L__BB46_1:
	mov.u64 	%rd100, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_19;
	cvta.global.u64 	%rd101, %rd100;
	{ // callseq 248, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd101;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 248

}
	// .globl	cyclostationary_intermediate_4096_kernel
.visible .entry cyclostationary_intermediate_4096_kernel(
	.param .u64 cyclostationary_intermediate_4096_kernel_param_0
)
{
	.local .align 8 .b8 	__local_depot47[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<45>;
	.reg .b32 	%r<111>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<115>;

	mov.u64 	%SPL, __local_depot47;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd54, [cyclostationary_intermediate_4096_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd54;
	add.u64 	%rd56, %SP, 16;
	add.u64 	%rd57, %SPL, 16;
	// begin inline asm
	.shared .align 8 .b8 nonphysical[32768];
    mov.u32 %r2, nonphysical;
	// end inline asm
	st.local.u32 	[%rd57], %r2;
	mov.u32 	%r5, %ctaid.x;
	ld.global.nc.u64 	%rd58, [%rd1+8];
	and.b64  	%rd59, %rd58, -4096;
	mul.wide.u32 	%rd6, %r5, 4096;
	setp.lt.u64 	%p2, %rd6, %rd59;
	sub.s64 	%rd60, %rd58, %rd6;
	setp.gt.u64 	%p3, %rd60, 4095;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB47_2;
	bra.uni 	$L__BB47_1;
$L__BB47_2:
	add.u64 	%rd55, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mov.u32 	%r4, %ntid.x;
	cvt.u64.u32 	%rd4, %r4;
	cvt.u64.u32 	%rd5, %r5;
	cvt.u32.u64 	%r10, %rd3;
	ld.global.nc.u64 	%rd61, [%rd1];
	shl.b64 	%rd62, %rd6, 3;
	add.s64 	%rd63, %rd61, %rd62;
	add.s64 	%rd7, %rd63, 32768;
	add.s64 	%rd8, %rd4, -1;
	cvt.u16.u64 	%rs1, %rd3;
	xor.b16  	%rs2, %rs1, 4095;
	shl.b64 	%rd64, %rd3, 3;
	add.s64 	%rd9, %rd63, %rd64;
	add.s64 	%rd109, %rd9, 8;
	add.s64 	%rd112, %rd3, 1;
	shl.b32 	%r11, %r10, 3;
	add.s32 	%r6, %r2, %r11;
	add.s32 	%r7, %r6, 4;
	ld.u32 	%r8, [%rd9];
	ld.u32 	%r9, [%rd9+4];
	// begin inline asm
	st.shared.f32 [%r6], %r8;
st.shared.f32 [%r7], %r9;
	// end inline asm
	cvt.u32.u16 	%r12, %rs2;
	cvt.u32.u64 	%r13, %rd4;
	div.u32 	%r14, %r12, %r13;
	cvt.u64.u32 	%rd104, %r14;
	shl.b64 	%rd65, %rd5, 15;
	shl.b64 	%rd13, %rd4, 3;
	add.s64 	%rd66, %rd65, %rd13;
	add.s64 	%rd67, %rd66, %rd64;
	add.s64 	%rd103, %rd61, %rd67;
	xor.b64  	%rd102, %rd64, 32760;
	mov.u64 	%rd105, %rd112;
$L__BB47_3:
	add.s64 	%rd21, %rd105, %rd8;
	setp.lt.u64 	%p6, %rd21, 4096;
	@%p6 bra 	$L__BB47_5;
	bra.uni 	$L__BB47_4;
$L__BB47_5:
	shr.u64 	%rd68, %rd102, 3;
	setp.gt.u64 	%p5, %rd68, %rd8;
	selp.b64 	%rd20, %rd103, 0, %p5;
	setp.lt.u64 	%p1, %rd21, %rd105;
	add.s64 	%rd73, %rd105, %rd4;
	selp.b64 	%rd105, 4096, %rd73, %p1;
	cvt.u32.u64 	%r19, %rd21;
	shl.b32 	%r20, %r19, 3;
	add.s32 	%r15, %r20, %r2;
	add.s32 	%r16, %r15, 4;
	ld.u32 	%r17, [%rd20];
	ld.u32 	%r18, [%rd20+4];
	// begin inline asm
	st.shared.f32 [%r15], %r17;
st.shared.f32 [%r16], %r18;
	// end inline asm
	add.s64 	%rd104, %rd104, -1;
	add.s64 	%rd103, %rd103, %rd13;
	sub.s64 	%rd102, %rd102, %rd13;
	setp.ne.s64 	%p7, %rd104, 0;
	@%p7 bra 	$L__BB47_3;
	ld.global.nc.u64 	%rd75, [%rd1+16];
	ld.global.nc.u64 	%rd76, [%rd1+24];
	st.local.u64 	[%rd2], %rd75;
	st.local.u64 	[%rd2+8], %rd76;
	bar.sync 	0;
	{ // callseq 250, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd55;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd56;
	call.uni 
	_ZN15nonphysical_ptx6signal7fourier11ptx_fourier35ComplexFourierTransformPtx$LT$_$GT$8core_fft17h1b609a61a1f86893E, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 250
	bar.sync 	0;
	ld.global.nc.u64 	%rd26, [%rd1+32];
	ld.global.nc.u64 	%rd27, [%rd1+40];
	setp.le.u64 	%p8, %rd27, %rd3;
	mov.u64 	%rd107, 0;
	@%p8 bra 	$L__BB47_11;
	max.u64 	%rd81, %rd27, %rd3;
	not.b64 	%rd82, %rd3;
	add.s64 	%rd30, %rd82, %rd81;
	and.b64  	%rd83, %rd30, -4294967296;
	setp.ne.s64 	%p9, %rd83, 0;
	@%p9 bra 	$L__BB47_9;
	bra.uni 	$L__BB47_8;
$L__BB47_9:
	div.u64 	%rd106, %rd30, %rd4;
	bra.uni 	$L__BB47_10;
$L__BB47_8:
	cvt.u32.u64 	%r26, %rd30;
	div.u32 	%r27, %r26, %r13;
	cvt.u64.u32 	%rd106, %r27;
$L__BB47_10:
	add.s64 	%rd107, %rd106, 1;
$L__BB47_11:
	setp.eq.s64 	%p10, %rd107, 0;
	@%p10 bra 	$L__BB47_17;
	cvt.u32.u64 	%r68, %rd5;
	cvt.rn.f32.u32 	%f1, %r68;
	add.s64 	%rd37, %rd26, %rd64;
	ld.u32 	%r29, [%rd37];
	mov.b32 	%r30, %f1;
	ld.u32 	%r32, [%rd37+4];
	// begin inline asm
	mul.rn.ftz.f32 %r28, %r29, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r32, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r42, %r28, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r42, %r42;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r36, %r37;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r38, %r37;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r52, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r55, %r36, %r42;
	// end inline asm
	or.b16  	%rs3, %rs1, 6144;
	shl.b16 	%rs4, %rs1, 8;
	shr.u16 	%rs5, %rs3, 8;
	or.b16  	%rs6, %rs4, %rs5;
	and.b16  	%rs7, %rs6, 3851;
	shl.b16 	%rs8, %rs7, 4;
	shr.u16 	%rs9, %rs6, 4;
	and.b16  	%rs10, %rs9, 3841;
	or.b16  	%rs11, %rs10, %rs8;
	and.b16  	%rs12, %rs11, 13107;
	shl.b16 	%rs13, %rs12, 2;
	shr.u16 	%rs14, %rs11, 2;
	and.b16  	%rs15, %rs14, 13107;
	or.b16  	%rs16, %rs15, %rs13;
	and.b16  	%rs17, %rs16, 21845;
	shl.b16 	%rs18, %rs17, 1;
	shr.u16 	%rs19, %rs16, 1;
	and.b16  	%rs20, %rs19, 21845;
	or.b16  	%rs21, %rs20, %rs18;
	shr.u16 	%rs22, %rs21, 1;
	cvt.u32.u16 	%r69, %rs22;
	add.s32 	%r49, %r2, %r69;
	add.s32 	%r48, %r49, -4;
	// begin inline asm
	ld.shared.f32 %r51, [%r48];
ld.shared.f32 %r54, [%r49];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r50, %r51, %r52;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r53, %r54, %r55;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r56, %r50, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r59, %r51, %r55;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r62, %r54, %r52;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r65, %r59, %r62;
	// end inline asm
	st.u32 	[%rd9], %r56;
	st.u32 	[%rd9+4], %r65;
	setp.eq.s64 	%p11, %rd107, 1;
	@%p11 bra 	$L__BB47_17;
	bra.uni 	$L__BB47_13;
$L__BB47_17:
	ret;
$L__BB47_13:
	xor.b32  	%r22, %r10, 4095;
	div.u32 	%r24, %r22, %r13;
	cvt.u64.u32 	%rd80, %r24;
	shl.b64 	%rd79, %rd27, 3;
	add.s64 	%rd29, %rd80, 1;
	add.s64 	%rd28, %rd26, %rd79;
	min.u64 	%rd36, %rd29, %rd107;
	setp.gt.u64 	%p12, %rd27, %rd3;
	add.s64 	%rd85, %rd37, 8;
	selp.b64 	%rd111, %rd85, %rd28, %p12;
	add.s64 	%rd108, %rd36, -1;
	bra.uni 	$L__BB47_14;
$L__BB47_16:
	selp.b64 	%rd109, %rd91, %rd7, %p14;
	sub.s64 	%rd94, %rd28, %rd111;
	shr.u64 	%rd95, %rd94, 3;
	setp.gt.u64 	%p18, %rd95, %rd8;
	add.s64 	%rd97, %rd111, %rd13;
	add.s64 	%rd98, %rd97, -8;
	selp.b64 	%rd111, %rd97, %rd28, %p18;
	selp.b64 	%rd99, %rd98, 0, %p18;
	ld.u32 	%r71, [%rd99];
	ld.u32 	%r74, [%rd99+4];
	// begin inline asm
	mul.rn.ftz.f32 %r70, %r71, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r79, %r74, %r30;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r84, %r70, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r84, %r84;
	// end inline asm
	// begin inline asm
	sin.approx.ftz.f32 %r78, %r79;
	// end inline asm
	// begin inline asm
	cos.approx.ftz.f32 %r80, %r79;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r94, %r80, %r84;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r97, %r78, %r84;
	// end inline asm
	cvt.u16.u64 	%rs23, %rd113;
	and.b16  	%rs24, %rs23, 3840;
	xor.b16  	%rs25, %rs24, 6144;
	shl.b16 	%rs26, %rs23, 8;
	shr.u16 	%rs27, %rs25, 8;
	or.b16  	%rs28, %rs26, %rs27;
	and.b16  	%rs29, %rs28, 3855;
	shl.b16 	%rs30, %rs29, 4;
	shr.u16 	%rs31, %rs28, 4;
	and.b16  	%rs32, %rs31, 3841;
	or.b16  	%rs33, %rs32, %rs30;
	and.b16  	%rs34, %rs33, 13107;
	shl.b16 	%rs35, %rs34, 2;
	shr.u16 	%rs36, %rs33, 2;
	and.b16  	%rs37, %rs36, 13107;
	or.b16  	%rs38, %rs37, %rs35;
	and.b16  	%rs39, %rs38, 21845;
	shl.b16 	%rs40, %rs39, 1;
	shr.u16 	%rs41, %rs38, 1;
	and.b16  	%rs42, %rs41, 21845;
	or.b16  	%rs43, %rs42, %rs40;
	shr.u16 	%rs44, %rs43, 1;
	cvt.u32.u16 	%r110, %rs44;
	add.s32 	%r91, %r2, %r110;
	add.s32 	%r90, %r91, -4;
	// begin inline asm
	ld.shared.f32 %r93, [%r90];
ld.shared.f32 %r96, [%r91];
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r92, %r93, %r94;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r95, %r96, %r97;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r98, %r92, %r95;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r101, %r93, %r97;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r104, %r96, %r94;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r107, %r101, %r104;
	// end inline asm
	st.u32 	[%rd114], %r98;
	st.u32 	[%rd114+4], %r107;
	add.s64 	%rd108, %rd108, -1;
	setp.ne.s64 	%p19, %rd108, 0;
	@%p19 bra 	$L__BB47_14;
	bra.uni 	$L__BB47_17;
$L__BB47_14:
	sub.s64 	%rd88, %rd7, %rd109;
	shr.u64 	%rd89, %rd88, 3;
	setp.le.u64 	%p13, %rd89, %rd8;
	setp.gt.u64 	%p14, %rd89, %rd8;
	add.s64 	%rd91, %rd109, %rd13;
	mov.u64 	%rd114, 0;
	@%p13 bra 	$L__BB47_16;
	add.s64 	%rd44, %rd91, -8;
	add.s64 	%rd113, %rd8, %rd112;
	setp.lt.u64 	%p15, %rd113, %rd112;
	setp.gt.u64 	%p16, %rd113, 4095;
	or.pred  	%p17, %p15, %p16;
	add.s64 	%rd93, %rd113, 1;
	selp.b64 	%rd112, 4096, %rd93, %p17;
	selp.b64 	%rd114, 0, %rd44, %p17;
	bra.uni 	$L__BB47_16;
$L__BB47_4:
	mov.u64 	%rd69, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_76;
	cvta.global.u64 	%rd70, %rd69;
	mov.u64 	%rd71, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_79;
	cvta.global.u64 	%rd72, %rd71;
	{ // callseq 249, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd70;
	.param .b64 param1;
	st.param.b64 	[param1+0], 27;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd72;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 249
$L__BB47_1:
	mov.u64 	%rd100, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_19;
	cvta.global.u64 	%rd101, %rd100;
	{ // callseq 251, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd101;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 251

}
	// .globl	cyclostationary_complete_2_kernel
.visible .entry cyclostationary_complete_2_kernel(
	.param .u64 cyclostationary_complete_2_kernel_param_0
)
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<67>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<104>;

	ld.param.u64 	%rd49, [cyclostationary_complete_2_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd49;
	ld.global.nc.u64 	%rd3, [%rd1];
	ld.global.nc.u64 	%rd4, [%rd1+8];
	mov.u32 	%r2, %ctaid.x;
	cvt.u64.u32 	%rd6, %r2;
	mov.u32 	%r3, %ntid.x;
	ld.global.nc.u64 	%rd9, [%rd1+40];
	mul.wide.u32 	%rd10, %r3, 2;
	and.b64  	%rd51, %rd9, -4294967296;
	setp.ne.s64 	%p1, %rd51, 0;
	@%p1 bra 	$L__BB48_2;
	bra.uni 	$L__BB48_1;
$L__BB48_2:
	rem.u64 	%rd92, %rd9, %rd10;
	bra.uni 	$L__BB48_3;
$L__BB48_1:
	cvt.u32.u64 	%r4, %rd10;
	cvt.u32.u64 	%r5, %rd9;
	rem.u32 	%r6, %r5, %r4;
	cvt.u64.u32 	%rd92, %r6;
$L__BB48_3:
	sub.s64 	%rd52, %rd9, %rd92;
	mul.lo.s64 	%rd14, %rd10, %rd6;
	setp.gt.u64 	%p2, %rd52, %rd14;
	sub.s64 	%rd53, %rd52, %rd14;
	setp.ge.u64 	%p3, %rd53, %rd10;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB48_5;
	bra.uni 	$L__BB48_4;
$L__BB48_5:
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd2, %r1;
	ld.global.nc.u64 	%rd54, [%rd1+32];
	shl.b64 	%rd57, %rd2, 1;
	setp.lt.u64 	%p5, %rd57, %rd10;
	@%p5 bra 	$L__BB48_7;
	bra.uni 	$L__BB48_6;
$L__BB48_7:
	cvt.u64.u32 	%rd7, %r3;
	shl.b64 	%rd55, %rd14, 3;
	setp.le.u64 	%p6, %rd4, %rd6;
	mov.u64 	%rd96, 0;
	mov.u64 	%rd94, %rd96;
	@%p6 bra 	$L__BB48_12;
	max.u64 	%rd62, %rd4, %rd6;
	not.b64 	%rd63, %rd6;
	add.s64 	%rd16, %rd63, %rd62;
	and.b64  	%rd64, %rd16, -4294967296;
	setp.ne.s64 	%p7, %rd64, 0;
	@%p7 bra 	$L__BB48_10;
	bra.uni 	$L__BB48_9;
$L__BB48_10:
	div.u64 	%rd93, %rd16, %rd7;
	bra.uni 	$L__BB48_11;
$L__BB48_9:
	cvt.u32.u64 	%r7, %rd7;
	cvt.u32.u64 	%r8, %rd16;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd93, %r9;
$L__BB48_11:
	add.s64 	%rd94, %rd93, 1;
$L__BB48_12:
	add.s64 	%rd56, %rd54, %rd55;
	shl.b64 	%rd58, %rd2, 4;
	setp.le.u64 	%p8, %rd4, %rd2;
	@%p8 bra 	$L__BB48_17;
	max.u64 	%rd66, %rd4, %rd2;
	not.b64 	%rd67, %rd2;
	add.s64 	%rd22, %rd67, %rd66;
	and.b64  	%rd68, %rd22, -4294967296;
	setp.ne.s64 	%p9, %rd68, 0;
	@%p9 bra 	$L__BB48_15;
	bra.uni 	$L__BB48_14;
$L__BB48_15:
	div.u64 	%rd95, %rd22, %rd7;
	bra.uni 	$L__BB48_16;
$L__BB48_14:
	cvt.u32.u64 	%r10, %rd7;
	cvt.u32.u64 	%r11, %rd22;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd95, %r12;
$L__BB48_16:
	add.s64 	%rd96, %rd95, 1;
$L__BB48_17:
	add.s64 	%rd15, %rd56, %rd58;
	min.u64 	%rd28, %rd94, %rd96;
	setp.eq.s64 	%p10, %rd28, 0;
	@%p10 bra 	$L__BB48_27;
	shl.b64 	%rd50, %rd4, 3;
	add.s64 	%rd5, %rd3, %rd50;
	cvt.u32.u64 	%r13, %rd6;
	setp.eq.s32 	%p11, %r13, 0;
	@%p11 bra 	$L__BB48_20;
	setp.gt.u64 	%p12, %rd4, %rd6;
	shl.b64 	%rd69, %rd6, 3;
	add.s64 	%rd70, %rd3, %rd69;
	add.s64 	%rd71, %rd70, 8;
	selp.b64 	%rd101, %rd71, %rd5, %p12;
	selp.b64 	%rd98, %rd70, 0, %p12;
	bra.uni 	$L__BB48_21;
$L__BB48_20:
	setp.eq.s64 	%p13, %rd4, 0;
	selp.b64 	%rd72, 0, 8, %p13;
	add.s64 	%rd101, %rd3, %rd72;
	selp.b64 	%rd98, 0, %rd3, %p13;
$L__BB48_21:
	cvt.u32.u64 	%r14, %rd2;
	setp.eq.s32 	%p14, %r14, 0;
	@%p14 bra 	$L__BB48_23;
	setp.gt.u64 	%p15, %rd4, %rd2;
	shl.b64 	%rd73, %rd2, 3;
	add.s64 	%rd74, %rd3, %rd73;
	add.s64 	%rd75, %rd74, 8;
	selp.b64 	%rd103, %rd75, %rd5, %p15;
	selp.b64 	%rd100, %rd74, 0, %p15;
	bra.uni 	$L__BB48_24;
$L__BB48_23:
	setp.eq.s64 	%p16, %rd4, 0;
	selp.b64 	%rd76, 0, 8, %p16;
	add.s64 	%rd103, %rd3, %rd76;
	selp.b64 	%rd100, 0, %rd3, %p16;
$L__BB48_24:
	ld.u32 	%r16, [%rd100+4];
	ld.u32 	%r19, [%rd100];
	ld.u32 	%r18, [%rd98];
	ld.u32 	%r21, [%rd98+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r16;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r23, %r17, %r20;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r26, %r18, %r22;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r29, %r21, %r19;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r32, %r26, %r29;
	// end inline asm
	st.u32 	[%rd15], %r23;
	st.u32 	[%rd15+4], %r32;
	setp.eq.s64 	%p17, %rd28, 1;
	@%p17 bra 	$L__BB48_27;
	add.s64 	%rd8, %rd7, -1;
	min.u64 	%rd29, %rd28, 2;
	shl.b64 	%rd42, %rd29, 3;
	mov.u64 	%rd102, 8;
$L__BB48_26:
	add.s64 	%rd78, %rd15, %rd102;
	add.s64 	%rd102, %rd102, 8;
	sub.s64 	%rd79, %rd5, %rd101;
	shr.u64 	%rd80, %rd79, 3;
	setp.gt.u64 	%p18, %rd80, %rd8;
	shl.b64 	%rd81, %rd7, 3;
	add.s64 	%rd82, %rd101, %rd81;
	add.s64 	%rd83, %rd82, -8;
	selp.b64 	%rd84, %rd83, 0, %p18;
	selp.b64 	%rd101, %rd82, %rd5, %p18;
	sub.s64 	%rd85, %rd5, %rd103;
	shr.u64 	%rd86, %rd85, 3;
	setp.gt.u64 	%p19, %rd86, %rd8;
	add.s64 	%rd87, %rd103, %rd81;
	add.s64 	%rd88, %rd87, -8;
	selp.b64 	%rd89, %rd88, 0, %p19;
	selp.b64 	%rd103, %rd87, %rd5, %p19;
	ld.u32 	%r36, [%rd89+4];
	ld.u32 	%r39, [%rd89];
	ld.u32 	%r38, [%rd84];
	ld.u32 	%r41, [%rd84+4];
	// begin inline asm
	neg.ftz.f32 %r42, %r36;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r41, %r42;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r37, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r41, %r39;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r52, %r46, %r49;
	// end inline asm
	st.u32 	[%rd78], %r43;
	st.u32 	[%rd78+4], %r52;
	setp.ne.s64 	%p20, %rd42, %rd102;
	@%p20 bra 	$L__BB48_26;
$L__BB48_27:
	ld.u32 	%r57, [%rd15+8];
	ld.u32 	%r56, [%rd15];
	ld.u32 	%r60, [%rd15+12];
	ld.u32 	%r59, [%rd15+4];
	// begin inline asm
	add.rn.ftz.f32 %r55, %r56, %r57;
	// end inline asm
	st.u32 	[%rd15], %r55;
	// begin inline asm
	add.rn.ftz.f32 %r58, %r59, %r60;
	// end inline asm
	st.u32 	[%rd15+4], %r58;
	// begin inline asm
	sub.rn.ftz.f32 %r61, %r56, %r57;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r64, %r59, %r60;
	// end inline asm
	ld.f32 	%f1, [%rd15];
	ld.f32 	%f2, [%rd15+4];
	st.u32 	[%rd15], %r61;
	st.u32 	[%rd15+4], %r64;
	st.f32 	[%rd15+8], %f1;
	st.f32 	[%rd15+12], %f2;
	ret;
$L__BB48_4:
	mov.u64 	%rd90, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_20;
	cvta.global.u64 	%rd91, %rd90;
	{ // callseq 253, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 253
$L__BB48_6:
	mov.u64 	%rd59, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_21;
	cvta.global.u64 	%rd60, %rd59;
	{ // callseq 252, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd60;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 252

}
	// .globl	cyclostationary_complete_4_kernel
.visible .entry cyclostationary_complete_4_kernel(
	.param .u64 cyclostationary_complete_4_kernel_param_0
)
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<105>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<117>;

	ld.param.u64 	%rd53, [cyclostationary_complete_4_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd53;
	ld.global.nc.u64 	%rd3, [%rd1];
	ld.global.nc.u64 	%rd4, [%rd1+8];
	mov.u32 	%r2, %ctaid.x;
	cvt.u64.u32 	%rd6, %r2;
	mov.u32 	%r3, %ntid.x;
	ld.global.nc.u64 	%rd9, [%rd1+40];
	mul.wide.u32 	%rd10, %r3, 4;
	and.b64  	%rd55, %rd9, -4294967296;
	setp.ne.s64 	%p1, %rd55, 0;
	@%p1 bra 	$L__BB49_2;
	bra.uni 	$L__BB49_1;
$L__BB49_2:
	rem.u64 	%rd104, %rd9, %rd10;
	bra.uni 	$L__BB49_3;
$L__BB49_1:
	cvt.u32.u64 	%r4, %rd10;
	cvt.u32.u64 	%r5, %rd9;
	rem.u32 	%r6, %r5, %r4;
	cvt.u64.u32 	%rd104, %r6;
$L__BB49_3:
	sub.s64 	%rd56, %rd9, %rd104;
	mul.lo.s64 	%rd14, %rd10, %rd6;
	setp.gt.u64 	%p2, %rd56, %rd14;
	sub.s64 	%rd57, %rd56, %rd14;
	setp.ge.u64 	%p3, %rd57, %rd10;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB49_5;
	bra.uni 	$L__BB49_4;
$L__BB49_5:
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd2, %r1;
	ld.global.nc.u64 	%rd15, [%rd1+32];
	shl.b64 	%rd60, %rd2, 2;
	setp.lt.u64 	%p5, %rd60, %rd10;
	@%p5 bra 	$L__BB49_7;
	bra.uni 	$L__BB49_6;
$L__BB49_7:
	cvt.u64.u32 	%rd7, %r3;
	shl.b64 	%rd58, %rd14, 3;
	setp.le.u64 	%p6, %rd4, %rd6;
	mov.u64 	%rd108, 0;
	mov.u64 	%rd106, %rd108;
	@%p6 bra 	$L__BB49_12;
	max.u64 	%rd65, %rd4, %rd6;
	not.b64 	%rd66, %rd6;
	add.s64 	%rd17, %rd66, %rd65;
	and.b64  	%rd67, %rd17, -4294967296;
	setp.ne.s64 	%p7, %rd67, 0;
	@%p7 bra 	$L__BB49_10;
	bra.uni 	$L__BB49_9;
$L__BB49_10:
	div.u64 	%rd105, %rd17, %rd7;
	bra.uni 	$L__BB49_11;
$L__BB49_9:
	cvt.u32.u64 	%r7, %rd7;
	cvt.u32.u64 	%r8, %rd17;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd105, %r9;
$L__BB49_11:
	add.s64 	%rd106, %rd105, 1;
$L__BB49_12:
	add.s64 	%rd59, %rd15, %rd58;
	shl.b64 	%rd61, %rd2, 5;
	setp.le.u64 	%p8, %rd4, %rd2;
	@%p8 bra 	$L__BB49_17;
	max.u64 	%rd69, %rd4, %rd2;
	not.b64 	%rd70, %rd2;
	add.s64 	%rd23, %rd70, %rd69;
	and.b64  	%rd71, %rd23, -4294967296;
	setp.ne.s64 	%p9, %rd71, 0;
	@%p9 bra 	$L__BB49_15;
	bra.uni 	$L__BB49_14;
$L__BB49_15:
	div.u64 	%rd107, %rd23, %rd7;
	bra.uni 	$L__BB49_16;
$L__BB49_14:
	cvt.u32.u64 	%r10, %rd7;
	cvt.u32.u64 	%r11, %rd23;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd107, %r12;
$L__BB49_16:
	add.s64 	%rd108, %rd107, 1;
$L__BB49_17:
	add.s64 	%rd16, %rd59, %rd61;
	min.u64 	%rd29, %rd106, %rd108;
	setp.eq.s64 	%p10, %rd29, 0;
	@%p10 bra 	$L__BB49_27;
	shl.b64 	%rd54, %rd4, 3;
	add.s64 	%rd5, %rd3, %rd54;
	cvt.u32.u64 	%r13, %rd6;
	setp.eq.s32 	%p11, %r13, 0;
	@%p11 bra 	$L__BB49_20;
	setp.gt.u64 	%p12, %rd4, %rd6;
	shl.b64 	%rd72, %rd6, 3;
	add.s64 	%rd73, %rd3, %rd72;
	add.s64 	%rd74, %rd73, 8;
	selp.b64 	%rd115, %rd74, %rd5, %p12;
	selp.b64 	%rd110, %rd73, 0, %p12;
	bra.uni 	$L__BB49_21;
$L__BB49_20:
	setp.eq.s64 	%p13, %rd4, 0;
	selp.b64 	%rd75, 0, 8, %p13;
	add.s64 	%rd115, %rd3, %rd75;
	selp.b64 	%rd110, 0, %rd3, %p13;
$L__BB49_21:
	cvt.u32.u64 	%r14, %rd2;
	setp.eq.s32 	%p14, %r14, 0;
	@%p14 bra 	$L__BB49_23;
	setp.gt.u64 	%p15, %rd4, %rd2;
	shl.b64 	%rd76, %rd2, 3;
	add.s64 	%rd77, %rd3, %rd76;
	add.s64 	%rd78, %rd77, 8;
	selp.b64 	%rd116, %rd78, %rd5, %p15;
	selp.b64 	%rd112, %rd77, 0, %p15;
	bra.uni 	$L__BB49_24;
$L__BB49_23:
	setp.eq.s64 	%p16, %rd4, 0;
	selp.b64 	%rd79, 0, 8, %p16;
	add.s64 	%rd116, %rd3, %rd79;
	selp.b64 	%rd112, 0, %rd3, %p16;
$L__BB49_24:
	ld.u32 	%r16, [%rd112+4];
	ld.u32 	%r19, [%rd112];
	ld.u32 	%r18, [%rd110];
	ld.u32 	%r21, [%rd110+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r16;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r23, %r17, %r20;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r26, %r18, %r22;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r29, %r21, %r19;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r32, %r26, %r29;
	// end inline asm
	st.u32 	[%rd16], %r23;
	st.u32 	[%rd16+4], %r32;
	setp.eq.s64 	%p17, %rd29, 1;
	@%p17 bra 	$L__BB49_27;
	add.s64 	%rd8, %rd7, -1;
	min.u64 	%rd30, %rd29, 4;
	shl.b64 	%rd43, %rd30, 3;
	mul.lo.s64 	%rd81, %rd7, %rd6;
	shl.b64 	%rd82, %rd81, 5;
	add.s64 	%rd84, %rd82, %rd61;
	add.s64 	%rd85, %rd84, %rd15;
	add.s64 	%rd113, %rd85, 12;
	mov.u64 	%rd114, 24;
$L__BB49_26:
	sub.s64 	%rd86, %rd5, %rd115;
	shr.u64 	%rd87, %rd86, 3;
	setp.gt.u64 	%p18, %rd87, %rd8;
	shl.b64 	%rd88, %rd7, 3;
	add.s64 	%rd89, %rd115, %rd88;
	add.s64 	%rd90, %rd89, -8;
	selp.b64 	%rd91, %rd90, 0, %p18;
	selp.b64 	%rd115, %rd89, %rd5, %p18;
	sub.s64 	%rd92, %rd5, %rd116;
	shr.u64 	%rd93, %rd92, 3;
	setp.gt.u64 	%p19, %rd93, %rd8;
	add.s64 	%rd94, %rd116, %rd88;
	add.s64 	%rd95, %rd94, -8;
	selp.b64 	%rd96, %rd95, 0, %p19;
	selp.b64 	%rd116, %rd94, %rd5, %p19;
	ld.u32 	%r36, [%rd96+4];
	ld.u32 	%r39, [%rd96];
	ld.u32 	%r38, [%rd91];
	ld.u32 	%r41, [%rd91+4];
	// begin inline asm
	neg.ftz.f32 %r42, %r36;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r41, %r42;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r37, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r41, %r39;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r52, %r46, %r49;
	// end inline asm
	st.u32 	[%rd113+-4], %r43;
	st.u32 	[%rd113], %r52;
	add.s64 	%rd114, %rd114, -8;
	add.s64 	%rd97, %rd43, %rd114;
	add.s64 	%rd113, %rd113, 8;
	setp.ne.s64 	%p20, %rd97, 32;
	@%p20 bra 	$L__BB49_26;
$L__BB49_27:
	ld.u32 	%r57, [%rd16+16];
	ld.u32 	%r56, [%rd16];
	ld.u32 	%r60, [%rd16+20];
	ld.u32 	%r59, [%rd16+4];
	// begin inline asm
	add.rn.ftz.f32 %r55, %r56, %r57;
	// end inline asm
	st.u32 	[%rd16], %r55;
	// begin inline asm
	add.rn.ftz.f32 %r58, %r59, %r60;
	// end inline asm
	st.u32 	[%rd16+4], %r58;
	// begin inline asm
	sub.rn.ftz.f32 %r61, %r56, %r57;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r64, %r59, %r60;
	// end inline asm
	st.u32 	[%rd16+16], %r61;
	st.u32 	[%rd16+20], %r64;
	ld.u32 	%r75, [%rd16+24];
	ld.u32 	%r74, [%rd16+8];
	ld.u32 	%r78, [%rd16+28];
	ld.u32 	%r77, [%rd16+12];
	// begin inline asm
	add.rn.ftz.f32 %r67, %r74, %r75;
	// end inline asm
	st.u32 	[%rd16+8], %r67;
	// begin inline asm
	add.rn.ftz.f32 %r70, %r77, %r78;
	// end inline asm
	st.u32 	[%rd16+12], %r70;
	// begin inline asm
	sub.rn.ftz.f32 %r80, %r74, %r75;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r76, %r77, %r78;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r79, %r80;
	// end inline asm
	st.u32 	[%rd16+24], %r76;
	st.u32 	[%rd16+28], %r79;
	ld.u32 	%r89, [%rd16+8];
	ld.u32 	%r88, [%rd16];
	ld.u32 	%r92, [%rd16+12];
	ld.u32 	%r91, [%rd16+4];
	// begin inline asm
	add.rn.ftz.f32 %r81, %r88, %r89;
	// end inline asm
	st.u32 	[%rd16], %r81;
	// begin inline asm
	add.rn.ftz.f32 %r84, %r91, %r92;
	// end inline asm
	st.u32 	[%rd16+4], %r84;
	// begin inline asm
	sub.rn.ftz.f32 %r87, %r88, %r89;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r90, %r91, %r92;
	// end inline asm
	st.u32 	[%rd16+8], %r87;
	st.u32 	[%rd16+12], %r90;
	ld.u32 	%r101, [%rd16+24];
	ld.u32 	%r100, [%rd16+16];
	ld.u32 	%r104, [%rd16+28];
	ld.u32 	%r103, [%rd16+20];
	// begin inline asm
	add.rn.ftz.f32 %r93, %r100, %r101;
	// end inline asm
	st.u32 	[%rd16+16], %r93;
	// begin inline asm
	add.rn.ftz.f32 %r96, %r103, %r104;
	// end inline asm
	st.u32 	[%rd16+20], %r96;
	// begin inline asm
	sub.rn.ftz.f32 %r99, %r100, %r101;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r102, %r103, %r104;
	// end inline asm
	ld.u32 	%rd98, [%rd16+12];
	ld.u32 	%rd99, [%rd16+8];
	ld.u32 	%rd100, [%rd16+20];
	ld.u32 	%rd101, [%rd16+16];
	ld.f32 	%f1, [%rd16];
	ld.f32 	%f2, [%rd16+4];
	st.u32 	[%rd16], %rd99;
	st.u32 	[%rd16+4], %rd98;
	st.f32 	[%rd16+16], %f1;
	st.f32 	[%rd16+20], %f2;
	st.u32 	[%rd16+8], %r99;
	st.u32 	[%rd16+12], %r102;
	st.u32 	[%rd16+24], %rd101;
	st.u32 	[%rd16+28], %rd100;
	ret;
$L__BB49_4:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_20;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 255, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 255
$L__BB49_6:
	mov.u64 	%rd62, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_21;
	cvta.global.u64 	%rd63, %rd62;
	{ // callseq 254, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 254

}
	// .globl	cyclostationary_complete_8_kernel
.visible .entry cyclostationary_complete_8_kernel(
	.param .u64 cyclostationary_complete_8_kernel_param_0
)
{
	.reg .pred 	%p<33>;
	.reg .b32 	%r<218>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<174>;

	ld.param.u64 	%rd80, [cyclostationary_complete_8_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd80;
	ld.global.nc.u64 	%rd3, [%rd1];
	ld.global.nc.u64 	%rd4, [%rd1+8];
	mov.u32 	%r2, %ctaid.x;
	cvt.u64.u32 	%rd6, %r2;
	mov.u32 	%r3, %ntid.x;
	ld.global.nc.u64 	%rd9, [%rd1+40];
	mul.wide.u32 	%rd10, %r3, 8;
	and.b64  	%rd82, %rd9, -4294967296;
	setp.ne.s64 	%p1, %rd82, 0;
	@%p1 bra 	$L__BB50_2;
	bra.uni 	$L__BB50_1;
$L__BB50_2:
	rem.u64 	%rd154, %rd9, %rd10;
	bra.uni 	$L__BB50_3;
$L__BB50_1:
	cvt.u32.u64 	%r4, %rd10;
	cvt.u32.u64 	%r5, %rd9;
	rem.u32 	%r6, %r5, %r4;
	cvt.u64.u32 	%rd154, %r6;
$L__BB50_3:
	sub.s64 	%rd83, %rd9, %rd154;
	mul.lo.s64 	%rd14, %rd10, %rd6;
	setp.gt.u64 	%p2, %rd83, %rd14;
	sub.s64 	%rd84, %rd83, %rd14;
	setp.ge.u64 	%p3, %rd84, %rd10;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB50_5;
	bra.uni 	$L__BB50_4;
$L__BB50_5:
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd2, %r1;
	ld.global.nc.u64 	%rd15, [%rd1+32];
	shl.b64 	%rd87, %rd2, 3;
	setp.lt.u64 	%p5, %rd87, %rd10;
	@%p5 bra 	$L__BB50_7;
	bra.uni 	$L__BB50_6;
$L__BB50_7:
	cvt.u64.u32 	%rd7, %r3;
	shl.b64 	%rd85, %rd14, 3;
	setp.le.u64 	%p6, %rd4, %rd6;
	mov.u64 	%rd158, 0;
	mov.u64 	%rd156, %rd158;
	@%p6 bra 	$L__BB50_12;
	max.u64 	%rd92, %rd4, %rd6;
	not.b64 	%rd93, %rd6;
	add.s64 	%rd17, %rd93, %rd92;
	and.b64  	%rd94, %rd17, -4294967296;
	setp.ne.s64 	%p7, %rd94, 0;
	@%p7 bra 	$L__BB50_10;
	bra.uni 	$L__BB50_9;
$L__BB50_10:
	div.u64 	%rd155, %rd17, %rd7;
	bra.uni 	$L__BB50_11;
$L__BB50_9:
	cvt.u32.u64 	%r7, %rd7;
	cvt.u32.u64 	%r8, %rd17;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd155, %r9;
$L__BB50_11:
	add.s64 	%rd156, %rd155, 1;
$L__BB50_12:
	add.s64 	%rd86, %rd15, %rd85;
	shl.b64 	%rd88, %rd2, 6;
	setp.le.u64 	%p8, %rd4, %rd2;
	@%p8 bra 	$L__BB50_17;
	max.u64 	%rd96, %rd4, %rd2;
	not.b64 	%rd97, %rd2;
	add.s64 	%rd23, %rd97, %rd96;
	and.b64  	%rd98, %rd23, -4294967296;
	setp.ne.s64 	%p9, %rd98, 0;
	@%p9 bra 	$L__BB50_15;
	bra.uni 	$L__BB50_14;
$L__BB50_15:
	div.u64 	%rd157, %rd23, %rd7;
	bra.uni 	$L__BB50_16;
$L__BB50_14:
	cvt.u32.u64 	%r10, %rd7;
	cvt.u32.u64 	%r11, %rd23;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd157, %r12;
$L__BB50_16:
	add.s64 	%rd158, %rd157, 1;
$L__BB50_17:
	add.s64 	%rd16, %rd86, %rd88;
	min.u64 	%rd29, %rd156, %rd158;
	setp.eq.s64 	%p10, %rd29, 0;
	@%p10 bra 	$L__BB50_27;
	shl.b64 	%rd81, %rd4, 3;
	add.s64 	%rd5, %rd3, %rd81;
	cvt.u32.u64 	%r13, %rd6;
	setp.eq.s32 	%p11, %r13, 0;
	@%p11 bra 	$L__BB50_20;
	setp.gt.u64 	%p12, %rd4, %rd6;
	shl.b64 	%rd99, %rd6, 3;
	add.s64 	%rd100, %rd3, %rd99;
	add.s64 	%rd101, %rd100, 8;
	selp.b64 	%rd165, %rd101, %rd5, %p12;
	selp.b64 	%rd160, %rd100, 0, %p12;
	bra.uni 	$L__BB50_21;
$L__BB50_20:
	setp.eq.s64 	%p13, %rd4, 0;
	selp.b64 	%rd102, 0, 8, %p13;
	add.s64 	%rd165, %rd3, %rd102;
	selp.b64 	%rd160, 0, %rd3, %p13;
$L__BB50_21:
	cvt.u32.u64 	%r14, %rd2;
	setp.eq.s32 	%p14, %r14, 0;
	@%p14 bra 	$L__BB50_23;
	setp.gt.u64 	%p15, %rd4, %rd2;
	add.s64 	%rd104, %rd3, %rd87;
	add.s64 	%rd105, %rd104, 8;
	selp.b64 	%rd166, %rd105, %rd5, %p15;
	selp.b64 	%rd162, %rd104, 0, %p15;
	bra.uni 	$L__BB50_24;
$L__BB50_23:
	setp.eq.s64 	%p16, %rd4, 0;
	selp.b64 	%rd106, 0, 8, %p16;
	add.s64 	%rd166, %rd3, %rd106;
	selp.b64 	%rd162, 0, %rd3, %p16;
$L__BB50_24:
	ld.u32 	%r16, [%rd162+4];
	ld.u32 	%r19, [%rd162];
	ld.u32 	%r18, [%rd160];
	ld.u32 	%r21, [%rd160+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r16;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r23, %r17, %r20;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r26, %r18, %r22;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r29, %r21, %r19;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r32, %r26, %r29;
	// end inline asm
	st.u32 	[%rd16], %r23;
	st.u32 	[%rd16+4], %r32;
	setp.eq.s64 	%p17, %rd29, 1;
	@%p17 bra 	$L__BB50_27;
	add.s64 	%rd8, %rd7, -1;
	min.u64 	%rd30, %rd29, 8;
	shl.b64 	%rd43, %rd30, 3;
	mul.lo.s64 	%rd108, %rd7, %rd6;
	shl.b64 	%rd109, %rd108, 6;
	add.s64 	%rd111, %rd109, %rd88;
	add.s64 	%rd112, %rd111, %rd15;
	add.s64 	%rd163, %rd112, 12;
	mov.u64 	%rd164, 56;
$L__BB50_26:
	sub.s64 	%rd113, %rd5, %rd165;
	shr.u64 	%rd114, %rd113, 3;
	setp.gt.u64 	%p18, %rd114, %rd8;
	shl.b64 	%rd115, %rd7, 3;
	add.s64 	%rd116, %rd165, %rd115;
	add.s64 	%rd117, %rd116, -8;
	selp.b64 	%rd118, %rd117, 0, %p18;
	selp.b64 	%rd165, %rd116, %rd5, %p18;
	sub.s64 	%rd119, %rd5, %rd166;
	shr.u64 	%rd120, %rd119, 3;
	setp.gt.u64 	%p19, %rd120, %rd8;
	add.s64 	%rd121, %rd166, %rd115;
	add.s64 	%rd122, %rd121, -8;
	selp.b64 	%rd123, %rd122, 0, %p19;
	selp.b64 	%rd166, %rd121, %rd5, %p19;
	ld.u32 	%r36, [%rd123+4];
	ld.u32 	%r39, [%rd123];
	ld.u32 	%r38, [%rd118];
	ld.u32 	%r41, [%rd118+4];
	// begin inline asm
	neg.ftz.f32 %r42, %r36;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r41, %r42;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r37, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r41, %r39;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r52, %r46, %r49;
	// end inline asm
	st.u32 	[%rd163+-4], %r43;
	st.u32 	[%rd163], %r52;
	add.s64 	%rd164, %rd164, -8;
	add.s64 	%rd124, %rd43, %rd164;
	add.s64 	%rd163, %rd163, 8;
	setp.ne.s64 	%p20, %rd124, 64;
	@%p20 bra 	$L__BB50_26;
$L__BB50_27:
	ld.global.nc.u64 	%rd53, [%rd1+16];
	ld.global.nc.u64 	%rd54, [%rd1+24];
	add.s64 	%rd55, %rd54, -1;
	mov.u64 	%rd167, 3;
	mov.u64 	%rd126, 2;
	setp.eq.s64 	%p25, %rd54, 0;
	bra.uni 	$L__BB50_28;
$L__BB50_39:
	ld.u32 	%r110, [%rd16+8];
	ld.u32 	%r109, [%rd16];
	ld.u32 	%r113, [%rd16+12];
	ld.u32 	%r112, [%rd16+4];
	// begin inline asm
	add.rn.ftz.f32 %r108, %r109, %r110;
	// end inline asm
	st.u32 	[%rd16], %r108;
	// begin inline asm
	add.rn.ftz.f32 %r111, %r112, %r113;
	// end inline asm
	st.u32 	[%rd16+4], %r111;
	// begin inline asm
	sub.rn.ftz.f32 %r114, %r109, %r110;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r117, %r112, %r113;
	// end inline asm
	st.u32 	[%rd16+8], %r114;
	st.u32 	[%rd16+12], %r117;
	ld.u32 	%r128, [%rd16+24];
	ld.u32 	%r127, [%rd16+16];
	ld.u32 	%r131, [%rd16+28];
	ld.u32 	%r130, [%rd16+20];
	// begin inline asm
	add.rn.ftz.f32 %r120, %r127, %r128;
	// end inline asm
	st.u32 	[%rd16+16], %r120;
	// begin inline asm
	add.rn.ftz.f32 %r123, %r130, %r131;
	// end inline asm
	st.u32 	[%rd16+20], %r123;
	// begin inline asm
	sub.rn.ftz.f32 %r126, %r127, %r128;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r129, %r130, %r131;
	// end inline asm
	st.u32 	[%rd16+24], %r126;
	st.u32 	[%rd16+28], %r129;
	ld.u32 	%r140, [%rd16+40];
	ld.u32 	%r139, [%rd16+32];
	ld.u32 	%r143, [%rd16+44];
	ld.u32 	%r142, [%rd16+36];
	// begin inline asm
	add.rn.ftz.f32 %r132, %r139, %r140;
	// end inline asm
	st.u32 	[%rd16+32], %r132;
	// begin inline asm
	add.rn.ftz.f32 %r135, %r142, %r143;
	// end inline asm
	st.u32 	[%rd16+36], %r135;
	// begin inline asm
	sub.rn.ftz.f32 %r138, %r139, %r140;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r141, %r142, %r143;
	// end inline asm
	st.u32 	[%rd16+40], %r138;
	st.u32 	[%rd16+44], %r141;
	ld.u32 	%r152, [%rd16+56];
	ld.u32 	%r151, [%rd16+48];
	ld.u32 	%r155, [%rd16+60];
	ld.u32 	%r154, [%rd16+52];
	// begin inline asm
	add.rn.ftz.f32 %r144, %r151, %r152;
	// end inline asm
	st.u32 	[%rd16+48], %r144;
	// begin inline asm
	add.rn.ftz.f32 %r147, %r154, %r155;
	// end inline asm
	st.u32 	[%rd16+52], %r147;
	// begin inline asm
	sub.rn.ftz.f32 %r150, %r151, %r152;
	// end inline asm
	mov.b32 	%f11, %r150;
	// begin inline asm
	sub.rn.ftz.f32 %r153, %r154, %r155;
	// end inline asm
	mov.b32 	%f12, %r153;
$L__BB50_40:
	st.f32 	[%rd16+56], %f11;
	st.f32 	[%rd16+60], %f12;
$L__BB50_41:
	setp.ne.s64 	%p32, %rd167, 0;
	@%p32 bra 	$L__BB50_28;
	bra.uni 	$L__BB50_42;
$L__BB50_28:
	add.s64 	%rd167, %rd167, -1;
	cvt.u32.u64 	%r55, %rd167;
	shl.b64 	%rd58, %rd126, %r55;
	setp.gt.u64 	%p21, %rd58, 4;
	@%p21 bra 	$L__BB50_32;
	bra.uni 	$L__BB50_29;
$L__BB50_32:
	neg.s64 	%rd128, %rd58;
	and.b64  	%rd60, %rd128, 8;
	setp.lt.u64 	%p24, %rd60, %rd58;
	@%p24 bra 	$L__BB50_41;
	mov.u64 	%rd127, 1;
	shl.b64 	%rd59, %rd127, %r55;
	sub.s64 	%rd168, %rd60, %rd58;
	shl.b64 	%rd129, %rd58, 3;
	add.s64 	%rd169, %rd16, %rd129;
	mov.u64 	%rd130, 8;
	shl.b64 	%rd63, %rd130, %r55;
	and.b64  	%rd131, %rd59, 2305843009213693951;
	shr.u64 	%rd132, %rd55, %r55;
	add.s64 	%rd133, %rd132, 1;
	selp.b64 	%rd134, 0, %rd133, %p25;
	min.u64 	%rd64, %rd131, %rd134;
	shl.b64 	%rd65, %rd59, 3;
	or.b64  	%rd66, %rd65, 4;
	setp.eq.s64 	%p26, %rd64, 0;
	setp.eq.s64 	%p27, %rd64, 1;
	mov.u64 	%rd170, %rd16;
	bra.uni 	$L__BB50_34;
$L__BB50_38:
	setp.lt.u64 	%p29, %rd168, %rd58;
	selp.b64 	%rd138, 0, %rd58, %p29;
	shl.b64 	%rd139, %rd138, 3;
	add.s64 	%rd169, %rd170, %rd139;
	sub.s64 	%rd168, %rd168, %rd138;
	setp.eq.s64 	%p30, %rd170, 0;
	or.pred  	%p31, %p29, %p30;
	@%p31 bra 	$L__BB50_41;
$L__BB50_34:
	mov.u64 	%rd69, %rd170;
	mov.u64 	%rd170, %rd169;
	@%p26 bra 	$L__BB50_38;
	add.s64 	%rd70, %rd69, %rd63;
	ld.u32 	%r160, [%rd70];
	ld.u32 	%r159, [%rd69];
	ld.u32 	%r163, [%rd70+4];
	ld.u32 	%r162, [%rd69+4];
	// begin inline asm
	sub.rn.ftz.f32 %r171, %r159, %r160;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r174, %r162, %r163;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r164, %r159, %r160;
	// end inline asm
	st.u32 	[%rd69], %r164;
	// begin inline asm
	add.rn.ftz.f32 %r167, %r162, %r163;
	// end inline asm
	st.u32 	[%rd69+4], %r167;
	ld.u32 	%r184, [%rd53];
	ld.u32 	%r181, [%rd53+4];
	// begin inline asm
	mul.rn.ftz.f32 %r170, %r171, %r184;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r173, %r174, %r181;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r176, %r170, %r173;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r179, %r171, %r181;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r182, %r174, %r184;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r185, %r179, %r182;
	// end inline asm
	st.u32 	[%rd70], %r176;
	st.u32 	[%rd70+4], %r185;
	@%p27 bra 	$L__BB50_38;
	add.s64 	%rd171, %rd69, 12;
	mov.u64 	%rd172, %rd53;
	mov.u64 	%rd173, %rd127;
$L__BB50_37:
	add.s64 	%rd173, %rd173, 1;
	add.s64 	%rd136, %rd171, %rd63;
	add.s64 	%rd137, %rd172, %rd66;
	ld.u32 	%r190, [%rd136+-4];
	ld.u32 	%r189, [%rd171+-4];
	ld.u32 	%r193, [%rd136];
	ld.u32 	%r192, [%rd171];
	// begin inline asm
	sub.rn.ftz.f32 %r201, %r189, %r190;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r204, %r192, %r193;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r194, %r189, %r190;
	// end inline asm
	st.u32 	[%rd171+-4], %r194;
	// begin inline asm
	add.rn.ftz.f32 %r197, %r192, %r193;
	// end inline asm
	st.u32 	[%rd171], %r197;
	ld.u32 	%r214, [%rd137+-4];
	ld.u32 	%r211, [%rd137];
	// begin inline asm
	mul.rn.ftz.f32 %r200, %r201, %r214;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r203, %r204, %r211;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r206, %r200, %r203;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r209, %r201, %r211;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r212, %r204, %r214;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r215, %r209, %r212;
	// end inline asm
	st.u32 	[%rd136+-4], %r206;
	st.u32 	[%rd136], %r215;
	add.s64 	%rd172, %rd172, %rd65;
	add.s64 	%rd171, %rd171, 8;
	setp.ne.s64 	%p28, %rd64, %rd173;
	@%p28 bra 	$L__BB50_37;
	bra.uni 	$L__BB50_38;
$L__BB50_29:
	setp.eq.s64 	%p22, %rd58, 2;
	@%p22 bra 	$L__BB50_39;
	setp.ne.s64 	%p23, %rd58, 4;
	@%p23 bra 	$L__BB50_41;
	ld.u32 	%r58, [%rd16+16];
	ld.u32 	%r57, [%rd16];
	ld.u32 	%r61, [%rd16+20];
	ld.u32 	%r60, [%rd16+4];
	// begin inline asm
	add.rn.ftz.f32 %r56, %r57, %r58;
	// end inline asm
	st.u32 	[%rd16], %r56;
	// begin inline asm
	add.rn.ftz.f32 %r59, %r60, %r61;
	// end inline asm
	st.u32 	[%rd16+4], %r59;
	// begin inline asm
	sub.rn.ftz.f32 %r62, %r57, %r58;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r65, %r60, %r61;
	// end inline asm
	st.u32 	[%rd16+16], %r62;
	st.u32 	[%rd16+20], %r65;
	ld.u32 	%r76, [%rd16+24];
	ld.u32 	%r75, [%rd16+8];
	ld.u32 	%r79, [%rd16+28];
	ld.u32 	%r78, [%rd16+12];
	// begin inline asm
	add.rn.ftz.f32 %r68, %r75, %r76;
	// end inline asm
	st.u32 	[%rd16+8], %r68;
	// begin inline asm
	add.rn.ftz.f32 %r71, %r78, %r79;
	// end inline asm
	st.u32 	[%rd16+12], %r71;
	// begin inline asm
	sub.rn.ftz.f32 %r81, %r75, %r76;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r78, %r79;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r80, %r81;
	// end inline asm
	st.u32 	[%rd16+24], %r77;
	st.u32 	[%rd16+28], %r80;
	ld.u32 	%r90, [%rd16+48];
	ld.u32 	%r89, [%rd16+32];
	ld.u32 	%r93, [%rd16+52];
	ld.u32 	%r92, [%rd16+36];
	// begin inline asm
	add.rn.ftz.f32 %r82, %r89, %r90;
	// end inline asm
	st.u32 	[%rd16+32], %r82;
	// begin inline asm
	add.rn.ftz.f32 %r85, %r92, %r93;
	// end inline asm
	st.u32 	[%rd16+36], %r85;
	// begin inline asm
	sub.rn.ftz.f32 %r88, %r89, %r90;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r91, %r92, %r93;
	// end inline asm
	st.u32 	[%rd16+48], %r88;
	st.u32 	[%rd16+52], %r91;
	ld.u32 	%r102, [%rd16+56];
	ld.u32 	%r101, [%rd16+40];
	ld.u32 	%r105, [%rd16+60];
	ld.u32 	%r104, [%rd16+44];
	// begin inline asm
	add.rn.ftz.f32 %r94, %r101, %r102;
	// end inline asm
	st.u32 	[%rd16+40], %r94;
	// begin inline asm
	add.rn.ftz.f32 %r97, %r104, %r105;
	// end inline asm
	st.u32 	[%rd16+44], %r97;
	// begin inline asm
	sub.rn.ftz.f32 %r107, %r101, %r102;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r103, %r104, %r105;
	// end inline asm
	mov.b32 	%f11, %r103;
	// begin inline asm
	neg.ftz.f32 %r106, %r107;
	// end inline asm
	mov.b32 	%f12, %r106;
	bra.uni 	$L__BB50_40;
$L__BB50_42:
	ld.u32 	%rd140, [%rd16+12];
	ld.u32 	%rd141, [%rd16+8];
	ld.u32 	%rd142, [%rd16+36];
	ld.u32 	%rd143, [%rd16+32];
	ld.u32 	%rd144, [%rd16+28];
	ld.u32 	%rd145, [%rd16+24];
	ld.u32 	%rd146, [%rd16+52];
	ld.u32 	%rd147, [%rd16+48];
	ld.f32 	%f7, [%rd16];
	ld.f32 	%f8, [%rd16+4];
	st.u32 	[%rd16], %rd141;
	st.u32 	[%rd16+4], %rd140;
	st.f32 	[%rd16+32], %f7;
	st.f32 	[%rd16+36], %f8;
	ld.u32 	%rd148, [%rd16+44];
	ld.u32 	%rd149, [%rd16+40];
	st.u32 	[%rd16+8], %rd149;
	st.u32 	[%rd16+12], %rd148;
	st.u32 	[%rd16+40], %rd143;
	st.u32 	[%rd16+44], %rd142;
	ld.f32 	%f9, [%rd16+16];
	ld.f32 	%f10, [%rd16+20];
	st.u32 	[%rd16+16], %rd145;
	st.u32 	[%rd16+20], %rd144;
	st.f32 	[%rd16+48], %f9;
	st.f32 	[%rd16+52], %f10;
	ld.u32 	%rd150, [%rd16+56];
	ld.u32 	%rd151, [%rd16+60];
	st.u32 	[%rd16+28], %rd151;
	st.u32 	[%rd16+24], %rd150;
	st.u32 	[%rd16+56], %rd147;
	st.u32 	[%rd16+60], %rd146;
	ret;
$L__BB50_4:
	mov.u64 	%rd152, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_20;
	cvta.global.u64 	%rd153, %rd152;
	{ // callseq 257, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd153;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 257
$L__BB50_6:
	mov.u64 	%rd89, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_21;
	cvta.global.u64 	%rd90, %rd89;
	{ // callseq 256, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd90;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 256

}
	// .globl	cyclostationary_complete_16_kernel
.visible .entry cyclostationary_complete_16_kernel(
	.param .u64 cyclostationary_complete_16_kernel_param_0
)
{
	.reg .pred 	%p<33>;
	.reg .b32 	%r<318>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<190>;

	ld.param.u64 	%rd80, [cyclostationary_complete_16_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd80;
	ld.global.nc.u64 	%rd3, [%rd1];
	ld.global.nc.u64 	%rd4, [%rd1+8];
	mov.u32 	%r2, %ctaid.x;
	cvt.u64.u32 	%rd6, %r2;
	mov.u32 	%r3, %ntid.x;
	ld.global.nc.u64 	%rd9, [%rd1+40];
	mul.wide.u32 	%rd10, %r3, 16;
	and.b64  	%rd82, %rd9, -4294967296;
	setp.ne.s64 	%p1, %rd82, 0;
	@%p1 bra 	$L__BB51_2;
	bra.uni 	$L__BB51_1;
$L__BB51_2:
	rem.u64 	%rd170, %rd9, %rd10;
	bra.uni 	$L__BB51_3;
$L__BB51_1:
	cvt.u32.u64 	%r4, %rd10;
	cvt.u32.u64 	%r5, %rd9;
	rem.u32 	%r6, %r5, %r4;
	cvt.u64.u32 	%rd170, %r6;
$L__BB51_3:
	sub.s64 	%rd83, %rd9, %rd170;
	mul.lo.s64 	%rd14, %rd10, %rd6;
	setp.gt.u64 	%p2, %rd83, %rd14;
	sub.s64 	%rd84, %rd83, %rd14;
	setp.ge.u64 	%p3, %rd84, %rd10;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB51_5;
	bra.uni 	$L__BB51_4;
$L__BB51_5:
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd2, %r1;
	ld.global.nc.u64 	%rd15, [%rd1+32];
	shl.b64 	%rd87, %rd2, 4;
	setp.lt.u64 	%p5, %rd87, %rd10;
	@%p5 bra 	$L__BB51_7;
	bra.uni 	$L__BB51_6;
$L__BB51_7:
	cvt.u64.u32 	%rd7, %r3;
	shl.b64 	%rd85, %rd14, 3;
	setp.le.u64 	%p6, %rd4, %rd6;
	mov.u64 	%rd174, 0;
	mov.u64 	%rd172, %rd174;
	@%p6 bra 	$L__BB51_12;
	max.u64 	%rd92, %rd4, %rd6;
	not.b64 	%rd93, %rd6;
	add.s64 	%rd17, %rd93, %rd92;
	and.b64  	%rd94, %rd17, -4294967296;
	setp.ne.s64 	%p7, %rd94, 0;
	@%p7 bra 	$L__BB51_10;
	bra.uni 	$L__BB51_9;
$L__BB51_10:
	div.u64 	%rd171, %rd17, %rd7;
	bra.uni 	$L__BB51_11;
$L__BB51_9:
	cvt.u32.u64 	%r7, %rd7;
	cvt.u32.u64 	%r8, %rd17;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd171, %r9;
$L__BB51_11:
	add.s64 	%rd172, %rd171, 1;
$L__BB51_12:
	add.s64 	%rd86, %rd15, %rd85;
	shl.b64 	%rd88, %rd2, 7;
	setp.le.u64 	%p8, %rd4, %rd2;
	@%p8 bra 	$L__BB51_17;
	max.u64 	%rd96, %rd4, %rd2;
	not.b64 	%rd97, %rd2;
	add.s64 	%rd23, %rd97, %rd96;
	and.b64  	%rd98, %rd23, -4294967296;
	setp.ne.s64 	%p9, %rd98, 0;
	@%p9 bra 	$L__BB51_15;
	bra.uni 	$L__BB51_14;
$L__BB51_15:
	div.u64 	%rd173, %rd23, %rd7;
	bra.uni 	$L__BB51_16;
$L__BB51_14:
	cvt.u32.u64 	%r10, %rd7;
	cvt.u32.u64 	%r11, %rd23;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd173, %r12;
$L__BB51_16:
	add.s64 	%rd174, %rd173, 1;
$L__BB51_17:
	add.s64 	%rd16, %rd86, %rd88;
	min.u64 	%rd29, %rd172, %rd174;
	setp.eq.s64 	%p10, %rd29, 0;
	@%p10 bra 	$L__BB51_27;
	shl.b64 	%rd81, %rd4, 3;
	add.s64 	%rd5, %rd3, %rd81;
	cvt.u32.u64 	%r13, %rd6;
	setp.eq.s32 	%p11, %r13, 0;
	@%p11 bra 	$L__BB51_20;
	setp.gt.u64 	%p12, %rd4, %rd6;
	shl.b64 	%rd99, %rd6, 3;
	add.s64 	%rd100, %rd3, %rd99;
	add.s64 	%rd101, %rd100, 8;
	selp.b64 	%rd181, %rd101, %rd5, %p12;
	selp.b64 	%rd176, %rd100, 0, %p12;
	bra.uni 	$L__BB51_21;
$L__BB51_20:
	setp.eq.s64 	%p13, %rd4, 0;
	selp.b64 	%rd102, 0, 8, %p13;
	add.s64 	%rd181, %rd3, %rd102;
	selp.b64 	%rd176, 0, %rd3, %p13;
$L__BB51_21:
	cvt.u32.u64 	%r14, %rd2;
	setp.eq.s32 	%p14, %r14, 0;
	@%p14 bra 	$L__BB51_23;
	setp.gt.u64 	%p15, %rd4, %rd2;
	shl.b64 	%rd103, %rd2, 3;
	add.s64 	%rd104, %rd3, %rd103;
	add.s64 	%rd105, %rd104, 8;
	selp.b64 	%rd182, %rd105, %rd5, %p15;
	selp.b64 	%rd178, %rd104, 0, %p15;
	bra.uni 	$L__BB51_24;
$L__BB51_23:
	setp.eq.s64 	%p16, %rd4, 0;
	selp.b64 	%rd106, 0, 8, %p16;
	add.s64 	%rd182, %rd3, %rd106;
	selp.b64 	%rd178, 0, %rd3, %p16;
$L__BB51_24:
	ld.u32 	%r16, [%rd178+4];
	ld.u32 	%r19, [%rd178];
	ld.u32 	%r18, [%rd176];
	ld.u32 	%r21, [%rd176+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r16;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r23, %r17, %r20;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r26, %r18, %r22;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r29, %r21, %r19;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r32, %r26, %r29;
	// end inline asm
	st.u32 	[%rd16], %r23;
	st.u32 	[%rd16+4], %r32;
	setp.eq.s64 	%p17, %rd29, 1;
	@%p17 bra 	$L__BB51_27;
	add.s64 	%rd8, %rd7, -1;
	min.u64 	%rd30, %rd29, 16;
	shl.b64 	%rd43, %rd30, 3;
	mul.lo.s64 	%rd108, %rd7, %rd6;
	shl.b64 	%rd109, %rd108, 7;
	add.s64 	%rd111, %rd109, %rd88;
	add.s64 	%rd112, %rd111, %rd15;
	add.s64 	%rd179, %rd112, 12;
	mov.u64 	%rd180, 120;
$L__BB51_26:
	sub.s64 	%rd113, %rd5, %rd181;
	shr.u64 	%rd114, %rd113, 3;
	setp.gt.u64 	%p18, %rd114, %rd8;
	shl.b64 	%rd115, %rd7, 3;
	add.s64 	%rd116, %rd181, %rd115;
	add.s64 	%rd117, %rd116, -8;
	selp.b64 	%rd118, %rd117, 0, %p18;
	selp.b64 	%rd181, %rd116, %rd5, %p18;
	sub.s64 	%rd119, %rd5, %rd182;
	shr.u64 	%rd120, %rd119, 3;
	setp.gt.u64 	%p19, %rd120, %rd8;
	add.s64 	%rd121, %rd182, %rd115;
	add.s64 	%rd122, %rd121, -8;
	selp.b64 	%rd123, %rd122, 0, %p19;
	selp.b64 	%rd182, %rd121, %rd5, %p19;
	ld.u32 	%r36, [%rd123+4];
	ld.u32 	%r39, [%rd123];
	ld.u32 	%r38, [%rd118];
	ld.u32 	%r41, [%rd118+4];
	// begin inline asm
	neg.ftz.f32 %r42, %r36;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r41, %r42;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r37, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r41, %r39;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r52, %r46, %r49;
	// end inline asm
	st.u32 	[%rd179+-4], %r43;
	st.u32 	[%rd179], %r52;
	add.s64 	%rd180, %rd180, -8;
	add.s64 	%rd124, %rd43, %rd180;
	add.s64 	%rd179, %rd179, 8;
	setp.ne.s64 	%p20, %rd124, 128;
	@%p20 bra 	$L__BB51_26;
$L__BB51_27:
	ld.global.nc.u64 	%rd53, [%rd1+16];
	ld.global.nc.u64 	%rd54, [%rd1+24];
	add.s64 	%rd55, %rd54, -1;
	mov.u64 	%rd183, 4;
	mov.u64 	%rd126, 2;
	setp.eq.s64 	%p25, %rd54, 0;
	bra.uni 	$L__BB51_28;
$L__BB51_39:
	ld.u32 	%r162, [%rd16+8];
	ld.u32 	%r161, [%rd16];
	ld.u32 	%r165, [%rd16+12];
	ld.u32 	%r164, [%rd16+4];
	// begin inline asm
	add.rn.ftz.f32 %r160, %r161, %r162;
	// end inline asm
	st.u32 	[%rd16], %r160;
	// begin inline asm
	add.rn.ftz.f32 %r163, %r164, %r165;
	// end inline asm
	st.u32 	[%rd16+4], %r163;
	// begin inline asm
	sub.rn.ftz.f32 %r166, %r161, %r162;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r169, %r164, %r165;
	// end inline asm
	st.u32 	[%rd16+8], %r166;
	st.u32 	[%rd16+12], %r169;
	ld.u32 	%r180, [%rd16+24];
	ld.u32 	%r179, [%rd16+16];
	ld.u32 	%r183, [%rd16+28];
	ld.u32 	%r182, [%rd16+20];
	// begin inline asm
	add.rn.ftz.f32 %r172, %r179, %r180;
	// end inline asm
	st.u32 	[%rd16+16], %r172;
	// begin inline asm
	add.rn.ftz.f32 %r175, %r182, %r183;
	// end inline asm
	st.u32 	[%rd16+20], %r175;
	// begin inline asm
	sub.rn.ftz.f32 %r178, %r179, %r180;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r181, %r182, %r183;
	// end inline asm
	st.u32 	[%rd16+24], %r178;
	st.u32 	[%rd16+28], %r181;
	ld.u32 	%r192, [%rd16+40];
	ld.u32 	%r191, [%rd16+32];
	ld.u32 	%r195, [%rd16+44];
	ld.u32 	%r194, [%rd16+36];
	// begin inline asm
	add.rn.ftz.f32 %r184, %r191, %r192;
	// end inline asm
	st.u32 	[%rd16+32], %r184;
	// begin inline asm
	add.rn.ftz.f32 %r187, %r194, %r195;
	// end inline asm
	st.u32 	[%rd16+36], %r187;
	// begin inline asm
	sub.rn.ftz.f32 %r190, %r191, %r192;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r193, %r194, %r195;
	// end inline asm
	st.u32 	[%rd16+40], %r190;
	st.u32 	[%rd16+44], %r193;
	ld.u32 	%r204, [%rd16+56];
	ld.u32 	%r203, [%rd16+48];
	ld.u32 	%r207, [%rd16+60];
	ld.u32 	%r206, [%rd16+52];
	// begin inline asm
	add.rn.ftz.f32 %r196, %r203, %r204;
	// end inline asm
	st.u32 	[%rd16+48], %r196;
	// begin inline asm
	add.rn.ftz.f32 %r199, %r206, %r207;
	// end inline asm
	st.u32 	[%rd16+52], %r199;
	// begin inline asm
	sub.rn.ftz.f32 %r202, %r203, %r204;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r205, %r206, %r207;
	// end inline asm
	st.u32 	[%rd16+56], %r202;
	st.u32 	[%rd16+60], %r205;
	ld.u32 	%r216, [%rd16+72];
	ld.u32 	%r215, [%rd16+64];
	ld.u32 	%r219, [%rd16+76];
	ld.u32 	%r218, [%rd16+68];
	// begin inline asm
	add.rn.ftz.f32 %r208, %r215, %r216;
	// end inline asm
	st.u32 	[%rd16+64], %r208;
	// begin inline asm
	add.rn.ftz.f32 %r211, %r218, %r219;
	// end inline asm
	st.u32 	[%rd16+68], %r211;
	// begin inline asm
	sub.rn.ftz.f32 %r214, %r215, %r216;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r217, %r218, %r219;
	// end inline asm
	st.u32 	[%rd16+72], %r214;
	st.u32 	[%rd16+76], %r217;
	ld.u32 	%r228, [%rd16+88];
	ld.u32 	%r227, [%rd16+80];
	ld.u32 	%r231, [%rd16+92];
	ld.u32 	%r230, [%rd16+84];
	// begin inline asm
	add.rn.ftz.f32 %r220, %r227, %r228;
	// end inline asm
	st.u32 	[%rd16+80], %r220;
	// begin inline asm
	add.rn.ftz.f32 %r223, %r230, %r231;
	// end inline asm
	st.u32 	[%rd16+84], %r223;
	// begin inline asm
	sub.rn.ftz.f32 %r226, %r227, %r228;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r229, %r230, %r231;
	// end inline asm
	st.u32 	[%rd16+88], %r226;
	st.u32 	[%rd16+92], %r229;
	ld.u32 	%r240, [%rd16+104];
	ld.u32 	%r239, [%rd16+96];
	ld.u32 	%r243, [%rd16+108];
	ld.u32 	%r242, [%rd16+100];
	// begin inline asm
	add.rn.ftz.f32 %r232, %r239, %r240;
	// end inline asm
	st.u32 	[%rd16+96], %r232;
	// begin inline asm
	add.rn.ftz.f32 %r235, %r242, %r243;
	// end inline asm
	st.u32 	[%rd16+100], %r235;
	// begin inline asm
	sub.rn.ftz.f32 %r238, %r239, %r240;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r241, %r242, %r243;
	// end inline asm
	st.u32 	[%rd16+104], %r238;
	st.u32 	[%rd16+108], %r241;
	ld.u32 	%r252, [%rd16+120];
	ld.u32 	%r251, [%rd16+112];
	ld.u32 	%r255, [%rd16+124];
	ld.u32 	%r254, [%rd16+116];
	// begin inline asm
	add.rn.ftz.f32 %r244, %r251, %r252;
	// end inline asm
	st.u32 	[%rd16+112], %r244;
	// begin inline asm
	add.rn.ftz.f32 %r247, %r254, %r255;
	// end inline asm
	st.u32 	[%rd16+116], %r247;
	// begin inline asm
	sub.rn.ftz.f32 %r250, %r251, %r252;
	// end inline asm
	mov.b32 	%f11, %r250;
	// begin inline asm
	sub.rn.ftz.f32 %r253, %r254, %r255;
	// end inline asm
	mov.b32 	%f12, %r253;
$L__BB51_40:
	st.f32 	[%rd16+120], %f11;
	st.f32 	[%rd16+124], %f12;
$L__BB51_41:
	setp.ne.s64 	%p32, %rd183, 0;
	@%p32 bra 	$L__BB51_28;
	bra.uni 	$L__BB51_42;
$L__BB51_28:
	add.s64 	%rd183, %rd183, -1;
	cvt.u32.u64 	%r55, %rd183;
	shl.b64 	%rd58, %rd126, %r55;
	setp.gt.u64 	%p21, %rd58, 4;
	@%p21 bra 	$L__BB51_32;
	bra.uni 	$L__BB51_29;
$L__BB51_32:
	neg.s64 	%rd128, %rd58;
	and.b64  	%rd60, %rd128, 16;
	setp.lt.u64 	%p24, %rd60, %rd58;
	@%p24 bra 	$L__BB51_41;
	mov.u64 	%rd127, 1;
	shl.b64 	%rd59, %rd127, %r55;
	sub.s64 	%rd184, %rd60, %rd58;
	shl.b64 	%rd129, %rd58, 3;
	add.s64 	%rd185, %rd16, %rd129;
	mov.u64 	%rd130, 8;
	shl.b64 	%rd63, %rd130, %r55;
	and.b64  	%rd131, %rd59, 2305843009213693951;
	shr.u64 	%rd132, %rd55, %r55;
	add.s64 	%rd133, %rd132, 1;
	selp.b64 	%rd134, 0, %rd133, %p25;
	min.u64 	%rd64, %rd131, %rd134;
	shl.b64 	%rd65, %rd59, 3;
	or.b64  	%rd66, %rd65, 4;
	setp.eq.s64 	%p26, %rd64, 0;
	setp.eq.s64 	%p27, %rd64, 1;
	mov.u64 	%rd186, %rd16;
	bra.uni 	$L__BB51_34;
$L__BB51_38:
	setp.lt.u64 	%p29, %rd184, %rd58;
	selp.b64 	%rd138, 0, %rd58, %p29;
	shl.b64 	%rd139, %rd138, 3;
	add.s64 	%rd185, %rd186, %rd139;
	sub.s64 	%rd184, %rd184, %rd138;
	setp.eq.s64 	%p30, %rd186, 0;
	or.pred  	%p31, %p29, %p30;
	@%p31 bra 	$L__BB51_41;
$L__BB51_34:
	mov.u64 	%rd69, %rd186;
	mov.u64 	%rd186, %rd185;
	@%p26 bra 	$L__BB51_38;
	add.s64 	%rd70, %rd69, %rd63;
	ld.u32 	%r260, [%rd70];
	ld.u32 	%r259, [%rd69];
	ld.u32 	%r263, [%rd70+4];
	ld.u32 	%r262, [%rd69+4];
	// begin inline asm
	sub.rn.ftz.f32 %r271, %r259, %r260;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r274, %r262, %r263;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r264, %r259, %r260;
	// end inline asm
	st.u32 	[%rd69], %r264;
	// begin inline asm
	add.rn.ftz.f32 %r267, %r262, %r263;
	// end inline asm
	st.u32 	[%rd69+4], %r267;
	ld.u32 	%r284, [%rd53];
	ld.u32 	%r281, [%rd53+4];
	// begin inline asm
	mul.rn.ftz.f32 %r270, %r271, %r284;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r273, %r274, %r281;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r276, %r270, %r273;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r279, %r271, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r282, %r274, %r284;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r285, %r279, %r282;
	// end inline asm
	st.u32 	[%rd70], %r276;
	st.u32 	[%rd70+4], %r285;
	@%p27 bra 	$L__BB51_38;
	add.s64 	%rd187, %rd69, 12;
	mov.u64 	%rd188, %rd53;
	mov.u64 	%rd189, %rd127;
$L__BB51_37:
	add.s64 	%rd189, %rd189, 1;
	add.s64 	%rd136, %rd187, %rd63;
	add.s64 	%rd137, %rd188, %rd66;
	ld.u32 	%r290, [%rd136+-4];
	ld.u32 	%r289, [%rd187+-4];
	ld.u32 	%r293, [%rd136];
	ld.u32 	%r292, [%rd187];
	// begin inline asm
	sub.rn.ftz.f32 %r301, %r289, %r290;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r304, %r292, %r293;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r294, %r289, %r290;
	// end inline asm
	st.u32 	[%rd187+-4], %r294;
	// begin inline asm
	add.rn.ftz.f32 %r297, %r292, %r293;
	// end inline asm
	st.u32 	[%rd187], %r297;
	ld.u32 	%r314, [%rd137+-4];
	ld.u32 	%r311, [%rd137];
	// begin inline asm
	mul.rn.ftz.f32 %r300, %r301, %r314;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r303, %r304, %r311;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r306, %r300, %r303;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r309, %r301, %r311;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r312, %r304, %r314;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r315, %r309, %r312;
	// end inline asm
	st.u32 	[%rd136+-4], %r306;
	st.u32 	[%rd136], %r315;
	add.s64 	%rd188, %rd188, %rd65;
	add.s64 	%rd187, %rd187, 8;
	setp.ne.s64 	%p28, %rd64, %rd189;
	@%p28 bra 	$L__BB51_37;
	bra.uni 	$L__BB51_38;
$L__BB51_29:
	setp.eq.s64 	%p22, %rd58, 2;
	@%p22 bra 	$L__BB51_39;
	setp.ne.s64 	%p23, %rd58, 4;
	@%p23 bra 	$L__BB51_41;
	ld.u32 	%r58, [%rd16+16];
	ld.u32 	%r57, [%rd16];
	ld.u32 	%r61, [%rd16+20];
	ld.u32 	%r60, [%rd16+4];
	// begin inline asm
	add.rn.ftz.f32 %r56, %r57, %r58;
	// end inline asm
	st.u32 	[%rd16], %r56;
	// begin inline asm
	add.rn.ftz.f32 %r59, %r60, %r61;
	// end inline asm
	st.u32 	[%rd16+4], %r59;
	// begin inline asm
	sub.rn.ftz.f32 %r62, %r57, %r58;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r65, %r60, %r61;
	// end inline asm
	st.u32 	[%rd16+16], %r62;
	st.u32 	[%rd16+20], %r65;
	ld.u32 	%r76, [%rd16+24];
	ld.u32 	%r75, [%rd16+8];
	ld.u32 	%r79, [%rd16+28];
	ld.u32 	%r78, [%rd16+12];
	// begin inline asm
	add.rn.ftz.f32 %r68, %r75, %r76;
	// end inline asm
	st.u32 	[%rd16+8], %r68;
	// begin inline asm
	add.rn.ftz.f32 %r71, %r78, %r79;
	// end inline asm
	st.u32 	[%rd16+12], %r71;
	// begin inline asm
	sub.rn.ftz.f32 %r81, %r75, %r76;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r78, %r79;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r80, %r81;
	// end inline asm
	st.u32 	[%rd16+24], %r77;
	st.u32 	[%rd16+28], %r80;
	ld.u32 	%r90, [%rd16+48];
	ld.u32 	%r89, [%rd16+32];
	ld.u32 	%r93, [%rd16+52];
	ld.u32 	%r92, [%rd16+36];
	// begin inline asm
	add.rn.ftz.f32 %r82, %r89, %r90;
	// end inline asm
	st.u32 	[%rd16+32], %r82;
	// begin inline asm
	add.rn.ftz.f32 %r85, %r92, %r93;
	// end inline asm
	st.u32 	[%rd16+36], %r85;
	// begin inline asm
	sub.rn.ftz.f32 %r88, %r89, %r90;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r91, %r92, %r93;
	// end inline asm
	st.u32 	[%rd16+48], %r88;
	st.u32 	[%rd16+52], %r91;
	ld.u32 	%r102, [%rd16+56];
	ld.u32 	%r101, [%rd16+40];
	ld.u32 	%r105, [%rd16+60];
	ld.u32 	%r104, [%rd16+44];
	// begin inline asm
	add.rn.ftz.f32 %r94, %r101, %r102;
	// end inline asm
	st.u32 	[%rd16+40], %r94;
	// begin inline asm
	add.rn.ftz.f32 %r97, %r104, %r105;
	// end inline asm
	st.u32 	[%rd16+44], %r97;
	// begin inline asm
	sub.rn.ftz.f32 %r107, %r101, %r102;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r103, %r104, %r105;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r106, %r107;
	// end inline asm
	st.u32 	[%rd16+56], %r103;
	st.u32 	[%rd16+60], %r106;
	ld.u32 	%r116, [%rd16+80];
	ld.u32 	%r115, [%rd16+64];
	ld.u32 	%r119, [%rd16+84];
	ld.u32 	%r118, [%rd16+68];
	// begin inline asm
	add.rn.ftz.f32 %r108, %r115, %r116;
	// end inline asm
	st.u32 	[%rd16+64], %r108;
	// begin inline asm
	add.rn.ftz.f32 %r111, %r118, %r119;
	// end inline asm
	st.u32 	[%rd16+68], %r111;
	// begin inline asm
	sub.rn.ftz.f32 %r114, %r115, %r116;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r117, %r118, %r119;
	// end inline asm
	st.u32 	[%rd16+80], %r114;
	st.u32 	[%rd16+84], %r117;
	ld.u32 	%r128, [%rd16+88];
	ld.u32 	%r127, [%rd16+72];
	ld.u32 	%r131, [%rd16+92];
	ld.u32 	%r130, [%rd16+76];
	// begin inline asm
	add.rn.ftz.f32 %r120, %r127, %r128;
	// end inline asm
	st.u32 	[%rd16+72], %r120;
	// begin inline asm
	add.rn.ftz.f32 %r123, %r130, %r131;
	// end inline asm
	st.u32 	[%rd16+76], %r123;
	// begin inline asm
	sub.rn.ftz.f32 %r133, %r127, %r128;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r129, %r130, %r131;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r132, %r133;
	// end inline asm
	st.u32 	[%rd16+88], %r129;
	st.u32 	[%rd16+92], %r132;
	ld.u32 	%r142, [%rd16+112];
	ld.u32 	%r141, [%rd16+96];
	ld.u32 	%r145, [%rd16+116];
	ld.u32 	%r144, [%rd16+100];
	// begin inline asm
	add.rn.ftz.f32 %r134, %r141, %r142;
	// end inline asm
	st.u32 	[%rd16+96], %r134;
	// begin inline asm
	add.rn.ftz.f32 %r137, %r144, %r145;
	// end inline asm
	st.u32 	[%rd16+100], %r137;
	// begin inline asm
	sub.rn.ftz.f32 %r140, %r141, %r142;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r143, %r144, %r145;
	// end inline asm
	st.u32 	[%rd16+112], %r140;
	st.u32 	[%rd16+116], %r143;
	ld.u32 	%r154, [%rd16+120];
	ld.u32 	%r153, [%rd16+104];
	ld.u32 	%r157, [%rd16+124];
	ld.u32 	%r156, [%rd16+108];
	// begin inline asm
	add.rn.ftz.f32 %r146, %r153, %r154;
	// end inline asm
	st.u32 	[%rd16+104], %r146;
	// begin inline asm
	add.rn.ftz.f32 %r149, %r156, %r157;
	// end inline asm
	st.u32 	[%rd16+108], %r149;
	// begin inline asm
	sub.rn.ftz.f32 %r159, %r153, %r154;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r155, %r156, %r157;
	// end inline asm
	mov.b32 	%f11, %r155;
	// begin inline asm
	neg.ftz.f32 %r158, %r159;
	// end inline asm
	mov.b32 	%f12, %r158;
	bra.uni 	$L__BB51_40;
$L__BB51_42:
	ld.u32 	%rd140, [%rd16+12];
	ld.u32 	%rd141, [%rd16+8];
	ld.u32 	%rd142, [%rd16+68];
	ld.u32 	%rd143, [%rd16+64];
	ld.u32 	%rd144, [%rd16+20];
	ld.u32 	%rd145, [%rd16+16];
	ld.u32 	%rd146, [%rd16+36];
	ld.u32 	%rd147, [%rd16+32];
	ld.u32 	%rd148, [%rd16+104];
	ld.u32 	%rd149, [%rd16+108];
	ld.u32 	%rd150, [%rd16+88];
	ld.u32 	%rd151, [%rd16+92];
	ld.u32 	%rd152, [%rd16+24];
	ld.u32 	%rd153, [%rd16+28];
	ld.u32 	%rd154, [%rd16+100];
	ld.u32 	%rd155, [%rd16+96];
	ld.u32 	%rd156, [%rd16+56];
	ld.u32 	%rd157, [%rd16+60];
	ld.u32 	%rd158, [%rd16+116];
	ld.u32 	%rd159, [%rd16+112];
	ld.u32 	%rd160, [%rd16+40];
	ld.u32 	%rd161, [%rd16+44];
	ld.u32 	%rd162, [%rd16+84];
	ld.u32 	%rd163, [%rd16+80];
	ld.f32 	%f7, [%rd16];
	ld.f32 	%f8, [%rd16+4];
	st.u32 	[%rd16], %rd141;
	st.u32 	[%rd16+4], %rd140;
	st.f32 	[%rd16+64], %f7;
	st.f32 	[%rd16+68], %f8;
	ld.u32 	%rd164, [%rd16+76];
	ld.u32 	%rd165, [%rd16+72];
	st.u32 	[%rd16+8], %rd165;
	st.u32 	[%rd16+12], %rd164;
	st.u32 	[%rd16+72], %rd143;
	st.u32 	[%rd16+76], %rd142;
	st.u32 	[%rd16+20], %rd161;
	st.u32 	[%rd16+16], %rd160;
	st.u32 	[%rd16+80], %rd147;
	st.u32 	[%rd16+84], %rd146;
	st.u32 	[%rd16+28], %rd149;
	st.u32 	[%rd16+24], %rd148;
	st.u32 	[%rd16+88], %rd155;
	st.u32 	[%rd16+92], %rd154;
	st.u32 	[%rd16+36], %rd153;
	st.u32 	[%rd16+32], %rd152;
	st.u32 	[%rd16+96], %rd145;
	st.u32 	[%rd16+100], %rd144;
	st.u32 	[%rd16+44], %rd151;
	st.u32 	[%rd16+40], %rd150;
	st.u32 	[%rd16+104], %rd163;
	st.u32 	[%rd16+108], %rd162;
	ld.f32 	%f9, [%rd16+48];
	ld.f32 	%f10, [%rd16+52];
	st.u32 	[%rd16+52], %rd157;
	st.u32 	[%rd16+48], %rd156;
	st.f32 	[%rd16+112], %f9;
	st.f32 	[%rd16+116], %f10;
	ld.u32 	%rd166, [%rd16+120];
	ld.u32 	%rd167, [%rd16+124];
	st.u32 	[%rd16+60], %rd167;
	st.u32 	[%rd16+56], %rd166;
	st.u32 	[%rd16+120], %rd159;
	st.u32 	[%rd16+124], %rd158;
	ret;
$L__BB51_4:
	mov.u64 	%rd168, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_20;
	cvta.global.u64 	%rd169, %rd168;
	{ // callseq 259, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd169;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 259
$L__BB51_6:
	mov.u64 	%rd89, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_21;
	cvta.global.u64 	%rd90, %rd89;
	{ // callseq 258, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd90;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 258

}
	// .globl	cyclostationary_complete_32_kernel
.visible .entry cyclostationary_complete_32_kernel(
	.param .u64 cyclostationary_complete_32_kernel_param_0
)
{
	.reg .pred 	%p<40>;
	.reg .b32 	%r<169>;
	.reg .f32 	%f<33>;
	.reg .b64 	%rd<255>;

	ld.param.u64 	%rd91, [cyclostationary_complete_32_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd91;
	ld.global.nc.u64 	%rd3, [%rd1];
	ld.global.nc.u64 	%rd4, [%rd1+8];
	mov.u32 	%r2, %ctaid.x;
	cvt.u64.u32 	%rd6, %r2;
	mov.u32 	%r3, %ntid.x;
	ld.global.nc.u64 	%rd9, [%rd1+40];
	mul.wide.u32 	%rd10, %r3, 32;
	and.b64  	%rd93, %rd9, -4294967296;
	setp.ne.s64 	%p1, %rd93, 0;
	@%p1 bra 	$L__BB52_2;
	bra.uni 	$L__BB52_1;
$L__BB52_2:
	rem.u64 	%rd230, %rd9, %rd10;
	bra.uni 	$L__BB52_3;
$L__BB52_1:
	cvt.u32.u64 	%r4, %rd10;
	cvt.u32.u64 	%r5, %rd9;
	rem.u32 	%r6, %r5, %r4;
	cvt.u64.u32 	%rd230, %r6;
$L__BB52_3:
	sub.s64 	%rd94, %rd9, %rd230;
	mul.lo.s64 	%rd14, %rd10, %rd6;
	setp.gt.u64 	%p2, %rd94, %rd14;
	sub.s64 	%rd95, %rd94, %rd14;
	setp.ge.u64 	%p3, %rd95, %rd10;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB52_5;
	bra.uni 	$L__BB52_4;
$L__BB52_5:
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd2, %r1;
	ld.global.nc.u64 	%rd15, [%rd1+32];
	shl.b64 	%rd98, %rd2, 5;
	setp.lt.u64 	%p5, %rd98, %rd10;
	@%p5 bra 	$L__BB52_7;
	bra.uni 	$L__BB52_6;
$L__BB52_7:
	cvt.u64.u32 	%rd7, %r3;
	shl.b64 	%rd96, %rd14, 3;
	setp.le.u64 	%p6, %rd4, %rd6;
	mov.u64 	%rd234, 0;
	mov.u64 	%rd232, %rd234;
	@%p6 bra 	$L__BB52_12;
	max.u64 	%rd103, %rd4, %rd6;
	not.b64 	%rd104, %rd6;
	add.s64 	%rd17, %rd104, %rd103;
	and.b64  	%rd105, %rd17, -4294967296;
	setp.ne.s64 	%p7, %rd105, 0;
	@%p7 bra 	$L__BB52_10;
	bra.uni 	$L__BB52_9;
$L__BB52_10:
	div.u64 	%rd231, %rd17, %rd7;
	bra.uni 	$L__BB52_11;
$L__BB52_9:
	cvt.u32.u64 	%r7, %rd7;
	cvt.u32.u64 	%r8, %rd17;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd231, %r9;
$L__BB52_11:
	add.s64 	%rd232, %rd231, 1;
$L__BB52_12:
	add.s64 	%rd97, %rd15, %rd96;
	shl.b64 	%rd99, %rd2, 8;
	setp.le.u64 	%p8, %rd4, %rd2;
	@%p8 bra 	$L__BB52_17;
	max.u64 	%rd107, %rd4, %rd2;
	not.b64 	%rd108, %rd2;
	add.s64 	%rd23, %rd108, %rd107;
	and.b64  	%rd109, %rd23, -4294967296;
	setp.ne.s64 	%p9, %rd109, 0;
	@%p9 bra 	$L__BB52_15;
	bra.uni 	$L__BB52_14;
$L__BB52_15:
	div.u64 	%rd233, %rd23, %rd7;
	bra.uni 	$L__BB52_16;
$L__BB52_14:
	cvt.u32.u64 	%r10, %rd7;
	cvt.u32.u64 	%r11, %rd23;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd233, %r12;
$L__BB52_16:
	add.s64 	%rd234, %rd233, 1;
$L__BB52_17:
	add.s64 	%rd16, %rd97, %rd99;
	min.u64 	%rd29, %rd232, %rd234;
	setp.eq.s64 	%p10, %rd29, 0;
	@%p10 bra 	$L__BB52_27;
	shl.b64 	%rd92, %rd4, 3;
	add.s64 	%rd5, %rd3, %rd92;
	cvt.u32.u64 	%r13, %rd6;
	setp.eq.s32 	%p11, %r13, 0;
	@%p11 bra 	$L__BB52_20;
	setp.gt.u64 	%p12, %rd4, %rd6;
	shl.b64 	%rd110, %rd6, 3;
	add.s64 	%rd111, %rd3, %rd110;
	add.s64 	%rd112, %rd111, 8;
	selp.b64 	%rd241, %rd112, %rd5, %p12;
	selp.b64 	%rd236, %rd111, 0, %p12;
	bra.uni 	$L__BB52_21;
$L__BB52_20:
	setp.eq.s64 	%p13, %rd4, 0;
	selp.b64 	%rd113, 0, 8, %p13;
	add.s64 	%rd241, %rd3, %rd113;
	selp.b64 	%rd236, 0, %rd3, %p13;
$L__BB52_21:
	cvt.u32.u64 	%r14, %rd2;
	setp.eq.s32 	%p14, %r14, 0;
	@%p14 bra 	$L__BB52_23;
	setp.gt.u64 	%p15, %rd4, %rd2;
	shl.b64 	%rd114, %rd2, 3;
	add.s64 	%rd115, %rd3, %rd114;
	add.s64 	%rd116, %rd115, 8;
	selp.b64 	%rd242, %rd116, %rd5, %p15;
	selp.b64 	%rd238, %rd115, 0, %p15;
	bra.uni 	$L__BB52_24;
$L__BB52_23:
	setp.eq.s64 	%p16, %rd4, 0;
	selp.b64 	%rd117, 0, 8, %p16;
	add.s64 	%rd242, %rd3, %rd117;
	selp.b64 	%rd238, 0, %rd3, %p16;
$L__BB52_24:
	ld.u32 	%r16, [%rd238+4];
	ld.u32 	%r19, [%rd238];
	ld.u32 	%r18, [%rd236];
	ld.u32 	%r21, [%rd236+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r16;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r23, %r17, %r20;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r26, %r18, %r22;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r29, %r21, %r19;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r32, %r26, %r29;
	// end inline asm
	st.u32 	[%rd16], %r23;
	st.u32 	[%rd16+4], %r32;
	setp.eq.s64 	%p17, %rd29, 1;
	@%p17 bra 	$L__BB52_27;
	add.s64 	%rd8, %rd7, -1;
	min.u64 	%rd30, %rd29, 32;
	shl.b64 	%rd43, %rd30, 3;
	mul.lo.s64 	%rd119, %rd7, %rd6;
	shl.b64 	%rd120, %rd119, 8;
	add.s64 	%rd122, %rd120, %rd99;
	add.s64 	%rd123, %rd122, %rd15;
	add.s64 	%rd239, %rd123, 12;
	mov.u64 	%rd240, 248;
$L__BB52_26:
	sub.s64 	%rd124, %rd5, %rd241;
	shr.u64 	%rd125, %rd124, 3;
	setp.gt.u64 	%p18, %rd125, %rd8;
	shl.b64 	%rd126, %rd7, 3;
	add.s64 	%rd127, %rd241, %rd126;
	add.s64 	%rd128, %rd127, -8;
	selp.b64 	%rd129, %rd128, 0, %p18;
	selp.b64 	%rd241, %rd127, %rd5, %p18;
	sub.s64 	%rd130, %rd5, %rd242;
	shr.u64 	%rd131, %rd130, 3;
	setp.gt.u64 	%p19, %rd131, %rd8;
	add.s64 	%rd132, %rd242, %rd126;
	add.s64 	%rd133, %rd132, -8;
	selp.b64 	%rd134, %rd133, 0, %p19;
	selp.b64 	%rd242, %rd132, %rd5, %p19;
	ld.u32 	%r36, [%rd134+4];
	ld.u32 	%r39, [%rd134];
	ld.u32 	%r38, [%rd129];
	ld.u32 	%r41, [%rd129+4];
	// begin inline asm
	neg.ftz.f32 %r42, %r36;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r41, %r42;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r37, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r41, %r39;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r52, %r46, %r49;
	// end inline asm
	st.u32 	[%rd239+-4], %r43;
	st.u32 	[%rd239], %r52;
	add.s64 	%rd240, %rd240, -8;
	add.s64 	%rd135, %rd43, %rd240;
	add.s64 	%rd239, %rd239, 8;
	setp.ne.s64 	%p20, %rd135, 256;
	@%p20 bra 	$L__BB52_26;
$L__BB52_27:
	ld.global.nc.u64 	%rd53, [%rd1+16];
	ld.global.nc.u64 	%rd54, [%rd1+24];
	add.s64 	%rd55, %rd54, -1;
	mov.u64 	%rd246, 5;
	mov.u64 	%rd137, 2;
	setp.eq.s64 	%p27, %rd54, 0;
	bra.uni 	$L__BB52_28;
$L__BB52_49:
	setp.eq.s64 	%p34, %rd246, 0;
	@%p34 bra 	$L__BB52_33;
$L__BB52_28:
	add.s64 	%rd246, %rd246, -1;
	cvt.u32.u64 	%r55, %rd246;
	shl.b64 	%rd65, %rd137, %r55;
	setp.gt.u64 	%p21, %rd65, 4;
	@%p21 bra 	$L__BB52_40;
	bra.uni 	$L__BB52_29;
$L__BB52_40:
	neg.s64 	%rd143, %rd65;
	and.b64  	%rd67, %rd143, 32;
	setp.lt.u64 	%p26, %rd67, %rd65;
	@%p26 bra 	$L__BB52_49;
	mov.u64 	%rd142, 1;
	shl.b64 	%rd66, %rd142, %r55;
	sub.s64 	%rd247, %rd67, %rd65;
	shl.b64 	%rd144, %rd65, 3;
	add.s64 	%rd248, %rd16, %rd144;
	mov.u64 	%rd145, 8;
	shl.b64 	%rd70, %rd145, %r55;
	and.b64  	%rd146, %rd66, 2305843009213693951;
	shr.u64 	%rd147, %rd55, %r55;
	add.s64 	%rd148, %rd147, 1;
	selp.b64 	%rd149, 0, %rd148, %p27;
	min.u64 	%rd71, %rd146, %rd149;
	shl.b64 	%rd72, %rd66, 3;
	or.b64  	%rd73, %rd72, 4;
	setp.eq.s64 	%p28, %rd71, 0;
	setp.eq.s64 	%p29, %rd71, 1;
	mov.u64 	%rd249, %rd16;
	bra.uni 	$L__BB52_42;
$L__BB52_46:
	setp.lt.u64 	%p31, %rd247, %rd65;
	selp.b64 	%rd153, 0, %rd65, %p31;
	shl.b64 	%rd154, %rd153, 3;
	add.s64 	%rd248, %rd249, %rd154;
	sub.s64 	%rd247, %rd247, %rd153;
	setp.eq.s64 	%p32, %rd249, 0;
	or.pred  	%p33, %p31, %p32;
	@%p33 bra 	$L__BB52_49;
$L__BB52_42:
	mov.u64 	%rd76, %rd249;
	mov.u64 	%rd249, %rd248;
	@%p28 bra 	$L__BB52_46;
	add.s64 	%rd77, %rd76, %rd70;
	ld.u32 	%r110, [%rd77];
	ld.u32 	%r109, [%rd76];
	ld.u32 	%r113, [%rd77+4];
	ld.u32 	%r112, [%rd76+4];
	// begin inline asm
	sub.rn.ftz.f32 %r121, %r109, %r110;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r124, %r112, %r113;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r114, %r109, %r110;
	// end inline asm
	st.u32 	[%rd76], %r114;
	// begin inline asm
	add.rn.ftz.f32 %r117, %r112, %r113;
	// end inline asm
	st.u32 	[%rd76+4], %r117;
	ld.u32 	%r134, [%rd53];
	ld.u32 	%r131, [%rd53+4];
	// begin inline asm
	mul.rn.ftz.f32 %r120, %r121, %r134;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r123, %r124, %r131;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r126, %r120, %r123;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r129, %r121, %r131;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r132, %r124, %r134;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r135, %r129, %r132;
	// end inline asm
	st.u32 	[%rd77], %r126;
	st.u32 	[%rd77+4], %r135;
	@%p29 bra 	$L__BB52_46;
	add.s64 	%rd250, %rd76, 12;
	mov.u64 	%rd251, %rd53;
	mov.u64 	%rd252, %rd142;
$L__BB52_45:
	add.s64 	%rd252, %rd252, 1;
	add.s64 	%rd151, %rd250, %rd70;
	add.s64 	%rd152, %rd251, %rd73;
	ld.u32 	%r140, [%rd151+-4];
	ld.u32 	%r139, [%rd250+-4];
	ld.u32 	%r143, [%rd151];
	ld.u32 	%r142, [%rd250];
	// begin inline asm
	sub.rn.ftz.f32 %r151, %r139, %r140;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r154, %r142, %r143;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r144, %r139, %r140;
	// end inline asm
	st.u32 	[%rd250+-4], %r144;
	// begin inline asm
	add.rn.ftz.f32 %r147, %r142, %r143;
	// end inline asm
	st.u32 	[%rd250], %r147;
	ld.u32 	%r164, [%rd152+-4];
	ld.u32 	%r161, [%rd152];
	// begin inline asm
	mul.rn.ftz.f32 %r150, %r151, %r164;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r153, %r154, %r161;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r156, %r150, %r153;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r159, %r151, %r161;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r162, %r154, %r164;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r165, %r159, %r162;
	// end inline asm
	st.u32 	[%rd151+-4], %r156;
	st.u32 	[%rd151], %r165;
	add.s64 	%rd251, %rd251, %rd72;
	add.s64 	%rd250, %rd250, 8;
	setp.ne.s64 	%p30, %rd71, %rd252;
	@%p30 bra 	$L__BB52_45;
	bra.uni 	$L__BB52_46;
$L__BB52_29:
	setp.eq.s64 	%p22, %rd65, 2;
	@%p22 bra 	$L__BB52_47;
	setp.ne.s64 	%p23, %rd65, 4;
	@%p23 bra 	$L__BB52_49;
	mov.u64 	%rd254, 0;
$L__BB52_32:
	add.s64 	%rd139, %rd16, %rd254;
	ld.u32 	%r58, [%rd139+16];
	ld.u32 	%r57, [%rd139];
	ld.u32 	%r61, [%rd139+20];
	ld.u32 	%r60, [%rd139+4];
	// begin inline asm
	add.rn.ftz.f32 %r56, %r57, %r58;
	// end inline asm
	st.u32 	[%rd139], %r56;
	// begin inline asm
	add.rn.ftz.f32 %r59, %r60, %r61;
	// end inline asm
	st.u32 	[%rd139+4], %r59;
	// begin inline asm
	sub.rn.ftz.f32 %r62, %r57, %r58;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r65, %r60, %r61;
	// end inline asm
	st.u32 	[%rd139+16], %r62;
	st.u32 	[%rd139+20], %r65;
	ld.u32 	%r76, [%rd139+24];
	ld.u32 	%r75, [%rd139+8];
	ld.u32 	%r79, [%rd139+28];
	ld.u32 	%r78, [%rd139+12];
	// begin inline asm
	add.rn.ftz.f32 %r68, %r75, %r76;
	// end inline asm
	st.u32 	[%rd139+8], %r68;
	// begin inline asm
	add.rn.ftz.f32 %r71, %r78, %r79;
	// end inline asm
	st.u32 	[%rd139+12], %r71;
	// begin inline asm
	sub.rn.ftz.f32 %r74, %r75, %r76;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r78, %r79;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r80, %r74;
	// end inline asm
	st.u32 	[%rd139+24], %r77;
	st.u32 	[%rd139+28], %r80;
	add.s64 	%rd254, %rd254, 32;
	setp.ne.s64 	%p24, %rd254, 256;
	@%p24 bra 	$L__BB52_32;
	bra.uni 	$L__BB52_49;
$L__BB52_47:
	mov.u64 	%rd253, 0;
$L__BB52_48:
	add.s64 	%rd141, %rd16, %rd253;
	ld.u32 	%r84, [%rd141+8];
	ld.u32 	%r83, [%rd141];
	ld.u32 	%r87, [%rd141+12];
	ld.u32 	%r86, [%rd141+4];
	// begin inline asm
	add.rn.ftz.f32 %r82, %r83, %r84;
	// end inline asm
	st.u32 	[%rd141], %r82;
	// begin inline asm
	add.rn.ftz.f32 %r85, %r86, %r87;
	// end inline asm
	st.u32 	[%rd141+4], %r85;
	// begin inline asm
	sub.rn.ftz.f32 %r88, %r83, %r84;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r91, %r86, %r87;
	// end inline asm
	st.u32 	[%rd141+8], %r88;
	st.u32 	[%rd141+12], %r91;
	ld.u32 	%r102, [%rd141+24];
	ld.u32 	%r101, [%rd141+16];
	ld.u32 	%r105, [%rd141+28];
	ld.u32 	%r104, [%rd141+20];
	// begin inline asm
	add.rn.ftz.f32 %r94, %r101, %r102;
	// end inline asm
	st.u32 	[%rd141+16], %r94;
	// begin inline asm
	add.rn.ftz.f32 %r97, %r104, %r105;
	// end inline asm
	st.u32 	[%rd141+20], %r97;
	// begin inline asm
	sub.rn.ftz.f32 %r100, %r101, %r102;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r103, %r104, %r105;
	// end inline asm
	st.u32 	[%rd141+24], %r100;
	st.u32 	[%rd141+28], %r103;
	add.s64 	%rd253, %rd253, 32;
	setp.eq.s64 	%p25, %rd253, 256;
	@%p25 bra 	$L__BB52_49;
	bra.uni 	$L__BB52_48;
$L__BB52_33:
	mov.u64 	%rd245, 1;
	mov.u64 	%rd244, 16;
	mov.u64 	%rd155, 8;
	mov.u64 	%rd243, %rd155;
$L__BB52_34:
	add.s64 	%rd59, %rd243, -1;
	not.b64 	%rd158, %rd243;
	and.b64  	%rd159, %rd158, %rd59;
	popc.b64 	%r168, %rd159;
	shl.b64 	%rd161, %rd137, %r168;
	xor.b64  	%rd244, %rd161, %rd244;
	shr.u64 	%rd163, %rd155, %r168;
	xor.b64  	%rd245, %rd163, %rd245;
	setp.ge.u64 	%p35, %rd244, %rd245;
	setp.lt.u64 	%p39, %rd244, 32;
	@%p35 bra 	$L__BB52_38;
	@%p39 bra 	$L__BB52_37;
	bra.uni 	$L__BB52_36;
$L__BB52_37:
	shl.b64 	%rd166, %rd244, 3;
	add.s64 	%rd167, %rd16, %rd166;
	shl.b64 	%rd168, %rd245, 3;
	add.s64 	%rd169, %rd16, %rd168;
	ld.u32 	%rd170, [%rd167];
	ld.u32 	%rd171, [%rd167+4];
	ld.u32 	%rd172, [%rd169+4];
	ld.u32 	%rd173, [%rd169];
	st.u32 	[%rd167], %rd173;
	st.u32 	[%rd167+4], %rd172;
	st.u32 	[%rd169+4], %rd171;
	st.u32 	[%rd169], %rd170;
	xor.b64  	%rd174, %rd244, 31;
	xor.b64  	%rd175, %rd245, 31;
	shl.b64 	%rd176, %rd174, 3;
	add.s64 	%rd177, %rd16, %rd176;
	shl.b64 	%rd178, %rd175, 3;
	add.s64 	%rd179, %rd16, %rd178;
	ld.u32 	%rd180, [%rd177];
	ld.u32 	%rd181, [%rd177+4];
	ld.u32 	%rd182, [%rd179+4];
	ld.u32 	%rd183, [%rd179];
	st.u32 	[%rd177], %rd183;
	st.u32 	[%rd177+4], %rd182;
	st.u32 	[%rd179+4], %rd181;
	st.u32 	[%rd179], %rd180;
$L__BB52_38:
	xor.b64  	%rd62, %rd244, 1;
	@%p39 bra 	$L__BB52_50;
	bra.uni 	$L__BB52_39;
$L__BB52_50:
	xor.b64  	%rd186, %rd245, 16;
	shl.b64 	%rd187, %rd62, 3;
	add.s64 	%rd188, %rd16, %rd187;
	shl.b64 	%rd189, %rd186, 3;
	add.s64 	%rd190, %rd16, %rd189;
	ld.u32 	%rd191, [%rd188];
	ld.u32 	%rd192, [%rd188+4];
	ld.u32 	%rd193, [%rd190+4];
	ld.u32 	%rd194, [%rd190];
	st.u32 	[%rd188], %rd194;
	st.u32 	[%rd188+4], %rd193;
	st.u32 	[%rd190+4], %rd192;
	st.u32 	[%rd190], %rd191;
	setp.eq.s64 	%p38, %rd59, 0;
	mov.u64 	%rd243, %rd59;
	@%p38 bra 	$L__BB52_51;
	bra.uni 	$L__BB52_34;
$L__BB52_51:
	ld.f32 	%f1, [%rd16];
	ld.f32 	%f2, [%rd16+4];
	ld.u32 	%rd195, [%rd16+132];
	ld.u32 	%rd196, [%rd16+128];
	st.u32 	[%rd16], %rd196;
	st.u32 	[%rd16+4], %rd195;
	st.f32 	[%rd16+128], %f1;
	st.f32 	[%rd16+132], %f2;
	ld.f32 	%f3, [%rd16+8];
	ld.f32 	%f4, [%rd16+12];
	ld.u32 	%rd197, [%rd16+140];
	ld.u32 	%rd198, [%rd16+136];
	st.u32 	[%rd16+8], %rd198;
	st.u32 	[%rd16+12], %rd197;
	st.f32 	[%rd16+136], %f3;
	st.f32 	[%rd16+140], %f4;
	ld.f32 	%f5, [%rd16+16];
	ld.f32 	%f6, [%rd16+20];
	ld.u32 	%rd199, [%rd16+148];
	ld.u32 	%rd200, [%rd16+144];
	st.u32 	[%rd16+16], %rd200;
	st.u32 	[%rd16+20], %rd199;
	st.f32 	[%rd16+144], %f5;
	st.f32 	[%rd16+148], %f6;
	ld.f32 	%f7, [%rd16+24];
	ld.f32 	%f8, [%rd16+28];
	ld.u32 	%rd201, [%rd16+152];
	ld.u32 	%rd202, [%rd16+156];
	st.u32 	[%rd16+28], %rd202;
	st.u32 	[%rd16+24], %rd201;
	st.f32 	[%rd16+152], %f7;
	st.f32 	[%rd16+156], %f8;
	ld.f32 	%f9, [%rd16+32];
	ld.f32 	%f10, [%rd16+36];
	ld.u32 	%rd203, [%rd16+160];
	ld.u32 	%rd204, [%rd16+164];
	st.u32 	[%rd16+36], %rd204;
	st.u32 	[%rd16+32], %rd203;
	st.f32 	[%rd16+160], %f9;
	st.f32 	[%rd16+164], %f10;
	ld.f32 	%f11, [%rd16+40];
	ld.f32 	%f12, [%rd16+44];
	ld.u32 	%rd205, [%rd16+168];
	ld.u32 	%rd206, [%rd16+172];
	st.u32 	[%rd16+44], %rd206;
	st.u32 	[%rd16+40], %rd205;
	st.f32 	[%rd16+168], %f11;
	st.f32 	[%rd16+172], %f12;
	ld.f32 	%f13, [%rd16+48];
	ld.f32 	%f14, [%rd16+52];
	ld.u32 	%rd207, [%rd16+176];
	ld.u32 	%rd208, [%rd16+180];
	st.u32 	[%rd16+52], %rd208;
	st.u32 	[%rd16+48], %rd207;
	st.f32 	[%rd16+176], %f13;
	st.f32 	[%rd16+180], %f14;
	ld.f32 	%f15, [%rd16+56];
	ld.f32 	%f16, [%rd16+60];
	ld.u32 	%rd209, [%rd16+184];
	ld.u32 	%rd210, [%rd16+188];
	st.u32 	[%rd16+60], %rd210;
	st.u32 	[%rd16+56], %rd209;
	st.f32 	[%rd16+184], %f15;
	st.f32 	[%rd16+188], %f16;
	ld.f32 	%f17, [%rd16+64];
	ld.f32 	%f18, [%rd16+68];
	ld.u32 	%rd211, [%rd16+192];
	ld.u32 	%rd212, [%rd16+196];
	st.u32 	[%rd16+68], %rd212;
	st.u32 	[%rd16+64], %rd211;
	st.f32 	[%rd16+192], %f17;
	st.f32 	[%rd16+196], %f18;
	ld.f32 	%f19, [%rd16+72];
	ld.f32 	%f20, [%rd16+76];
	ld.u32 	%rd213, [%rd16+200];
	ld.u32 	%rd214, [%rd16+204];
	st.u32 	[%rd16+76], %rd214;
	st.u32 	[%rd16+72], %rd213;
	st.f32 	[%rd16+200], %f19;
	st.f32 	[%rd16+204], %f20;
	ld.f32 	%f21, [%rd16+80];
	ld.f32 	%f22, [%rd16+84];
	ld.u32 	%rd215, [%rd16+208];
	ld.u32 	%rd216, [%rd16+212];
	st.u32 	[%rd16+84], %rd216;
	st.u32 	[%rd16+80], %rd215;
	st.f32 	[%rd16+208], %f21;
	st.f32 	[%rd16+212], %f22;
	ld.f32 	%f23, [%rd16+88];
	ld.f32 	%f24, [%rd16+92];
	ld.u32 	%rd217, [%rd16+216];
	ld.u32 	%rd218, [%rd16+220];
	st.u32 	[%rd16+92], %rd218;
	st.u32 	[%rd16+88], %rd217;
	st.f32 	[%rd16+216], %f23;
	st.f32 	[%rd16+220], %f24;
	ld.f32 	%f25, [%rd16+96];
	ld.f32 	%f26, [%rd16+100];
	ld.u32 	%rd219, [%rd16+224];
	ld.u32 	%rd220, [%rd16+228];
	st.u32 	[%rd16+100], %rd220;
	st.u32 	[%rd16+96], %rd219;
	st.f32 	[%rd16+224], %f25;
	st.f32 	[%rd16+228], %f26;
	ld.f32 	%f27, [%rd16+104];
	ld.f32 	%f28, [%rd16+108];
	ld.u32 	%rd221, [%rd16+232];
	ld.u32 	%rd222, [%rd16+236];
	st.u32 	[%rd16+108], %rd222;
	st.u32 	[%rd16+104], %rd221;
	st.f32 	[%rd16+232], %f27;
	st.f32 	[%rd16+236], %f28;
	ld.f32 	%f29, [%rd16+112];
	ld.f32 	%f30, [%rd16+116];
	ld.u32 	%rd223, [%rd16+240];
	ld.u32 	%rd224, [%rd16+244];
	st.u32 	[%rd16+116], %rd224;
	st.u32 	[%rd16+112], %rd223;
	st.f32 	[%rd16+240], %f29;
	st.f32 	[%rd16+244], %f30;
	ld.f32 	%f31, [%rd16+120];
	ld.f32 	%f32, [%rd16+124];
	ld.u32 	%rd225, [%rd16+248];
	ld.u32 	%rd226, [%rd16+252];
	st.u32 	[%rd16+124], %rd226;
	st.u32 	[%rd16+120], %rd225;
	st.f32 	[%rd16+248], %f31;
	st.f32 	[%rd16+252], %f32;
	ret;
$L__BB52_39:
	mov.u64 	%rd184, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_23;
	cvta.global.u64 	%rd185, %rd184;
	{ // callseq 262, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd62;
	.param .b64 param1;
	st.param.b64 	[param1+0], 32;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd185;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 262
$L__BB52_36:
	mov.u64 	%rd164, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_22;
	cvta.global.u64 	%rd165, %rd164;
	{ // callseq 261, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd244;
	.param .b64 param1;
	st.param.b64 	[param1+0], 32;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd165;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 261
$L__BB52_4:
	mov.u64 	%rd227, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_20;
	cvta.global.u64 	%rd228, %rd227;
	{ // callseq 263, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd228;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 263
$L__BB52_6:
	mov.u64 	%rd100, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_21;
	cvta.global.u64 	%rd101, %rd100;
	{ // callseq 260, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd101;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 260

}
	// .globl	cyclostationary_complete_64_kernel
.visible .entry cyclostationary_complete_64_kernel(
	.param .u64 cyclostationary_complete_64_kernel_param_0
)
{
	.reg .pred 	%p<41>;
	.reg .b32 	%r<169>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<236>;

	ld.param.u64 	%rd93, [cyclostationary_complete_64_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd93;
	ld.global.nc.u64 	%rd3, [%rd1];
	ld.global.nc.u64 	%rd4, [%rd1+8];
	mov.u32 	%r2, %ctaid.x;
	cvt.u64.u32 	%rd6, %r2;
	mov.u32 	%r3, %ntid.x;
	ld.global.nc.u64 	%rd9, [%rd1+40];
	mul.wide.u32 	%rd10, %r3, 64;
	and.b64  	%rd95, %rd9, -4294967296;
	setp.ne.s64 	%p1, %rd95, 0;
	@%p1 bra 	$L__BB53_2;
	bra.uni 	$L__BB53_1;
$L__BB53_2:
	rem.u64 	%rd210, %rd9, %rd10;
	bra.uni 	$L__BB53_3;
$L__BB53_1:
	cvt.u32.u64 	%r4, %rd10;
	cvt.u32.u64 	%r5, %rd9;
	rem.u32 	%r6, %r5, %r4;
	cvt.u64.u32 	%rd210, %r6;
$L__BB53_3:
	sub.s64 	%rd96, %rd9, %rd210;
	mul.lo.s64 	%rd14, %rd10, %rd6;
	setp.gt.u64 	%p2, %rd96, %rd14;
	sub.s64 	%rd97, %rd96, %rd14;
	setp.ge.u64 	%p3, %rd97, %rd10;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB53_5;
	bra.uni 	$L__BB53_4;
$L__BB53_5:
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd2, %r1;
	ld.global.nc.u64 	%rd15, [%rd1+32];
	shl.b64 	%rd100, %rd2, 6;
	setp.lt.u64 	%p5, %rd100, %rd10;
	@%p5 bra 	$L__BB53_7;
	bra.uni 	$L__BB53_6;
$L__BB53_7:
	cvt.u64.u32 	%rd7, %r3;
	shl.b64 	%rd98, %rd14, 3;
	setp.le.u64 	%p6, %rd4, %rd6;
	mov.u64 	%rd214, 0;
	mov.u64 	%rd212, %rd214;
	@%p6 bra 	$L__BB53_12;
	max.u64 	%rd105, %rd4, %rd6;
	not.b64 	%rd106, %rd6;
	add.s64 	%rd17, %rd106, %rd105;
	and.b64  	%rd107, %rd17, -4294967296;
	setp.ne.s64 	%p7, %rd107, 0;
	@%p7 bra 	$L__BB53_10;
	bra.uni 	$L__BB53_9;
$L__BB53_10:
	div.u64 	%rd211, %rd17, %rd7;
	bra.uni 	$L__BB53_11;
$L__BB53_9:
	cvt.u32.u64 	%r7, %rd7;
	cvt.u32.u64 	%r8, %rd17;
	div.u32 	%r9, %r8, %r7;
	cvt.u64.u32 	%rd211, %r9;
$L__BB53_11:
	add.s64 	%rd212, %rd211, 1;
$L__BB53_12:
	add.s64 	%rd99, %rd15, %rd98;
	shl.b64 	%rd101, %rd2, 9;
	setp.le.u64 	%p8, %rd4, %rd2;
	@%p8 bra 	$L__BB53_17;
	max.u64 	%rd109, %rd4, %rd2;
	not.b64 	%rd110, %rd2;
	add.s64 	%rd23, %rd110, %rd109;
	and.b64  	%rd111, %rd23, -4294967296;
	setp.ne.s64 	%p9, %rd111, 0;
	@%p9 bra 	$L__BB53_15;
	bra.uni 	$L__BB53_14;
$L__BB53_15:
	div.u64 	%rd213, %rd23, %rd7;
	bra.uni 	$L__BB53_16;
$L__BB53_14:
	cvt.u32.u64 	%r10, %rd7;
	cvt.u32.u64 	%r11, %rd23;
	div.u32 	%r12, %r11, %r10;
	cvt.u64.u32 	%rd213, %r12;
$L__BB53_16:
	add.s64 	%rd214, %rd213, 1;
$L__BB53_17:
	add.s64 	%rd16, %rd99, %rd101;
	min.u64 	%rd29, %rd212, %rd214;
	setp.eq.s64 	%p10, %rd29, 0;
	@%p10 bra 	$L__BB53_27;
	shl.b64 	%rd94, %rd4, 3;
	add.s64 	%rd5, %rd3, %rd94;
	cvt.u32.u64 	%r13, %rd6;
	setp.eq.s32 	%p11, %r13, 0;
	@%p11 bra 	$L__BB53_20;
	setp.gt.u64 	%p12, %rd4, %rd6;
	shl.b64 	%rd112, %rd6, 3;
	add.s64 	%rd113, %rd3, %rd112;
	add.s64 	%rd114, %rd113, 8;
	selp.b64 	%rd221, %rd114, %rd5, %p12;
	selp.b64 	%rd216, %rd113, 0, %p12;
	bra.uni 	$L__BB53_21;
$L__BB53_20:
	setp.eq.s64 	%p13, %rd4, 0;
	selp.b64 	%rd115, 0, 8, %p13;
	add.s64 	%rd221, %rd3, %rd115;
	selp.b64 	%rd216, 0, %rd3, %p13;
$L__BB53_21:
	cvt.u32.u64 	%r14, %rd2;
	setp.eq.s32 	%p14, %r14, 0;
	@%p14 bra 	$L__BB53_23;
	setp.gt.u64 	%p15, %rd4, %rd2;
	shl.b64 	%rd116, %rd2, 3;
	add.s64 	%rd117, %rd3, %rd116;
	add.s64 	%rd118, %rd117, 8;
	selp.b64 	%rd222, %rd118, %rd5, %p15;
	selp.b64 	%rd218, %rd117, 0, %p15;
	bra.uni 	$L__BB53_24;
$L__BB53_23:
	setp.eq.s64 	%p16, %rd4, 0;
	selp.b64 	%rd119, 0, 8, %p16;
	add.s64 	%rd222, %rd3, %rd119;
	selp.b64 	%rd218, 0, %rd3, %p16;
$L__BB53_24:
	ld.u32 	%r16, [%rd218+4];
	ld.u32 	%r19, [%rd218];
	ld.u32 	%r18, [%rd216];
	ld.u32 	%r21, [%rd216+4];
	// begin inline asm
	neg.ftz.f32 %r22, %r16;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r23, %r17, %r20;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r26, %r18, %r22;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r29, %r21, %r19;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r32, %r26, %r29;
	// end inline asm
	st.u32 	[%rd16], %r23;
	st.u32 	[%rd16+4], %r32;
	setp.eq.s64 	%p17, %rd29, 1;
	@%p17 bra 	$L__BB53_27;
	add.s64 	%rd8, %rd7, -1;
	min.u64 	%rd30, %rd29, 64;
	shl.b64 	%rd43, %rd30, 3;
	mul.lo.s64 	%rd121, %rd7, %rd6;
	shl.b64 	%rd122, %rd121, 9;
	add.s64 	%rd124, %rd122, %rd101;
	add.s64 	%rd125, %rd124, %rd15;
	add.s64 	%rd219, %rd125, 12;
	mov.u64 	%rd220, 504;
$L__BB53_26:
	sub.s64 	%rd126, %rd5, %rd221;
	shr.u64 	%rd127, %rd126, 3;
	setp.gt.u64 	%p18, %rd127, %rd8;
	shl.b64 	%rd128, %rd7, 3;
	add.s64 	%rd129, %rd221, %rd128;
	add.s64 	%rd130, %rd129, -8;
	selp.b64 	%rd131, %rd130, 0, %p18;
	selp.b64 	%rd221, %rd129, %rd5, %p18;
	sub.s64 	%rd132, %rd5, %rd222;
	shr.u64 	%rd133, %rd132, 3;
	setp.gt.u64 	%p19, %rd133, %rd8;
	add.s64 	%rd134, %rd222, %rd128;
	add.s64 	%rd135, %rd134, -8;
	selp.b64 	%rd136, %rd135, 0, %p19;
	selp.b64 	%rd222, %rd134, %rd5, %p19;
	ld.u32 	%r36, [%rd136+4];
	ld.u32 	%r39, [%rd136];
	ld.u32 	%r38, [%rd131];
	ld.u32 	%r41, [%rd131+4];
	// begin inline asm
	neg.ftz.f32 %r42, %r36;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r37, %r38, %r39;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r40, %r41, %r42;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r43, %r37, %r40;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r46, %r38, %r42;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r49, %r41, %r39;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r52, %r46, %r49;
	// end inline asm
	st.u32 	[%rd219+-4], %r43;
	st.u32 	[%rd219], %r52;
	add.s64 	%rd220, %rd220, -8;
	add.s64 	%rd137, %rd43, %rd220;
	add.s64 	%rd219, %rd219, 8;
	setp.ne.s64 	%p20, %rd137, 512;
	@%p20 bra 	$L__BB53_26;
$L__BB53_27:
	ld.global.nc.u64 	%rd53, [%rd1+16];
	ld.global.nc.u64 	%rd54, [%rd1+24];
	add.s64 	%rd55, %rd54, -1;
	mov.u64 	%rd227, 6;
	mov.u64 	%rd139, 2;
	setp.eq.s64 	%p27, %rd54, 0;
	bra.uni 	$L__BB53_28;
$L__BB53_53:
	setp.eq.s64 	%p34, %rd227, 0;
	@%p34 bra 	$L__BB53_33;
$L__BB53_28:
	add.s64 	%rd227, %rd227, -1;
	cvt.u32.u64 	%r55, %rd227;
	shl.b64 	%rd67, %rd139, %r55;
	setp.gt.u64 	%p21, %rd67, 4;
	@%p21 bra 	$L__BB53_44;
	bra.uni 	$L__BB53_29;
$L__BB53_44:
	neg.s64 	%rd145, %rd67;
	and.b64  	%rd69, %rd145, 64;
	setp.lt.u64 	%p26, %rd69, %rd67;
	@%p26 bra 	$L__BB53_53;
	mov.u64 	%rd144, 1;
	shl.b64 	%rd68, %rd144, %r55;
	sub.s64 	%rd228, %rd69, %rd67;
	shl.b64 	%rd146, %rd67, 3;
	add.s64 	%rd229, %rd16, %rd146;
	mov.u64 	%rd147, 8;
	shl.b64 	%rd72, %rd147, %r55;
	and.b64  	%rd148, %rd68, 2305843009213693951;
	shr.u64 	%rd149, %rd55, %r55;
	add.s64 	%rd150, %rd149, 1;
	selp.b64 	%rd151, 0, %rd150, %p27;
	min.u64 	%rd73, %rd148, %rd151;
	shl.b64 	%rd74, %rd68, 3;
	or.b64  	%rd75, %rd74, 4;
	setp.eq.s64 	%p28, %rd73, 0;
	setp.eq.s64 	%p29, %rd73, 1;
	mov.u64 	%rd230, %rd16;
	bra.uni 	$L__BB53_46;
$L__BB53_50:
	setp.lt.u64 	%p31, %rd228, %rd67;
	selp.b64 	%rd155, 0, %rd67, %p31;
	shl.b64 	%rd156, %rd155, 3;
	add.s64 	%rd229, %rd230, %rd156;
	sub.s64 	%rd228, %rd228, %rd155;
	setp.eq.s64 	%p32, %rd230, 0;
	or.pred  	%p33, %p31, %p32;
	@%p33 bra 	$L__BB53_53;
$L__BB53_46:
	mov.u64 	%rd78, %rd230;
	mov.u64 	%rd230, %rd229;
	@%p28 bra 	$L__BB53_50;
	add.s64 	%rd79, %rd78, %rd72;
	ld.u32 	%r110, [%rd79];
	ld.u32 	%r109, [%rd78];
	ld.u32 	%r113, [%rd79+4];
	ld.u32 	%r112, [%rd78+4];
	// begin inline asm
	sub.rn.ftz.f32 %r121, %r109, %r110;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r124, %r112, %r113;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r114, %r109, %r110;
	// end inline asm
	st.u32 	[%rd78], %r114;
	// begin inline asm
	add.rn.ftz.f32 %r117, %r112, %r113;
	// end inline asm
	st.u32 	[%rd78+4], %r117;
	ld.u32 	%r134, [%rd53];
	ld.u32 	%r131, [%rd53+4];
	// begin inline asm
	mul.rn.ftz.f32 %r120, %r121, %r134;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r123, %r124, %r131;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r126, %r120, %r123;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r129, %r121, %r131;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r132, %r124, %r134;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r135, %r129, %r132;
	// end inline asm
	st.u32 	[%rd79], %r126;
	st.u32 	[%rd79+4], %r135;
	@%p29 bra 	$L__BB53_50;
	add.s64 	%rd231, %rd78, 12;
	mov.u64 	%rd232, %rd53;
	mov.u64 	%rd233, %rd144;
$L__BB53_49:
	add.s64 	%rd233, %rd233, 1;
	add.s64 	%rd153, %rd231, %rd72;
	add.s64 	%rd154, %rd232, %rd75;
	ld.u32 	%r140, [%rd153+-4];
	ld.u32 	%r139, [%rd231+-4];
	ld.u32 	%r143, [%rd153];
	ld.u32 	%r142, [%rd231];
	// begin inline asm
	sub.rn.ftz.f32 %r151, %r139, %r140;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r154, %r142, %r143;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r144, %r139, %r140;
	// end inline asm
	st.u32 	[%rd231+-4], %r144;
	// begin inline asm
	add.rn.ftz.f32 %r147, %r142, %r143;
	// end inline asm
	st.u32 	[%rd231], %r147;
	ld.u32 	%r164, [%rd154+-4];
	ld.u32 	%r161, [%rd154];
	// begin inline asm
	mul.rn.ftz.f32 %r150, %r151, %r164;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r153, %r154, %r161;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r156, %r150, %r153;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r159, %r151, %r161;
	// end inline asm
	// begin inline asm
	mul.rn.ftz.f32 %r162, %r154, %r164;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r165, %r159, %r162;
	// end inline asm
	st.u32 	[%rd153+-4], %r156;
	st.u32 	[%rd153], %r165;
	add.s64 	%rd232, %rd232, %rd74;
	add.s64 	%rd231, %rd231, 8;
	setp.ne.s64 	%p30, %rd73, %rd233;
	@%p30 bra 	$L__BB53_49;
	bra.uni 	$L__BB53_50;
$L__BB53_29:
	setp.eq.s64 	%p22, %rd67, 2;
	@%p22 bra 	$L__BB53_51;
	setp.ne.s64 	%p23, %rd67, 4;
	@%p23 bra 	$L__BB53_53;
	mov.u64 	%rd235, 0;
$L__BB53_32:
	add.s64 	%rd141, %rd16, %rd235;
	ld.u32 	%r58, [%rd141+16];
	ld.u32 	%r57, [%rd141];
	ld.u32 	%r61, [%rd141+20];
	ld.u32 	%r60, [%rd141+4];
	// begin inline asm
	add.rn.ftz.f32 %r56, %r57, %r58;
	// end inline asm
	st.u32 	[%rd141], %r56;
	// begin inline asm
	add.rn.ftz.f32 %r59, %r60, %r61;
	// end inline asm
	st.u32 	[%rd141+4], %r59;
	// begin inline asm
	sub.rn.ftz.f32 %r62, %r57, %r58;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r65, %r60, %r61;
	// end inline asm
	st.u32 	[%rd141+16], %r62;
	st.u32 	[%rd141+20], %r65;
	ld.u32 	%r76, [%rd141+24];
	ld.u32 	%r75, [%rd141+8];
	ld.u32 	%r79, [%rd141+28];
	ld.u32 	%r78, [%rd141+12];
	// begin inline asm
	add.rn.ftz.f32 %r68, %r75, %r76;
	// end inline asm
	st.u32 	[%rd141+8], %r68;
	// begin inline asm
	add.rn.ftz.f32 %r71, %r78, %r79;
	// end inline asm
	st.u32 	[%rd141+12], %r71;
	// begin inline asm
	sub.rn.ftz.f32 %r74, %r75, %r76;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r77, %r78, %r79;
	// end inline asm
	// begin inline asm
	neg.ftz.f32 %r80, %r74;
	// end inline asm
	st.u32 	[%rd141+24], %r77;
	st.u32 	[%rd141+28], %r80;
	add.s64 	%rd235, %rd235, 32;
	setp.ne.s64 	%p24, %rd235, 512;
	@%p24 bra 	$L__BB53_32;
	bra.uni 	$L__BB53_53;
$L__BB53_51:
	mov.u64 	%rd234, 0;
$L__BB53_52:
	add.s64 	%rd143, %rd16, %rd234;
	ld.u32 	%r84, [%rd143+8];
	ld.u32 	%r83, [%rd143];
	ld.u32 	%r87, [%rd143+12];
	ld.u32 	%r86, [%rd143+4];
	// begin inline asm
	add.rn.ftz.f32 %r82, %r83, %r84;
	// end inline asm
	st.u32 	[%rd143], %r82;
	// begin inline asm
	add.rn.ftz.f32 %r85, %r86, %r87;
	// end inline asm
	st.u32 	[%rd143+4], %r85;
	// begin inline asm
	sub.rn.ftz.f32 %r88, %r83, %r84;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r91, %r86, %r87;
	// end inline asm
	st.u32 	[%rd143+8], %r88;
	st.u32 	[%rd143+12], %r91;
	ld.u32 	%r102, [%rd143+24];
	ld.u32 	%r101, [%rd143+16];
	ld.u32 	%r105, [%rd143+28];
	ld.u32 	%r104, [%rd143+20];
	// begin inline asm
	add.rn.ftz.f32 %r94, %r101, %r102;
	// end inline asm
	st.u32 	[%rd143+16], %r94;
	// begin inline asm
	add.rn.ftz.f32 %r97, %r104, %r105;
	// end inline asm
	st.u32 	[%rd143+20], %r97;
	// begin inline asm
	sub.rn.ftz.f32 %r100, %r101, %r102;
	// end inline asm
	// begin inline asm
	sub.rn.ftz.f32 %r103, %r104, %r105;
	// end inline asm
	st.u32 	[%rd143+24], %r100;
	st.u32 	[%rd143+28], %r103;
	add.s64 	%rd234, %rd234, 32;
	setp.eq.s64 	%p25, %rd234, 512;
	@%p25 bra 	$L__BB53_53;
	bra.uni 	$L__BB53_52;
$L__BB53_33:
	mov.u64 	%rd225, 1;
	mov.u64 	%rd224, 32;
	mov.u64 	%rd157, 16;
	mov.u64 	%rd223, %rd157;
$L__BB53_34:
	add.s64 	%rd59, %rd223, -1;
	not.b64 	%rd160, %rd223;
	and.b64  	%rd161, %rd160, %rd59;
	popc.b64 	%r168, %rd161;
	shl.b64 	%rd163, %rd139, %r168;
	xor.b64  	%rd224, %rd163, %rd224;
	shr.u64 	%rd165, %rd157, %r168;
	xor.b64  	%rd225, %rd165, %rd225;
	setp.ge.u64 	%p35, %rd224, %rd225;
	setp.lt.u64 	%p40, %rd224, 64;
	@%p35 bra 	$L__BB53_38;
	@%p40 bra 	$L__BB53_37;
	bra.uni 	$L__BB53_36;
$L__BB53_37:
	shl.b64 	%rd168, %rd224, 3;
	add.s64 	%rd169, %rd16, %rd168;
	shl.b64 	%rd170, %rd225, 3;
	add.s64 	%rd171, %rd16, %rd170;
	ld.u32 	%rd172, [%rd169];
	ld.u32 	%rd173, [%rd169+4];
	ld.u32 	%rd174, [%rd171+4];
	ld.u32 	%rd175, [%rd171];
	st.u32 	[%rd169], %rd175;
	st.u32 	[%rd169+4], %rd174;
	st.u32 	[%rd171+4], %rd173;
	st.u32 	[%rd171], %rd172;
	xor.b64  	%rd176, %rd224, 63;
	xor.b64  	%rd177, %rd225, 63;
	shl.b64 	%rd178, %rd176, 3;
	add.s64 	%rd179, %rd16, %rd178;
	shl.b64 	%rd180, %rd177, 3;
	add.s64 	%rd181, %rd16, %rd180;
	ld.u32 	%rd182, [%rd179];
	ld.u32 	%rd183, [%rd179+4];
	ld.u32 	%rd184, [%rd181+4];
	ld.u32 	%rd185, [%rd181];
	st.u32 	[%rd179], %rd185;
	st.u32 	[%rd179+4], %rd184;
	st.u32 	[%rd181+4], %rd183;
	st.u32 	[%rd181], %rd182;
$L__BB53_38:
	xor.b64  	%rd62, %rd224, 1;
	@%p40 bra 	$L__BB53_40;
	bra.uni 	$L__BB53_39;
$L__BB53_40:
	xor.b64  	%rd188, %rd225, 32;
	shl.b64 	%rd189, %rd62, 3;
	add.s64 	%rd190, %rd16, %rd189;
	shl.b64 	%rd191, %rd188, 3;
	add.s64 	%rd192, %rd16, %rd191;
	ld.u32 	%rd193, [%rd190];
	ld.u32 	%rd194, [%rd190+4];
	ld.u32 	%rd195, [%rd192+4];
	ld.u32 	%rd196, [%rd192];
	st.u32 	[%rd190], %rd196;
	st.u32 	[%rd190+4], %rd195;
	st.u32 	[%rd192+4], %rd194;
	st.u32 	[%rd192], %rd193;
	setp.ne.s64 	%p38, %rd59, 0;
	mov.u64 	%rd223, %rd59;
	@%p38 bra 	$L__BB53_34;
	mov.u64 	%rd226, 0;
$L__BB53_42:
	add.s64 	%rd198, %rd16, %rd226;
	ld.f32 	%f1, [%rd198];
	ld.f32 	%f2, [%rd198+4];
	ld.u32 	%rd199, [%rd198+260];
	ld.u32 	%rd200, [%rd198+256];
	st.u32 	[%rd198], %rd200;
	st.u32 	[%rd198+4], %rd199;
	st.f32 	[%rd198+256], %f1;
	st.f32 	[%rd198+260], %f2;
	ld.f32 	%f3, [%rd198+8];
	ld.f32 	%f4, [%rd198+12];
	ld.u32 	%rd201, [%rd198+268];
	ld.u32 	%rd202, [%rd198+264];
	st.u32 	[%rd198+8], %rd202;
	st.u32 	[%rd198+12], %rd201;
	st.f32 	[%rd198+264], %f3;
	st.f32 	[%rd198+268], %f4;
	ld.f32 	%f5, [%rd198+16];
	ld.f32 	%f6, [%rd198+20];
	ld.u32 	%rd203, [%rd198+276];
	ld.u32 	%rd204, [%rd198+272];
	st.u32 	[%rd198+16], %rd204;
	st.u32 	[%rd198+20], %rd203;
	st.f32 	[%rd198+272], %f5;
	st.f32 	[%rd198+276], %f6;
	ld.f32 	%f7, [%rd198+24];
	ld.f32 	%f8, [%rd198+28];
	ld.u32 	%rd205, [%rd198+280];
	ld.u32 	%rd206, [%rd198+284];
	st.u32 	[%rd198+28], %rd206;
	st.u32 	[%rd198+24], %rd205;
	st.f32 	[%rd198+280], %f7;
	st.f32 	[%rd198+284], %f8;
	add.s64 	%rd226, %rd226, 32;
	setp.eq.s64 	%p39, %rd226, 256;
	@%p39 bra 	$L__BB53_43;
	bra.uni 	$L__BB53_42;
$L__BB53_43:
	ret;
$L__BB53_39:
	mov.u64 	%rd186, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_23;
	cvta.global.u64 	%rd187, %rd186;
	{ // callseq 266, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd62;
	.param .b64 param1;
	st.param.b64 	[param1+0], 64;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd187;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 266
$L__BB53_36:
	mov.u64 	%rd166, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_22;
	cvta.global.u64 	%rd167, %rd166;
	{ // callseq 265, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd224;
	.param .b64 param1;
	st.param.b64 	[param1+0], 64;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd167;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 265
$L__BB53_4:
	mov.u64 	%rd207, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_20;
	cvta.global.u64 	%rd208, %rd207;
	{ // callseq 267, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd208;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 267
$L__BB53_6:
	mov.u64 	%rd102, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_21;
	cvta.global.u64 	%rd103, %rd102;
	{ // callseq 264, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd103;
	call.uni 
	_ZN4core6option13unwrap_failed17hfcad5e6976a1bc89E, 
	(
	param0
	);
	} // callseq 264

}
	// .globl	_ZN81_$LT$nonphysical_ptx$$shared$$primitive$$F32$u20$as$u20$core$$ops$$arith$$Rem$GT$3rem17h47656ded776ad7efE
.visible .func  (.param .b32 func_retval0) _ZN81_$LT$nonphysical_ptx$$shared$$primitive$$F32$u20$as$u20$core$$ops$$arith$$Rem$GT$3rem17h47656ded776ad7efE(
	.param .b32 _ZN81_$LT$nonphysical_ptx$$shared$$primitive$$F32$u20$as$u20$core$$ops$$arith$$Rem$GT$3rem17h47656ded776ad7efE_param_0,
	.param .b32 _ZN81_$LT$nonphysical_ptx$$shared$$primitive$$F32$u20$as$u20$core$$ops$$arith$$Rem$GT$3rem17h47656ded776ad7efE_param_1
)
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_33;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 268, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 268

}
	// .globl	_ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$Div$GT$3div17ha4b5946742d66902E
.visible .func  (.param .b32 func_retval0) _ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$Div$GT$3div17ha4b5946742d66902E(
	.param .b32 _ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$Div$GT$3div17ha4b5946742d66902E_param_0,
	.param .b32 _ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$Div$GT$3div17ha4b5946742d66902E_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<3>;

	ld.param.u32 	%r2, [_ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$Div$GT$3div17ha4b5946742d66902E_param_1];
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	$L__BB55_2;
	ld.param.u32 	%r1, [_ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$Div$GT$3div17ha4b5946742d66902E_param_0];
	div.u32 	%r3, %r1, %r2;
	st.param.b32 	[func_retval0+0], %r3;
	ret;
$L__BB55_2:
	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_35;
	cvta.global.u64 	%rd2, %rd1;
	{ // callseq 269, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 269

}
	// .globl	_ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h4dc25cac39cb0540E
.visible .func _ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h4dc25cac39cb0540E(
	.param .b64 _ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h4dc25cac39cb0540E_param_0,
	.param .b32 _ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h4dc25cac39cb0540E_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<4>;

	ld.param.u32 	%r1, [_ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h4dc25cac39cb0540E_param_1];
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	$L__BB56_2;
	ld.param.u64 	%rd1, [_ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U32$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h4dc25cac39cb0540E_param_0];
	ld.u32 	%r2, [%rd1];
	div.u32 	%r3, %r2, %r1;
	st.u32 	[%rd1], %r3;
	ret;
$L__BB56_2:
	mov.u64 	%rd2, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_36;
	cvta.global.u64 	%rd3, %rd2;
	{ // callseq 270, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd3;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 270

}
	// .globl	_ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$Div$GT$3div17haa5dc319ce36635aE
.visible .func  (.param .b64 func_retval0) _ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$Div$GT$3div17haa5dc319ce36635aE(
	.param .b64 _ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$Div$GT$3div17haa5dc319ce36635aE_param_0,
	.param .b64 _ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$Div$GT$3div17haa5dc319ce36635aE_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd5, [_ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$Div$GT$3div17haa5dc319ce36635aE_param_1];
	setp.eq.s64 	%p1, %rd5, 0;
	@%p1 bra 	$L__BB57_5;
	ld.param.u64 	%rd4, [_ZN80_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$Div$GT$3div17haa5dc319ce36635aE_param_0];
	or.b64  	%rd6, %rd4, %rd5;
	and.b64  	%rd7, %rd6, -4294967296;
	setp.ne.s64 	%p2, %rd7, 0;
	@%p2 bra 	$L__BB57_3;
	bra.uni 	$L__BB57_2;
$L__BB57_3:
	div.u64 	%rd10, %rd4, %rd5;
	bra.uni 	$L__BB57_4;
$L__BB57_2:
	cvt.u32.u64 	%r1, %rd5;
	cvt.u32.u64 	%r2, %rd4;
	div.u32 	%r3, %r2, %r1;
	cvt.u64.u32 	%rd10, %r3;
$L__BB57_4:
	st.param.b64 	[func_retval0+0], %rd10;
	ret;
$L__BB57_5:
	mov.u64 	%rd8, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_37;
	cvta.global.u64 	%rd9, %rd8;
	{ // callseq 271, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd9;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 271

}
	// .globl	_ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h92ce44bc0f4327cdE
.visible .func _ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h92ce44bc0f4327cdE(
	.param .b64 _ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h92ce44bc0f4327cdE_param_0,
	.param .b64 _ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h92ce44bc0f4327cdE_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<12>;

	ld.param.u64 	%rd6, [_ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h92ce44bc0f4327cdE_param_1];
	setp.eq.s64 	%p1, %rd6, 0;
	@%p1 bra 	$L__BB58_5;
	ld.param.u64 	%rd5, [_ZN86_$LT$nonphysical_ptx$$shared$$unsigned$$U64$u20$as$u20$core$$ops$$arith$$DivAssign$GT$10div_assign17h92ce44bc0f4327cdE_param_0];
	ld.u64 	%rd1, [%rd5];
	or.b64  	%rd7, %rd1, %rd6;
	and.b64  	%rd8, %rd7, -4294967296;
	setp.ne.s64 	%p2, %rd8, 0;
	@%p2 bra 	$L__BB58_3;
	bra.uni 	$L__BB58_2;
$L__BB58_3:
	div.u64 	%rd11, %rd1, %rd6;
	bra.uni 	$L__BB58_4;
$L__BB58_2:
	cvt.u32.u64 	%r1, %rd6;
	cvt.u32.u64 	%r2, %rd1;
	div.u32 	%r3, %r2, %r1;
	cvt.u64.u32 	%rd11, %r3;
$L__BB58_4:
	st.u64 	[%rd5], %rd11;
	ret;
$L__BB58_5:
	mov.u64 	%rd9, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_38;
	cvta.global.u64 	%rd10, %rd9;
	{ // callseq 272, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd10;
	call.uni 
	_ZN4core9panicking11panic_const23panic_const_div_by_zero17hbcf7982255ac5ef9E, 
	(
	param0
	);
	} // callseq 272

}
	// .globl	vector_sum_f32
.visible .entry vector_sum_f32(
	.param .u64 vector_sum_f32_param_0
)
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<107>;
	.reg .f32 	%f<16>;
	.reg .b64 	%rd<54>;

	ld.param.u64 	%rd23, [vector_sum_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd23;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	mov.u32 	%r6, %tid.x;
	cvt.u64.u32 	%rd4, %r6;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	shl.b64 	%rd24, %rd3, 2;
	add.s64 	%rd5, %rd2, %rd24;
	mul.wide.u32 	%rd25, %r7, %r1;
	add.s64 	%rd6, %rd25, %rd4;
	// begin inline asm
	.shared .align 4 .b8 nonphysical[128];
    mov.u32 %r5, nonphysical;
	// end inline asm
	setp.eq.s64 	%p1, %rd6, 0;
	@%p1 bra 	$L__BB59_1;
	setp.gt.u64 	%p2, %rd3, %rd6;
	shl.b64 	%rd26, %rd6, 2;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd52, %rd28, %rd5, %p2;
	selp.b64 	%rd53, %rd27, 0, %p2;
	bra.uni 	$L__BB59_6;
$L__BB59_1:
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd29, 0, 4, %p3;
	add.s64 	%rd52, %rd2, %rd29;
	selp.b64 	%rd53, 0, %rd2, %p3;
$L__BB59_6:
	setp.eq.s64 	%p4, %rd53, 0;
	mov.f32 	%f13, 0f00000000;
	@%p4 bra 	$L__BB59_8;
	mov.u32 	%r8, %nctaid.x;
	mul.wide.u32 	%rd7, %r1, %r8;
	add.s64 	%rd8, %rd7, -1;
	ld.u32 	%r11, [%rd53];
	mov.b32 	%r10, 0;
	// begin inline asm
	add.rn.ftz.f32 %r9, %r10, %r11;
	// end inline asm
	mov.b32 	%f13, %r9;
	sub.s64 	%rd30, %rd5, %rd52;
	shr.u64 	%rd31, %rd30, 2;
	setp.gt.u64 	%p5, %rd31, %rd8;
	@%p5 bra 	$L__BB59_2;
	bra.uni 	$L__BB59_8;
$L__BB59_2:
	shl.b64 	%rd32, %rd7, 2;
	add.s64 	%rd33, %rd52, %rd32;
	add.s64 	%rd34, %rd33, -4;
	ld.u32 	%r14, [%rd33+-4];
	// begin inline asm
	add.rn.ftz.f32 %r106, %r9, %r14;
	// end inline asm
	mov.b32 	%f13, %r106;
	sub.s64 	%rd35, %rd5, %rd34;
	add.s64 	%rd36, %rd35, -4;
	shr.u64 	%rd37, %rd36, 2;
	setp.le.u64 	%p6, %rd37, %rd8;
	@%p6 bra 	$L__BB59_8;
	shl.b64 	%rd40, %rd7, 3;
	sub.s64 	%rd41, %rd5, %rd40;
	sub.s64 	%rd51, %rd41, %rd52;
	add.s64 	%rd42, %rd40, %rd52;
	add.s64 	%rd50, %rd42, -4;
$L__BB59_4:
	ld.u32 	%r17, [%rd50];
	// begin inline asm
	add.rn.ftz.f32 %r15, %r106, %r17;
	// end inline asm
	mov.b32 	%f13, %r15;
	shr.u64 	%rd43, %rd51, 2;
	setp.gt.u64 	%p7, %rd43, %rd8;
	sub.s64 	%rd51, %rd51, %rd32;
	add.s64 	%rd50, %rd50, %rd32;
	mov.u32 	%r106, %r15;
	@%p7 bra 	$L__BB59_4;
$L__BB59_8:
	cvt.u32.u64 	%r53, %rd4;
	mov.b32 	%r21, %f13;
	mov.b32 	%r19, 16;
	mov.b32 	%r67, 31;
	// begin inline asm
	shfl.sync.bfly.b32 %r18,%r21, %r19, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r28, %r21, %r18;
	// end inline asm
	mov.b32 	%r26, 8;
	// begin inline asm
	shfl.sync.bfly.b32 %r25,%r28, %r26, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r35, %r28, %r25;
	// end inline asm
	mov.b32 	%r33, 4;
	// begin inline asm
	shfl.sync.bfly.b32 %r32,%r35, %r33, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r42, %r35, %r32;
	// end inline asm
	mov.b32 	%r40, 2;
	// begin inline asm
	shfl.sync.bfly.b32 %r39,%r42, %r40, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r49, %r42, %r39;
	// end inline asm
	mov.b32 	%r47, 1;
	// begin inline asm
	shfl.sync.bfly.b32 %r46,%r49, %r47, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r104, %r49, %r46;
	// end inline asm
	and.b64  	%rd22, %rd4, 31;
	setp.ne.s64 	%p8, %rd22, 0;
	@%p8 bra 	$L__BB59_10;
	mov.b32 	%f6, %r104;
	shr.u32 	%r54, %r53, 3;
	and.b32  	%r55, %r54, 124;
	add.s32 	%r56, %r5, %r55;
	// begin inline asm
	st.shared.f32 [%r56], %r104;
	// end inline asm
$L__BB59_10:
	bar.sync 	0;
	shr.u32 	%r59, %r1, 5;
	setp.ge.u32 	%p9, %r53, %r59;
	mov.f32 	%f14, 0f00000000;
	@%p9 bra 	$L__BB59_12;
	cvt.u32.u64 	%r60, %rd22;
	shl.b32 	%r61, %r60, 2;
	add.s32 	%r63, %r5, %r61;
	// begin inline asm
	ld.shared.f32 %r62, [%r63];
	// end inline asm
	mov.b32 	%f14, %r62;
$L__BB59_12:
	setp.gt.u32 	%p10, %r53, 31;
	@%p10 bra 	$L__BB59_14;
	setp.eq.s64 	%p11, %rd22, 0;
	mov.b32 	%r68, %f14;
	// begin inline asm
	shfl.sync.bfly.b32 %r65,%r68, %r19, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r75, %r68, %r65;
	// end inline asm
	// begin inline asm
	shfl.sync.bfly.b32 %r72,%r75, %r26, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r82, %r75, %r72;
	// end inline asm
	// begin inline asm
	shfl.sync.bfly.b32 %r79,%r82, %r33, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r89, %r82, %r79;
	// end inline asm
	// begin inline asm
	shfl.sync.bfly.b32 %r86,%r89, %r40, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r96, %r89, %r86;
	// end inline asm
	// begin inline asm
	shfl.sync.bfly.b32 %r93,%r96, %r47, %r67, 4294967295;
	// end inline asm
	// begin inline asm
	add.rn.ftz.f32 %r97, %r96, %r93;
	// end inline asm
	@%p11 bra 	$L__BB59_15;
	bra.uni 	$L__BB59_14;
$L__BB59_15:
	ld.global.nc.u64 	%rd44, [%rd1+24];
	setp.ne.s64 	%p12, %rd44, 0;
	@%p12 bra 	$L__BB59_17;
	bra.uni 	$L__BB59_16;
$L__BB59_17:
	mov.b32 	%f9, %r97;
	ld.global.nc.u64 	%rd45, [%rd1+16];
	// begin inline asm
	red.global.add.f32 [%rd45], %r97;
	// end inline asm
$L__BB59_14:
	ret;
$L__BB59_16:
	mov.u64 	%rd46, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_39;
	cvta.global.u64 	%rd47, %rd46;
	mov.u64 	%rd48, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_41;
	cvta.global.u64 	%rd49, %rd48;
	{ // callseq 273, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	.param .b64 param1;
	st.param.b64 	[param1+0], 40;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd49;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 273

}
	// .globl	vector_product_f32
.visible .entry vector_product_f32(
	.param .u64 vector_product_f32_param_0
)
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_43;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 274, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 274

}
	// .globl	vector_greater_f32
.visible .entry vector_greater_f32(
	.param .u64 vector_greater_f32_param_0
)
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_44;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 275, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 275

}
	// .globl	vector_lesser_f32
.visible .entry vector_lesser_f32(
	.param .u64 vector_lesser_f32_param_0
)
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_45;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 276, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 276

}
	// .globl	vector_mean_f32
.visible .entry vector_mean_f32(
	.param .u64 vector_mean_f32_param_0
)
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_46;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 277, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 277

}
	// .globl	vector_variance_f32
.visible .entry vector_variance_f32(
	.param .u64 vector_variance_f32_param_0
)
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_47;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 278, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 278

}
	// .globl	vector_deviation_f32
.visible .entry vector_deviation_f32(
	.param .u64 vector_deviation_f32_param_0
)
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_48;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 279, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 279

}
	// .globl	vector_add_f32
.visible .entry vector_add_f32(
	.param .u64 vector_add_f32_param_0
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<116>;

	ld.param.u64 	%rd55, [vector_add_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd55;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd59, [%rd1+40];
	setp.eq.s64 	%p1, %rd59, 0;
	@%p1 bra 	$L__BB66_33;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd56, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd58, %r3, %r2;
	add.s64 	%rd5, %rd58, %rd56;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	ld.global.nc.u64 	%rd61, [%rd1+32];
	ld.global.nc.u64 	%rd8, [%rd1+16];
	ld.global.nc.u64 	%rd9, [%rd1+24];
	setp.le.u64 	%p2, %rd9, %rd5;
	not.b64 	%rd64, %rd5;
	mov.u64 	%rd106, 0;
	mov.u64 	%rd104, %rd106;
	@%p2 bra 	$L__BB66_6;
	max.u64 	%rd63, %rd9, %rd5;
	add.s64 	%rd11, %rd64, %rd63;
	or.b64  	%rd65, %rd11, %rd6;
	and.b64  	%rd66, %rd65, -4294967296;
	setp.ne.s64 	%p3, %rd66, 0;
	@%p3 bra 	$L__BB66_4;
	bra.uni 	$L__BB66_3;
$L__BB66_4:
	div.u64 	%rd103, %rd11, %rd6;
	bra.uni 	$L__BB66_5;
$L__BB66_3:
	cvt.u32.u64 	%r5, %rd6;
	cvt.u32.u64 	%r6, %rd11;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd103, %r7;
$L__BB66_5:
	add.s64 	%rd104, %rd103, 1;
$L__BB66_6:
	setp.le.u64 	%p4, %rd3, %rd5;
	@%p4 bra 	$L__BB66_11;
	max.u64 	%rd68, %rd3, %rd5;
	add.s64 	%rd17, %rd64, %rd68;
	or.b64  	%rd70, %rd17, %rd6;
	and.b64  	%rd71, %rd70, -4294967296;
	setp.ne.s64 	%p5, %rd71, 0;
	@%p5 bra 	$L__BB66_9;
	bra.uni 	$L__BB66_8;
$L__BB66_9:
	div.u64 	%rd105, %rd17, %rd6;
	bra.uni 	$L__BB66_10;
$L__BB66_8:
	cvt.u32.u64 	%r8, %rd6;
	cvt.u32.u64 	%r9, %rd17;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd105, %r10;
$L__BB66_10:
	add.s64 	%rd106, %rd105, 1;
$L__BB66_11:
	min.u64 	%rd23, %rd104, %rd106;
	setp.eq.s64 	%p6, %rd23, 0;
	@%p6 bra 	$L__BB66_32;
	shl.b64 	%rd57, %rd3, 2;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd10, %rd8, %rd62;
	setp.eq.s64 	%p7, %rd5, 0;
	shl.b64 	%rd101, %rd5, 2;
	@%p7 bra 	$L__BB66_14;
	setp.gt.u64 	%p8, %rd9, %rd5;
	add.s64 	%rd73, %rd8, %rd101;
	add.s64 	%rd74, %rd73, 4;
	selp.b64 	%rd115, %rd74, %rd10, %p8;
	selp.b64 	%rd108, %rd73, 0, %p8;
	bra.uni 	$L__BB66_15;
$L__BB66_14:
	setp.eq.s64 	%p9, %rd9, 0;
	selp.b64 	%rd75, 0, 4, %p9;
	add.s64 	%rd115, %rd8, %rd75;
	selp.b64 	%rd108, 0, %rd8, %p9;
$L__BB66_15:
	add.s64 	%rd4, %rd2, %rd57;
	@%p7 bra 	$L__BB66_17;
	setp.gt.u64 	%p11, %rd3, %rd5;
	add.s64 	%rd77, %rd2, %rd101;
	add.s64 	%rd78, %rd77, 4;
	selp.b64 	%rd114, %rd78, %rd4, %p11;
	selp.b64 	%rd110, %rd77, 0, %p11;
	bra.uni 	$L__BB66_18;
$L__BB66_17:
	setp.eq.s64 	%p12, %rd3, 0;
	selp.b64 	%rd79, 0, 4, %p12;
	add.s64 	%rd114, %rd2, %rd79;
	selp.b64 	%rd110, 0, %rd2, %p12;
$L__BB66_18:
	ld.f32 	%f1, [%rd61];
	setp.eq.s64 	%p13, %rd110, 0;
	@%p13 bra 	$L__BB66_20;
	ld.u32 	%r12, [%rd110];
	mov.b32 	%r13, %f1;
	// begin inline asm
	add.rn.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	mov.b32 	%f14, %r11;
$L__BB66_20:
	st.f32 	[%rd108], %f14;
	setp.eq.s64 	%p14, %rd23, 1;
	@%p14 bra 	$L__BB66_32;
	add.s64 	%rd7, %rd6, -1;
	add.s64 	%rd36, %rd23, -1;
	and.b64  	%rd37, %rd36, 1;
	setp.eq.s64 	%p15, %rd23, 2;
	shl.b64 	%rd102, %rd6, 2;
	@%p15 bra 	$L__BB66_28;
	bra.uni 	$L__BB66_22;
$L__BB66_28:
	setp.eq.s64 	%p22, %rd37, 0;
	@%p22 bra 	$L__BB66_32;
	sub.s64 	%rd92, %rd10, %rd115;
	shr.u64 	%rd93, %rd92, 2;
	setp.gt.u64 	%p23, %rd93, %rd7;
	add.s64 	%rd95, %rd115, %rd102;
	add.s64 	%rd96, %rd95, -4;
	selp.b64 	%rd53, %rd96, 0, %p23;
	sub.s64 	%rd97, %rd4, %rd114;
	shr.u64 	%rd98, %rd97, 2;
	setp.le.u64 	%p24, %rd98, %rd7;
	@%p24 bra 	$L__BB66_31;
	add.s64 	%rd54, %rd114, %rd102;
	ld.u32 	%r21, [%rd54+-4];
	mov.b32 	%r22, %f1;
	// begin inline asm
	add.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	mov.b32 	%f17, %r20;
$L__BB66_31:
	st.f32 	[%rd53], %f17;
$L__BB66_32:
	ret;
$L__BB66_22:
	and.b64  	%rd111, %rd36, -2;
	mov.b32 	%r16, %f1;
	bra.uni 	$L__BB66_23;
$L__BB66_27:
	add.s64 	%rd115, %rd42, %rd102;
	add.s64 	%rd46, %rd115, -4;
	setp.gt.u64 	%p20, %rd90, %rd7;
	selp.b64 	%rd114, %rd91, %rd4, %p20;
	st.f32 	[%rd46], %f16;
	add.s64 	%rd111, %rd111, -2;
	setp.ne.s64 	%p21, %rd111, 0;
	@%p21 bra 	$L__BB66_23;
	bra.uni 	$L__BB66_28;
$L__BB66_23:
	sub.s64 	%rd85, %rd4, %rd114;
	shr.u64 	%rd86, %rd85, 2;
	setp.le.u64 	%p17, %rd86, %rd7;
	add.s64 	%rd87, %rd114, %rd102;
	@%p17 bra 	$L__BB66_25;
	add.s64 	%rd44, %rd87, -4;
	ld.u32 	%r15, [%rd44];
	// begin inline asm
	add.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r14;
$L__BB66_25:
	sub.s64 	%rd80, %rd10, %rd115;
	shr.u64 	%rd81, %rd80, 2;
	setp.gt.u64 	%p16, %rd81, %rd7;
	add.s64 	%rd83, %rd115, %rd102;
	add.s64 	%rd84, %rd83, -4;
	selp.b64 	%rd42, %rd83, %rd10, %p16;
	selp.b64 	%rd43, %rd84, 0, %p16;
	setp.gt.u64 	%p18, %rd86, %rd7;
	selp.b64 	%rd45, %rd87, %rd4, %p18;
	st.f32 	[%rd43], %f15;
	sub.s64 	%rd89, %rd4, %rd45;
	shr.u64 	%rd90, %rd89, 2;
	setp.le.u64 	%p19, %rd90, %rd7;
	add.s64 	%rd91, %rd45, %rd102;
	@%p19 bra 	$L__BB66_27;
	add.s64 	%rd48, %rd91, -4;
	ld.u32 	%r18, [%rd48];
	// begin inline asm
	add.rn.ftz.f32 %r17, %r18, %r16;
	// end inline asm
	mov.b32 	%f16, %r17;
	bra.uni 	$L__BB66_27;
$L__BB66_33:
	mov.u64 	%rd99, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_49;
	cvta.global.u64 	%rd100, %rd99;
	{ // callseq 280, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd100;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 280

}
	// .globl	vector_sub_f32
.visible .entry vector_sub_f32(
	.param .u64 vector_sub_f32_param_0
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<116>;

	ld.param.u64 	%rd55, [vector_sub_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd55;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd59, [%rd1+40];
	setp.eq.s64 	%p1, %rd59, 0;
	@%p1 bra 	$L__BB67_33;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd56, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd58, %r3, %r2;
	add.s64 	%rd5, %rd58, %rd56;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	ld.global.nc.u64 	%rd61, [%rd1+32];
	ld.global.nc.u64 	%rd8, [%rd1+16];
	ld.global.nc.u64 	%rd9, [%rd1+24];
	setp.le.u64 	%p2, %rd9, %rd5;
	not.b64 	%rd64, %rd5;
	mov.u64 	%rd106, 0;
	mov.u64 	%rd104, %rd106;
	@%p2 bra 	$L__BB67_6;
	max.u64 	%rd63, %rd9, %rd5;
	add.s64 	%rd11, %rd64, %rd63;
	or.b64  	%rd65, %rd11, %rd6;
	and.b64  	%rd66, %rd65, -4294967296;
	setp.ne.s64 	%p3, %rd66, 0;
	@%p3 bra 	$L__BB67_4;
	bra.uni 	$L__BB67_3;
$L__BB67_4:
	div.u64 	%rd103, %rd11, %rd6;
	bra.uni 	$L__BB67_5;
$L__BB67_3:
	cvt.u32.u64 	%r5, %rd6;
	cvt.u32.u64 	%r6, %rd11;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd103, %r7;
$L__BB67_5:
	add.s64 	%rd104, %rd103, 1;
$L__BB67_6:
	setp.le.u64 	%p4, %rd3, %rd5;
	@%p4 bra 	$L__BB67_11;
	max.u64 	%rd68, %rd3, %rd5;
	add.s64 	%rd17, %rd64, %rd68;
	or.b64  	%rd70, %rd17, %rd6;
	and.b64  	%rd71, %rd70, -4294967296;
	setp.ne.s64 	%p5, %rd71, 0;
	@%p5 bra 	$L__BB67_9;
	bra.uni 	$L__BB67_8;
$L__BB67_9:
	div.u64 	%rd105, %rd17, %rd6;
	bra.uni 	$L__BB67_10;
$L__BB67_8:
	cvt.u32.u64 	%r8, %rd6;
	cvt.u32.u64 	%r9, %rd17;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd105, %r10;
$L__BB67_10:
	add.s64 	%rd106, %rd105, 1;
$L__BB67_11:
	min.u64 	%rd23, %rd104, %rd106;
	setp.eq.s64 	%p6, %rd23, 0;
	@%p6 bra 	$L__BB67_32;
	shl.b64 	%rd57, %rd3, 2;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd10, %rd8, %rd62;
	setp.eq.s64 	%p7, %rd5, 0;
	shl.b64 	%rd101, %rd5, 2;
	@%p7 bra 	$L__BB67_14;
	setp.gt.u64 	%p8, %rd9, %rd5;
	add.s64 	%rd73, %rd8, %rd101;
	add.s64 	%rd74, %rd73, 4;
	selp.b64 	%rd115, %rd74, %rd10, %p8;
	selp.b64 	%rd108, %rd73, 0, %p8;
	bra.uni 	$L__BB67_15;
$L__BB67_14:
	setp.eq.s64 	%p9, %rd9, 0;
	selp.b64 	%rd75, 0, 4, %p9;
	add.s64 	%rd115, %rd8, %rd75;
	selp.b64 	%rd108, 0, %rd8, %p9;
$L__BB67_15:
	add.s64 	%rd4, %rd2, %rd57;
	@%p7 bra 	$L__BB67_17;
	setp.gt.u64 	%p11, %rd3, %rd5;
	add.s64 	%rd77, %rd2, %rd101;
	add.s64 	%rd78, %rd77, 4;
	selp.b64 	%rd114, %rd78, %rd4, %p11;
	selp.b64 	%rd110, %rd77, 0, %p11;
	bra.uni 	$L__BB67_18;
$L__BB67_17:
	setp.eq.s64 	%p12, %rd3, 0;
	selp.b64 	%rd79, 0, 4, %p12;
	add.s64 	%rd114, %rd2, %rd79;
	selp.b64 	%rd110, 0, %rd2, %p12;
$L__BB67_18:
	ld.f32 	%f1, [%rd61];
	setp.eq.s64 	%p13, %rd110, 0;
	@%p13 bra 	$L__BB67_20;
	ld.u32 	%r12, [%rd110];
	mov.b32 	%r13, %f1;
	// begin inline asm
	sub.rn.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	mov.b32 	%f14, %r11;
$L__BB67_20:
	st.f32 	[%rd108], %f14;
	setp.eq.s64 	%p14, %rd23, 1;
	@%p14 bra 	$L__BB67_32;
	add.s64 	%rd7, %rd6, -1;
	add.s64 	%rd36, %rd23, -1;
	and.b64  	%rd37, %rd36, 1;
	setp.eq.s64 	%p15, %rd23, 2;
	shl.b64 	%rd102, %rd6, 2;
	@%p15 bra 	$L__BB67_28;
	bra.uni 	$L__BB67_22;
$L__BB67_28:
	setp.eq.s64 	%p22, %rd37, 0;
	@%p22 bra 	$L__BB67_32;
	sub.s64 	%rd92, %rd10, %rd115;
	shr.u64 	%rd93, %rd92, 2;
	setp.gt.u64 	%p23, %rd93, %rd7;
	add.s64 	%rd95, %rd115, %rd102;
	add.s64 	%rd96, %rd95, -4;
	selp.b64 	%rd53, %rd96, 0, %p23;
	sub.s64 	%rd97, %rd4, %rd114;
	shr.u64 	%rd98, %rd97, 2;
	setp.le.u64 	%p24, %rd98, %rd7;
	@%p24 bra 	$L__BB67_31;
	add.s64 	%rd54, %rd114, %rd102;
	ld.u32 	%r21, [%rd54+-4];
	mov.b32 	%r22, %f1;
	// begin inline asm
	sub.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	mov.b32 	%f17, %r20;
$L__BB67_31:
	st.f32 	[%rd53], %f17;
$L__BB67_32:
	ret;
$L__BB67_22:
	and.b64  	%rd111, %rd36, -2;
	mov.b32 	%r16, %f1;
	bra.uni 	$L__BB67_23;
$L__BB67_27:
	add.s64 	%rd115, %rd42, %rd102;
	add.s64 	%rd46, %rd115, -4;
	setp.gt.u64 	%p20, %rd90, %rd7;
	selp.b64 	%rd114, %rd91, %rd4, %p20;
	st.f32 	[%rd46], %f16;
	add.s64 	%rd111, %rd111, -2;
	setp.ne.s64 	%p21, %rd111, 0;
	@%p21 bra 	$L__BB67_23;
	bra.uni 	$L__BB67_28;
$L__BB67_23:
	sub.s64 	%rd85, %rd4, %rd114;
	shr.u64 	%rd86, %rd85, 2;
	setp.le.u64 	%p17, %rd86, %rd7;
	add.s64 	%rd87, %rd114, %rd102;
	@%p17 bra 	$L__BB67_25;
	add.s64 	%rd44, %rd87, -4;
	ld.u32 	%r15, [%rd44];
	// begin inline asm
	sub.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r14;
$L__BB67_25:
	sub.s64 	%rd80, %rd10, %rd115;
	shr.u64 	%rd81, %rd80, 2;
	setp.gt.u64 	%p16, %rd81, %rd7;
	add.s64 	%rd83, %rd115, %rd102;
	add.s64 	%rd84, %rd83, -4;
	selp.b64 	%rd42, %rd83, %rd10, %p16;
	selp.b64 	%rd43, %rd84, 0, %p16;
	setp.gt.u64 	%p18, %rd86, %rd7;
	selp.b64 	%rd45, %rd87, %rd4, %p18;
	st.f32 	[%rd43], %f15;
	sub.s64 	%rd89, %rd4, %rd45;
	shr.u64 	%rd90, %rd89, 2;
	setp.le.u64 	%p19, %rd90, %rd7;
	add.s64 	%rd91, %rd45, %rd102;
	@%p19 bra 	$L__BB67_27;
	add.s64 	%rd48, %rd91, -4;
	ld.u32 	%r18, [%rd48];
	// begin inline asm
	sub.rn.ftz.f32 %r17, %r18, %r16;
	// end inline asm
	mov.b32 	%f16, %r17;
	bra.uni 	$L__BB67_27;
$L__BB67_33:
	mov.u64 	%rd99, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_50;
	cvta.global.u64 	%rd100, %rd99;
	{ // callseq 281, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd100;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 281

}
	// .globl	vector_mul_f32
.visible .entry vector_mul_f32(
	.param .u64 vector_mul_f32_param_0
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<116>;

	ld.param.u64 	%rd55, [vector_mul_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd55;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd59, [%rd1+40];
	setp.eq.s64 	%p1, %rd59, 0;
	@%p1 bra 	$L__BB68_33;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd56, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd58, %r3, %r2;
	add.s64 	%rd5, %rd58, %rd56;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	ld.global.nc.u64 	%rd61, [%rd1+32];
	ld.global.nc.u64 	%rd8, [%rd1+16];
	ld.global.nc.u64 	%rd9, [%rd1+24];
	setp.le.u64 	%p2, %rd9, %rd5;
	not.b64 	%rd64, %rd5;
	mov.u64 	%rd106, 0;
	mov.u64 	%rd104, %rd106;
	@%p2 bra 	$L__BB68_6;
	max.u64 	%rd63, %rd9, %rd5;
	add.s64 	%rd11, %rd64, %rd63;
	or.b64  	%rd65, %rd11, %rd6;
	and.b64  	%rd66, %rd65, -4294967296;
	setp.ne.s64 	%p3, %rd66, 0;
	@%p3 bra 	$L__BB68_4;
	bra.uni 	$L__BB68_3;
$L__BB68_4:
	div.u64 	%rd103, %rd11, %rd6;
	bra.uni 	$L__BB68_5;
$L__BB68_3:
	cvt.u32.u64 	%r5, %rd6;
	cvt.u32.u64 	%r6, %rd11;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd103, %r7;
$L__BB68_5:
	add.s64 	%rd104, %rd103, 1;
$L__BB68_6:
	setp.le.u64 	%p4, %rd3, %rd5;
	@%p4 bra 	$L__BB68_11;
	max.u64 	%rd68, %rd3, %rd5;
	add.s64 	%rd17, %rd64, %rd68;
	or.b64  	%rd70, %rd17, %rd6;
	and.b64  	%rd71, %rd70, -4294967296;
	setp.ne.s64 	%p5, %rd71, 0;
	@%p5 bra 	$L__BB68_9;
	bra.uni 	$L__BB68_8;
$L__BB68_9:
	div.u64 	%rd105, %rd17, %rd6;
	bra.uni 	$L__BB68_10;
$L__BB68_8:
	cvt.u32.u64 	%r8, %rd6;
	cvt.u32.u64 	%r9, %rd17;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd105, %r10;
$L__BB68_10:
	add.s64 	%rd106, %rd105, 1;
$L__BB68_11:
	min.u64 	%rd23, %rd104, %rd106;
	setp.eq.s64 	%p6, %rd23, 0;
	@%p6 bra 	$L__BB68_32;
	shl.b64 	%rd57, %rd3, 2;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd10, %rd8, %rd62;
	setp.eq.s64 	%p7, %rd5, 0;
	shl.b64 	%rd101, %rd5, 2;
	@%p7 bra 	$L__BB68_14;
	setp.gt.u64 	%p8, %rd9, %rd5;
	add.s64 	%rd73, %rd8, %rd101;
	add.s64 	%rd74, %rd73, 4;
	selp.b64 	%rd115, %rd74, %rd10, %p8;
	selp.b64 	%rd108, %rd73, 0, %p8;
	bra.uni 	$L__BB68_15;
$L__BB68_14:
	setp.eq.s64 	%p9, %rd9, 0;
	selp.b64 	%rd75, 0, 4, %p9;
	add.s64 	%rd115, %rd8, %rd75;
	selp.b64 	%rd108, 0, %rd8, %p9;
$L__BB68_15:
	add.s64 	%rd4, %rd2, %rd57;
	@%p7 bra 	$L__BB68_17;
	setp.gt.u64 	%p11, %rd3, %rd5;
	add.s64 	%rd77, %rd2, %rd101;
	add.s64 	%rd78, %rd77, 4;
	selp.b64 	%rd114, %rd78, %rd4, %p11;
	selp.b64 	%rd110, %rd77, 0, %p11;
	bra.uni 	$L__BB68_18;
$L__BB68_17:
	setp.eq.s64 	%p12, %rd3, 0;
	selp.b64 	%rd79, 0, 4, %p12;
	add.s64 	%rd114, %rd2, %rd79;
	selp.b64 	%rd110, 0, %rd2, %p12;
$L__BB68_18:
	ld.f32 	%f1, [%rd61];
	setp.eq.s64 	%p13, %rd110, 0;
	@%p13 bra 	$L__BB68_20;
	ld.u32 	%r12, [%rd110];
	mov.b32 	%r13, %f1;
	// begin inline asm
	mul.rn.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	mov.b32 	%f14, %r11;
$L__BB68_20:
	st.f32 	[%rd108], %f14;
	setp.eq.s64 	%p14, %rd23, 1;
	@%p14 bra 	$L__BB68_32;
	add.s64 	%rd7, %rd6, -1;
	add.s64 	%rd36, %rd23, -1;
	and.b64  	%rd37, %rd36, 1;
	setp.eq.s64 	%p15, %rd23, 2;
	shl.b64 	%rd102, %rd6, 2;
	@%p15 bra 	$L__BB68_28;
	bra.uni 	$L__BB68_22;
$L__BB68_28:
	setp.eq.s64 	%p22, %rd37, 0;
	@%p22 bra 	$L__BB68_32;
	sub.s64 	%rd92, %rd10, %rd115;
	shr.u64 	%rd93, %rd92, 2;
	setp.gt.u64 	%p23, %rd93, %rd7;
	add.s64 	%rd95, %rd115, %rd102;
	add.s64 	%rd96, %rd95, -4;
	selp.b64 	%rd53, %rd96, 0, %p23;
	sub.s64 	%rd97, %rd4, %rd114;
	shr.u64 	%rd98, %rd97, 2;
	setp.le.u64 	%p24, %rd98, %rd7;
	@%p24 bra 	$L__BB68_31;
	add.s64 	%rd54, %rd114, %rd102;
	ld.u32 	%r21, [%rd54+-4];
	mov.b32 	%r22, %f1;
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	mov.b32 	%f17, %r20;
$L__BB68_31:
	st.f32 	[%rd53], %f17;
$L__BB68_32:
	ret;
$L__BB68_22:
	and.b64  	%rd111, %rd36, -2;
	mov.b32 	%r16, %f1;
	bra.uni 	$L__BB68_23;
$L__BB68_27:
	add.s64 	%rd115, %rd42, %rd102;
	add.s64 	%rd46, %rd115, -4;
	setp.gt.u64 	%p20, %rd90, %rd7;
	selp.b64 	%rd114, %rd91, %rd4, %p20;
	st.f32 	[%rd46], %f16;
	add.s64 	%rd111, %rd111, -2;
	setp.ne.s64 	%p21, %rd111, 0;
	@%p21 bra 	$L__BB68_23;
	bra.uni 	$L__BB68_28;
$L__BB68_23:
	sub.s64 	%rd85, %rd4, %rd114;
	shr.u64 	%rd86, %rd85, 2;
	setp.le.u64 	%p17, %rd86, %rd7;
	add.s64 	%rd87, %rd114, %rd102;
	@%p17 bra 	$L__BB68_25;
	add.s64 	%rd44, %rd87, -4;
	ld.u32 	%r15, [%rd44];
	// begin inline asm
	mul.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r14;
$L__BB68_25:
	sub.s64 	%rd80, %rd10, %rd115;
	shr.u64 	%rd81, %rd80, 2;
	setp.gt.u64 	%p16, %rd81, %rd7;
	add.s64 	%rd83, %rd115, %rd102;
	add.s64 	%rd84, %rd83, -4;
	selp.b64 	%rd42, %rd83, %rd10, %p16;
	selp.b64 	%rd43, %rd84, 0, %p16;
	setp.gt.u64 	%p18, %rd86, %rd7;
	selp.b64 	%rd45, %rd87, %rd4, %p18;
	st.f32 	[%rd43], %f15;
	sub.s64 	%rd89, %rd4, %rd45;
	shr.u64 	%rd90, %rd89, 2;
	setp.le.u64 	%p19, %rd90, %rd7;
	add.s64 	%rd91, %rd45, %rd102;
	@%p19 bra 	$L__BB68_27;
	add.s64 	%rd48, %rd91, -4;
	ld.u32 	%r18, [%rd48];
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r16;
	// end inline asm
	mov.b32 	%f16, %r17;
	bra.uni 	$L__BB68_27;
$L__BB68_33:
	mov.u64 	%rd99, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_51;
	cvta.global.u64 	%rd100, %rd99;
	{ // callseq 282, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd100;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 282

}
	// .globl	vector_div_f32
.visible .entry vector_div_f32(
	.param .u64 vector_div_f32_param_0
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<116>;

	ld.param.u64 	%rd55, [vector_div_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd55;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd59, [%rd1+40];
	setp.eq.s64 	%p1, %rd59, 0;
	@%p1 bra 	$L__BB69_33;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd56, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd58, %r3, %r2;
	add.s64 	%rd5, %rd58, %rd56;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	ld.global.nc.u64 	%rd61, [%rd1+32];
	ld.global.nc.u64 	%rd8, [%rd1+16];
	ld.global.nc.u64 	%rd9, [%rd1+24];
	setp.le.u64 	%p2, %rd9, %rd5;
	not.b64 	%rd64, %rd5;
	mov.u64 	%rd106, 0;
	mov.u64 	%rd104, %rd106;
	@%p2 bra 	$L__BB69_6;
	max.u64 	%rd63, %rd9, %rd5;
	add.s64 	%rd11, %rd64, %rd63;
	or.b64  	%rd65, %rd11, %rd6;
	and.b64  	%rd66, %rd65, -4294967296;
	setp.ne.s64 	%p3, %rd66, 0;
	@%p3 bra 	$L__BB69_4;
	bra.uni 	$L__BB69_3;
$L__BB69_4:
	div.u64 	%rd103, %rd11, %rd6;
	bra.uni 	$L__BB69_5;
$L__BB69_3:
	cvt.u32.u64 	%r5, %rd6;
	cvt.u32.u64 	%r6, %rd11;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd103, %r7;
$L__BB69_5:
	add.s64 	%rd104, %rd103, 1;
$L__BB69_6:
	setp.le.u64 	%p4, %rd3, %rd5;
	@%p4 bra 	$L__BB69_11;
	max.u64 	%rd68, %rd3, %rd5;
	add.s64 	%rd17, %rd64, %rd68;
	or.b64  	%rd70, %rd17, %rd6;
	and.b64  	%rd71, %rd70, -4294967296;
	setp.ne.s64 	%p5, %rd71, 0;
	@%p5 bra 	$L__BB69_9;
	bra.uni 	$L__BB69_8;
$L__BB69_9:
	div.u64 	%rd105, %rd17, %rd6;
	bra.uni 	$L__BB69_10;
$L__BB69_8:
	cvt.u32.u64 	%r8, %rd6;
	cvt.u32.u64 	%r9, %rd17;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd105, %r10;
$L__BB69_10:
	add.s64 	%rd106, %rd105, 1;
$L__BB69_11:
	min.u64 	%rd23, %rd104, %rd106;
	setp.eq.s64 	%p6, %rd23, 0;
	@%p6 bra 	$L__BB69_32;
	shl.b64 	%rd57, %rd3, 2;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd10, %rd8, %rd62;
	setp.eq.s64 	%p7, %rd5, 0;
	shl.b64 	%rd101, %rd5, 2;
	@%p7 bra 	$L__BB69_14;
	setp.gt.u64 	%p8, %rd9, %rd5;
	add.s64 	%rd73, %rd8, %rd101;
	add.s64 	%rd74, %rd73, 4;
	selp.b64 	%rd115, %rd74, %rd10, %p8;
	selp.b64 	%rd108, %rd73, 0, %p8;
	bra.uni 	$L__BB69_15;
$L__BB69_14:
	setp.eq.s64 	%p9, %rd9, 0;
	selp.b64 	%rd75, 0, 4, %p9;
	add.s64 	%rd115, %rd8, %rd75;
	selp.b64 	%rd108, 0, %rd8, %p9;
$L__BB69_15:
	add.s64 	%rd4, %rd2, %rd57;
	@%p7 bra 	$L__BB69_17;
	setp.gt.u64 	%p11, %rd3, %rd5;
	add.s64 	%rd77, %rd2, %rd101;
	add.s64 	%rd78, %rd77, 4;
	selp.b64 	%rd114, %rd78, %rd4, %p11;
	selp.b64 	%rd110, %rd77, 0, %p11;
	bra.uni 	$L__BB69_18;
$L__BB69_17:
	setp.eq.s64 	%p12, %rd3, 0;
	selp.b64 	%rd79, 0, 4, %p12;
	add.s64 	%rd114, %rd2, %rd79;
	selp.b64 	%rd110, 0, %rd2, %p12;
$L__BB69_18:
	ld.f32 	%f1, [%rd61];
	setp.eq.s64 	%p13, %rd110, 0;
	@%p13 bra 	$L__BB69_20;
	ld.u32 	%r12, [%rd110];
	mov.b32 	%r13, %f1;
	// begin inline asm
	div.approx.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	mov.b32 	%f14, %r11;
$L__BB69_20:
	st.f32 	[%rd108], %f14;
	setp.eq.s64 	%p14, %rd23, 1;
	@%p14 bra 	$L__BB69_32;
	add.s64 	%rd7, %rd6, -1;
	add.s64 	%rd36, %rd23, -1;
	and.b64  	%rd37, %rd36, 1;
	setp.eq.s64 	%p15, %rd23, 2;
	shl.b64 	%rd102, %rd6, 2;
	@%p15 bra 	$L__BB69_28;
	bra.uni 	$L__BB69_22;
$L__BB69_28:
	setp.eq.s64 	%p22, %rd37, 0;
	@%p22 bra 	$L__BB69_32;
	sub.s64 	%rd92, %rd10, %rd115;
	shr.u64 	%rd93, %rd92, 2;
	setp.gt.u64 	%p23, %rd93, %rd7;
	add.s64 	%rd95, %rd115, %rd102;
	add.s64 	%rd96, %rd95, -4;
	selp.b64 	%rd53, %rd96, 0, %p23;
	sub.s64 	%rd97, %rd4, %rd114;
	shr.u64 	%rd98, %rd97, 2;
	setp.le.u64 	%p24, %rd98, %rd7;
	@%p24 bra 	$L__BB69_31;
	add.s64 	%rd54, %rd114, %rd102;
	ld.u32 	%r21, [%rd54+-4];
	mov.b32 	%r22, %f1;
	// begin inline asm
	div.approx.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	mov.b32 	%f17, %r20;
$L__BB69_31:
	st.f32 	[%rd53], %f17;
$L__BB69_32:
	ret;
$L__BB69_22:
	and.b64  	%rd111, %rd36, -2;
	mov.b32 	%r16, %f1;
	bra.uni 	$L__BB69_23;
$L__BB69_27:
	add.s64 	%rd115, %rd42, %rd102;
	add.s64 	%rd46, %rd115, -4;
	setp.gt.u64 	%p20, %rd90, %rd7;
	selp.b64 	%rd114, %rd91, %rd4, %p20;
	st.f32 	[%rd46], %f16;
	add.s64 	%rd111, %rd111, -2;
	setp.ne.s64 	%p21, %rd111, 0;
	@%p21 bra 	$L__BB69_23;
	bra.uni 	$L__BB69_28;
$L__BB69_23:
	sub.s64 	%rd85, %rd4, %rd114;
	shr.u64 	%rd86, %rd85, 2;
	setp.le.u64 	%p17, %rd86, %rd7;
	add.s64 	%rd87, %rd114, %rd102;
	@%p17 bra 	$L__BB69_25;
	add.s64 	%rd44, %rd87, -4;
	ld.u32 	%r15, [%rd44];
	// begin inline asm
	div.approx.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r14;
$L__BB69_25:
	sub.s64 	%rd80, %rd10, %rd115;
	shr.u64 	%rd81, %rd80, 2;
	setp.gt.u64 	%p16, %rd81, %rd7;
	add.s64 	%rd83, %rd115, %rd102;
	add.s64 	%rd84, %rd83, -4;
	selp.b64 	%rd42, %rd83, %rd10, %p16;
	selp.b64 	%rd43, %rd84, 0, %p16;
	setp.gt.u64 	%p18, %rd86, %rd7;
	selp.b64 	%rd45, %rd87, %rd4, %p18;
	st.f32 	[%rd43], %f15;
	sub.s64 	%rd89, %rd4, %rd45;
	shr.u64 	%rd90, %rd89, 2;
	setp.le.u64 	%p19, %rd90, %rd7;
	add.s64 	%rd91, %rd45, %rd102;
	@%p19 bra 	$L__BB69_27;
	add.s64 	%rd48, %rd91, -4;
	ld.u32 	%r18, [%rd48];
	// begin inline asm
	div.approx.ftz.f32 %r17, %r18, %r16;
	// end inline asm
	mov.b32 	%f16, %r17;
	bra.uni 	$L__BB69_27;
$L__BB69_33:
	mov.u64 	%rd99, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_52;
	cvta.global.u64 	%rd100, %rd99;
	{ // callseq 283, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd100;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 283

}
	// .globl	vector_neg_f32
.visible .entry vector_neg_f32(
	.param .u64 vector_neg_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_neg_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB70_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB70_3;
	bra.uni 	$L__BB70_2;
$L__BB70_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB70_4;
$L__BB70_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB70_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB70_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB70_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB70_8;
	bra.uni 	$L__BB70_7;
$L__BB70_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB70_9;
$L__BB70_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB70_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB70_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB70_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB70_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB70_14;
$L__BB70_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB70_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB70_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB70_17;
$L__BB70_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB70_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB70_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	neg.ftz.f32 %r11, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB70_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB70_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB70_27;
	bra.uni 	$L__BB70_21;
$L__BB70_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB70_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB70_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	neg.ftz.f32 %r17, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB70_30:
	st.f32 	[%rd52], %f16;
$L__BB70_31:
	ret;
$L__BB70_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB70_22;
$L__BB70_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB70_22;
	bra.uni 	$L__BB70_27;
$L__BB70_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB70_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	neg.ftz.f32 %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB70_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB70_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	neg.ftz.f32 %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB70_26;

}
	// .globl	vector_scale_f32
.visible .entry vector_scale_f32(
	.param .u64 vector_scale_f32_param_0
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<116>;

	ld.param.u64 	%rd55, [vector_scale_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd55;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd59, [%rd1+40];
	setp.eq.s64 	%p1, %rd59, 0;
	@%p1 bra 	$L__BB71_33;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd56, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd58, %r3, %r2;
	add.s64 	%rd5, %rd58, %rd56;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	ld.global.nc.u64 	%rd61, [%rd1+32];
	ld.global.nc.u64 	%rd8, [%rd1+16];
	ld.global.nc.u64 	%rd9, [%rd1+24];
	setp.le.u64 	%p2, %rd9, %rd5;
	not.b64 	%rd64, %rd5;
	mov.u64 	%rd106, 0;
	mov.u64 	%rd104, %rd106;
	@%p2 bra 	$L__BB71_6;
	max.u64 	%rd63, %rd9, %rd5;
	add.s64 	%rd11, %rd64, %rd63;
	or.b64  	%rd65, %rd11, %rd6;
	and.b64  	%rd66, %rd65, -4294967296;
	setp.ne.s64 	%p3, %rd66, 0;
	@%p3 bra 	$L__BB71_4;
	bra.uni 	$L__BB71_3;
$L__BB71_4:
	div.u64 	%rd103, %rd11, %rd6;
	bra.uni 	$L__BB71_5;
$L__BB71_3:
	cvt.u32.u64 	%r5, %rd6;
	cvt.u32.u64 	%r6, %rd11;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd103, %r7;
$L__BB71_5:
	add.s64 	%rd104, %rd103, 1;
$L__BB71_6:
	setp.le.u64 	%p4, %rd3, %rd5;
	@%p4 bra 	$L__BB71_11;
	max.u64 	%rd68, %rd3, %rd5;
	add.s64 	%rd17, %rd64, %rd68;
	or.b64  	%rd70, %rd17, %rd6;
	and.b64  	%rd71, %rd70, -4294967296;
	setp.ne.s64 	%p5, %rd71, 0;
	@%p5 bra 	$L__BB71_9;
	bra.uni 	$L__BB71_8;
$L__BB71_9:
	div.u64 	%rd105, %rd17, %rd6;
	bra.uni 	$L__BB71_10;
$L__BB71_8:
	cvt.u32.u64 	%r8, %rd6;
	cvt.u32.u64 	%r9, %rd17;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd105, %r10;
$L__BB71_10:
	add.s64 	%rd106, %rd105, 1;
$L__BB71_11:
	min.u64 	%rd23, %rd104, %rd106;
	setp.eq.s64 	%p6, %rd23, 0;
	@%p6 bra 	$L__BB71_32;
	shl.b64 	%rd57, %rd3, 2;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd10, %rd8, %rd62;
	setp.eq.s64 	%p7, %rd5, 0;
	shl.b64 	%rd101, %rd5, 2;
	@%p7 bra 	$L__BB71_14;
	setp.gt.u64 	%p8, %rd9, %rd5;
	add.s64 	%rd73, %rd8, %rd101;
	add.s64 	%rd74, %rd73, 4;
	selp.b64 	%rd115, %rd74, %rd10, %p8;
	selp.b64 	%rd108, %rd73, 0, %p8;
	bra.uni 	$L__BB71_15;
$L__BB71_14:
	setp.eq.s64 	%p9, %rd9, 0;
	selp.b64 	%rd75, 0, 4, %p9;
	add.s64 	%rd115, %rd8, %rd75;
	selp.b64 	%rd108, 0, %rd8, %p9;
$L__BB71_15:
	add.s64 	%rd4, %rd2, %rd57;
	@%p7 bra 	$L__BB71_17;
	setp.gt.u64 	%p11, %rd3, %rd5;
	add.s64 	%rd77, %rd2, %rd101;
	add.s64 	%rd78, %rd77, 4;
	selp.b64 	%rd114, %rd78, %rd4, %p11;
	selp.b64 	%rd110, %rd77, 0, %p11;
	bra.uni 	$L__BB71_18;
$L__BB71_17:
	setp.eq.s64 	%p12, %rd3, 0;
	selp.b64 	%rd79, 0, 4, %p12;
	add.s64 	%rd114, %rd2, %rd79;
	selp.b64 	%rd110, 0, %rd2, %p12;
$L__BB71_18:
	ld.f32 	%f1, [%rd61];
	setp.eq.s64 	%p13, %rd110, 0;
	@%p13 bra 	$L__BB71_20;
	ld.u32 	%r12, [%rd110];
	mov.b32 	%r13, %f1;
	// begin inline asm
	mul.rn.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	mov.b32 	%f14, %r11;
$L__BB71_20:
	st.f32 	[%rd108], %f14;
	setp.eq.s64 	%p14, %rd23, 1;
	@%p14 bra 	$L__BB71_32;
	add.s64 	%rd7, %rd6, -1;
	add.s64 	%rd36, %rd23, -1;
	and.b64  	%rd37, %rd36, 1;
	setp.eq.s64 	%p15, %rd23, 2;
	shl.b64 	%rd102, %rd6, 2;
	@%p15 bra 	$L__BB71_28;
	bra.uni 	$L__BB71_22;
$L__BB71_28:
	setp.eq.s64 	%p22, %rd37, 0;
	@%p22 bra 	$L__BB71_32;
	sub.s64 	%rd92, %rd10, %rd115;
	shr.u64 	%rd93, %rd92, 2;
	setp.gt.u64 	%p23, %rd93, %rd7;
	add.s64 	%rd95, %rd115, %rd102;
	add.s64 	%rd96, %rd95, -4;
	selp.b64 	%rd53, %rd96, 0, %p23;
	sub.s64 	%rd97, %rd4, %rd114;
	shr.u64 	%rd98, %rd97, 2;
	setp.le.u64 	%p24, %rd98, %rd7;
	@%p24 bra 	$L__BB71_31;
	add.s64 	%rd54, %rd114, %rd102;
	ld.u32 	%r21, [%rd54+-4];
	mov.b32 	%r22, %f1;
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	mov.b32 	%f17, %r20;
$L__BB71_31:
	st.f32 	[%rd53], %f17;
$L__BB71_32:
	ret;
$L__BB71_22:
	and.b64  	%rd111, %rd36, -2;
	mov.b32 	%r16, %f1;
	bra.uni 	$L__BB71_23;
$L__BB71_27:
	add.s64 	%rd115, %rd42, %rd102;
	add.s64 	%rd46, %rd115, -4;
	setp.gt.u64 	%p20, %rd90, %rd7;
	selp.b64 	%rd114, %rd91, %rd4, %p20;
	st.f32 	[%rd46], %f16;
	add.s64 	%rd111, %rd111, -2;
	setp.ne.s64 	%p21, %rd111, 0;
	@%p21 bra 	$L__BB71_23;
	bra.uni 	$L__BB71_28;
$L__BB71_23:
	sub.s64 	%rd85, %rd4, %rd114;
	shr.u64 	%rd86, %rd85, 2;
	setp.le.u64 	%p17, %rd86, %rd7;
	add.s64 	%rd87, %rd114, %rd102;
	@%p17 bra 	$L__BB71_25;
	add.s64 	%rd44, %rd87, -4;
	ld.u32 	%r15, [%rd44];
	// begin inline asm
	mul.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r14;
$L__BB71_25:
	sub.s64 	%rd80, %rd10, %rd115;
	shr.u64 	%rd81, %rd80, 2;
	setp.gt.u64 	%p16, %rd81, %rd7;
	add.s64 	%rd83, %rd115, %rd102;
	add.s64 	%rd84, %rd83, -4;
	selp.b64 	%rd42, %rd83, %rd10, %p16;
	selp.b64 	%rd43, %rd84, 0, %p16;
	setp.gt.u64 	%p18, %rd86, %rd7;
	selp.b64 	%rd45, %rd87, %rd4, %p18;
	st.f32 	[%rd43], %f15;
	sub.s64 	%rd89, %rd4, %rd45;
	shr.u64 	%rd90, %rd89, 2;
	setp.le.u64 	%p19, %rd90, %rd7;
	add.s64 	%rd91, %rd45, %rd102;
	@%p19 bra 	$L__BB71_27;
	add.s64 	%rd48, %rd91, -4;
	ld.u32 	%r18, [%rd48];
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r16;
	// end inline asm
	mov.b32 	%f16, %r17;
	bra.uni 	$L__BB71_27;
$L__BB71_33:
	mov.u64 	%rd99, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_53;
	cvta.global.u64 	%rd100, %rd99;
	{ // callseq 284, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd100;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 284

}
	// .globl	vector_descale_f32
.visible .entry vector_descale_f32(
	.param .u64 vector_descale_f32_param_0
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<116>;

	ld.param.u64 	%rd55, [vector_descale_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd55;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd59, [%rd1+40];
	setp.eq.s64 	%p1, %rd59, 0;
	@%p1 bra 	$L__BB72_33;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd56, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd58, %r3, %r2;
	add.s64 	%rd5, %rd58, %rd56;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	ld.global.nc.u64 	%rd61, [%rd1+32];
	ld.global.nc.u64 	%rd8, [%rd1+16];
	ld.global.nc.u64 	%rd9, [%rd1+24];
	setp.le.u64 	%p2, %rd9, %rd5;
	not.b64 	%rd64, %rd5;
	mov.u64 	%rd106, 0;
	mov.u64 	%rd104, %rd106;
	@%p2 bra 	$L__BB72_6;
	max.u64 	%rd63, %rd9, %rd5;
	add.s64 	%rd11, %rd64, %rd63;
	or.b64  	%rd65, %rd11, %rd6;
	and.b64  	%rd66, %rd65, -4294967296;
	setp.ne.s64 	%p3, %rd66, 0;
	@%p3 bra 	$L__BB72_4;
	bra.uni 	$L__BB72_3;
$L__BB72_4:
	div.u64 	%rd103, %rd11, %rd6;
	bra.uni 	$L__BB72_5;
$L__BB72_3:
	cvt.u32.u64 	%r5, %rd6;
	cvt.u32.u64 	%r6, %rd11;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd103, %r7;
$L__BB72_5:
	add.s64 	%rd104, %rd103, 1;
$L__BB72_6:
	setp.le.u64 	%p4, %rd3, %rd5;
	@%p4 bra 	$L__BB72_11;
	max.u64 	%rd68, %rd3, %rd5;
	add.s64 	%rd17, %rd64, %rd68;
	or.b64  	%rd70, %rd17, %rd6;
	and.b64  	%rd71, %rd70, -4294967296;
	setp.ne.s64 	%p5, %rd71, 0;
	@%p5 bra 	$L__BB72_9;
	bra.uni 	$L__BB72_8;
$L__BB72_9:
	div.u64 	%rd105, %rd17, %rd6;
	bra.uni 	$L__BB72_10;
$L__BB72_8:
	cvt.u32.u64 	%r8, %rd6;
	cvt.u32.u64 	%r9, %rd17;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd105, %r10;
$L__BB72_10:
	add.s64 	%rd106, %rd105, 1;
$L__BB72_11:
	min.u64 	%rd23, %rd104, %rd106;
	setp.eq.s64 	%p6, %rd23, 0;
	@%p6 bra 	$L__BB72_32;
	shl.b64 	%rd57, %rd3, 2;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd10, %rd8, %rd62;
	setp.eq.s64 	%p7, %rd5, 0;
	shl.b64 	%rd101, %rd5, 2;
	@%p7 bra 	$L__BB72_14;
	setp.gt.u64 	%p8, %rd9, %rd5;
	add.s64 	%rd73, %rd8, %rd101;
	add.s64 	%rd74, %rd73, 4;
	selp.b64 	%rd115, %rd74, %rd10, %p8;
	selp.b64 	%rd108, %rd73, 0, %p8;
	bra.uni 	$L__BB72_15;
$L__BB72_14:
	setp.eq.s64 	%p9, %rd9, 0;
	selp.b64 	%rd75, 0, 4, %p9;
	add.s64 	%rd115, %rd8, %rd75;
	selp.b64 	%rd108, 0, %rd8, %p9;
$L__BB72_15:
	add.s64 	%rd4, %rd2, %rd57;
	@%p7 bra 	$L__BB72_17;
	setp.gt.u64 	%p11, %rd3, %rd5;
	add.s64 	%rd77, %rd2, %rd101;
	add.s64 	%rd78, %rd77, 4;
	selp.b64 	%rd114, %rd78, %rd4, %p11;
	selp.b64 	%rd110, %rd77, 0, %p11;
	bra.uni 	$L__BB72_18;
$L__BB72_17:
	setp.eq.s64 	%p12, %rd3, 0;
	selp.b64 	%rd79, 0, 4, %p12;
	add.s64 	%rd114, %rd2, %rd79;
	selp.b64 	%rd110, 0, %rd2, %p12;
$L__BB72_18:
	ld.f32 	%f1, [%rd61];
	setp.eq.s64 	%p13, %rd110, 0;
	@%p13 bra 	$L__BB72_20;
	ld.u32 	%r12, [%rd110];
	mov.b32 	%r13, %f1;
	// begin inline asm
	div.approx.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	mov.b32 	%f14, %r11;
$L__BB72_20:
	st.f32 	[%rd108], %f14;
	setp.eq.s64 	%p14, %rd23, 1;
	@%p14 bra 	$L__BB72_32;
	add.s64 	%rd7, %rd6, -1;
	add.s64 	%rd36, %rd23, -1;
	and.b64  	%rd37, %rd36, 1;
	setp.eq.s64 	%p15, %rd23, 2;
	shl.b64 	%rd102, %rd6, 2;
	@%p15 bra 	$L__BB72_28;
	bra.uni 	$L__BB72_22;
$L__BB72_28:
	setp.eq.s64 	%p22, %rd37, 0;
	@%p22 bra 	$L__BB72_32;
	sub.s64 	%rd92, %rd10, %rd115;
	shr.u64 	%rd93, %rd92, 2;
	setp.gt.u64 	%p23, %rd93, %rd7;
	add.s64 	%rd95, %rd115, %rd102;
	add.s64 	%rd96, %rd95, -4;
	selp.b64 	%rd53, %rd96, 0, %p23;
	sub.s64 	%rd97, %rd4, %rd114;
	shr.u64 	%rd98, %rd97, 2;
	setp.le.u64 	%p24, %rd98, %rd7;
	@%p24 bra 	$L__BB72_31;
	add.s64 	%rd54, %rd114, %rd102;
	ld.u32 	%r21, [%rd54+-4];
	mov.b32 	%r22, %f1;
	// begin inline asm
	div.approx.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	mov.b32 	%f17, %r20;
$L__BB72_31:
	st.f32 	[%rd53], %f17;
$L__BB72_32:
	ret;
$L__BB72_22:
	and.b64  	%rd111, %rd36, -2;
	mov.b32 	%r16, %f1;
	bra.uni 	$L__BB72_23;
$L__BB72_27:
	add.s64 	%rd115, %rd42, %rd102;
	add.s64 	%rd46, %rd115, -4;
	setp.gt.u64 	%p20, %rd90, %rd7;
	selp.b64 	%rd114, %rd91, %rd4, %p20;
	st.f32 	[%rd46], %f16;
	add.s64 	%rd111, %rd111, -2;
	setp.ne.s64 	%p21, %rd111, 0;
	@%p21 bra 	$L__BB72_23;
	bra.uni 	$L__BB72_28;
$L__BB72_23:
	sub.s64 	%rd85, %rd4, %rd114;
	shr.u64 	%rd86, %rd85, 2;
	setp.le.u64 	%p17, %rd86, %rd7;
	add.s64 	%rd87, %rd114, %rd102;
	@%p17 bra 	$L__BB72_25;
	add.s64 	%rd44, %rd87, -4;
	ld.u32 	%r15, [%rd44];
	// begin inline asm
	div.approx.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r14;
$L__BB72_25:
	sub.s64 	%rd80, %rd10, %rd115;
	shr.u64 	%rd81, %rd80, 2;
	setp.gt.u64 	%p16, %rd81, %rd7;
	add.s64 	%rd83, %rd115, %rd102;
	add.s64 	%rd84, %rd83, -4;
	selp.b64 	%rd42, %rd83, %rd10, %p16;
	selp.b64 	%rd43, %rd84, 0, %p16;
	setp.gt.u64 	%p18, %rd86, %rd7;
	selp.b64 	%rd45, %rd87, %rd4, %p18;
	st.f32 	[%rd43], %f15;
	sub.s64 	%rd89, %rd4, %rd45;
	shr.u64 	%rd90, %rd89, 2;
	setp.le.u64 	%p19, %rd90, %rd7;
	add.s64 	%rd91, %rd45, %rd102;
	@%p19 bra 	$L__BB72_27;
	add.s64 	%rd48, %rd91, -4;
	ld.u32 	%r18, [%rd48];
	// begin inline asm
	div.approx.ftz.f32 %r17, %r18, %r16;
	// end inline asm
	mov.b32 	%f16, %r17;
	bra.uni 	$L__BB72_27;
$L__BB72_33:
	mov.u64 	%rd99, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_54;
	cvta.global.u64 	%rd100, %rd99;
	{ // callseq 285, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd100;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 285

}
	// .globl	vector_powf_f32
.visible .entry vector_powf_f32(
	.param .u64 vector_powf_f32_param_0
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<116>;

	ld.param.u64 	%rd55, [vector_powf_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd55;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd59, [%rd1+40];
	setp.eq.s64 	%p1, %rd59, 0;
	@%p1 bra 	$L__BB73_33;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd56, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd58, %r3, %r2;
	add.s64 	%rd5, %rd58, %rd56;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	ld.global.nc.u64 	%rd61, [%rd1+32];
	ld.global.nc.u64 	%rd8, [%rd1+16];
	ld.global.nc.u64 	%rd9, [%rd1+24];
	setp.le.u64 	%p2, %rd9, %rd5;
	not.b64 	%rd64, %rd5;
	mov.u64 	%rd106, 0;
	mov.u64 	%rd104, %rd106;
	@%p2 bra 	$L__BB73_6;
	max.u64 	%rd63, %rd9, %rd5;
	add.s64 	%rd11, %rd64, %rd63;
	or.b64  	%rd65, %rd11, %rd6;
	and.b64  	%rd66, %rd65, -4294967296;
	setp.ne.s64 	%p3, %rd66, 0;
	@%p3 bra 	$L__BB73_4;
	bra.uni 	$L__BB73_3;
$L__BB73_4:
	div.u64 	%rd103, %rd11, %rd6;
	bra.uni 	$L__BB73_5;
$L__BB73_3:
	cvt.u32.u64 	%r5, %rd6;
	cvt.u32.u64 	%r6, %rd11;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd103, %r7;
$L__BB73_5:
	add.s64 	%rd104, %rd103, 1;
$L__BB73_6:
	setp.le.u64 	%p4, %rd3, %rd5;
	@%p4 bra 	$L__BB73_11;
	max.u64 	%rd68, %rd3, %rd5;
	add.s64 	%rd17, %rd64, %rd68;
	or.b64  	%rd70, %rd17, %rd6;
	and.b64  	%rd71, %rd70, -4294967296;
	setp.ne.s64 	%p5, %rd71, 0;
	@%p5 bra 	$L__BB73_9;
	bra.uni 	$L__BB73_8;
$L__BB73_9:
	div.u64 	%rd105, %rd17, %rd6;
	bra.uni 	$L__BB73_10;
$L__BB73_8:
	cvt.u32.u64 	%r8, %rd6;
	cvt.u32.u64 	%r9, %rd17;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd105, %r10;
$L__BB73_10:
	add.s64 	%rd106, %rd105, 1;
$L__BB73_11:
	min.u64 	%rd23, %rd104, %rd106;
	setp.eq.s64 	%p6, %rd23, 0;
	@%p6 bra 	$L__BB73_32;
	shl.b64 	%rd57, %rd3, 2;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd10, %rd8, %rd62;
	setp.eq.s64 	%p7, %rd5, 0;
	shl.b64 	%rd101, %rd5, 2;
	@%p7 bra 	$L__BB73_14;
	setp.gt.u64 	%p8, %rd9, %rd5;
	add.s64 	%rd73, %rd8, %rd101;
	add.s64 	%rd74, %rd73, 4;
	selp.b64 	%rd115, %rd74, %rd10, %p8;
	selp.b64 	%rd108, %rd73, 0, %p8;
	bra.uni 	$L__BB73_15;
$L__BB73_14:
	setp.eq.s64 	%p9, %rd9, 0;
	selp.b64 	%rd75, 0, 4, %p9;
	add.s64 	%rd115, %rd8, %rd75;
	selp.b64 	%rd108, 0, %rd8, %p9;
$L__BB73_15:
	add.s64 	%rd4, %rd2, %rd57;
	@%p7 bra 	$L__BB73_17;
	setp.gt.u64 	%p11, %rd3, %rd5;
	add.s64 	%rd77, %rd2, %rd101;
	add.s64 	%rd78, %rd77, 4;
	selp.b64 	%rd114, %rd78, %rd4, %p11;
	selp.b64 	%rd110, %rd77, 0, %p11;
	bra.uni 	$L__BB73_18;
$L__BB73_17:
	setp.eq.s64 	%p12, %rd3, 0;
	selp.b64 	%rd79, 0, 4, %p12;
	add.s64 	%rd114, %rd2, %rd79;
	selp.b64 	%rd110, 0, %rd2, %p12;
$L__BB73_18:
	ld.f32 	%f1, [%rd61];
	setp.eq.s64 	%p13, %rd110, 0;
	@%p13 bra 	$L__BB73_20;
	ld.u32 	%r12, [%rd110];
	mov.b32 	%r13, %f1;
	// begin inline asm
	lg2.approx.ftz.f32 %r11, %r12;
    mul.rn.ftz.f32 %r11, %r11, %r13;
    ex2.approx.ftz.f32 %r11, %r11;
	// end inline asm
	mov.b32 	%f14, %r11;
$L__BB73_20:
	st.f32 	[%rd108], %f14;
	setp.eq.s64 	%p14, %rd23, 1;
	@%p14 bra 	$L__BB73_32;
	add.s64 	%rd7, %rd6, -1;
	add.s64 	%rd36, %rd23, -1;
	and.b64  	%rd37, %rd36, 1;
	setp.eq.s64 	%p15, %rd23, 2;
	shl.b64 	%rd102, %rd6, 2;
	@%p15 bra 	$L__BB73_28;
	bra.uni 	$L__BB73_22;
$L__BB73_28:
	setp.eq.s64 	%p22, %rd37, 0;
	@%p22 bra 	$L__BB73_32;
	sub.s64 	%rd92, %rd10, %rd115;
	shr.u64 	%rd93, %rd92, 2;
	setp.gt.u64 	%p23, %rd93, %rd7;
	add.s64 	%rd95, %rd115, %rd102;
	add.s64 	%rd96, %rd95, -4;
	selp.b64 	%rd53, %rd96, 0, %p23;
	sub.s64 	%rd97, %rd4, %rd114;
	shr.u64 	%rd98, %rd97, 2;
	setp.le.u64 	%p24, %rd98, %rd7;
	@%p24 bra 	$L__BB73_31;
	add.s64 	%rd54, %rd114, %rd102;
	ld.u32 	%r21, [%rd54+-4];
	mov.b32 	%r22, %f1;
	// begin inline asm
	lg2.approx.ftz.f32 %r20, %r21;
    mul.rn.ftz.f32 %r20, %r20, %r22;
    ex2.approx.ftz.f32 %r20, %r20;
	// end inline asm
	mov.b32 	%f17, %r20;
$L__BB73_31:
	st.f32 	[%rd53], %f17;
$L__BB73_32:
	ret;
$L__BB73_22:
	and.b64  	%rd111, %rd36, -2;
	mov.b32 	%r16, %f1;
	bra.uni 	$L__BB73_23;
$L__BB73_27:
	add.s64 	%rd115, %rd42, %rd102;
	add.s64 	%rd46, %rd115, -4;
	setp.gt.u64 	%p20, %rd90, %rd7;
	selp.b64 	%rd114, %rd91, %rd4, %p20;
	st.f32 	[%rd46], %f16;
	add.s64 	%rd111, %rd111, -2;
	setp.ne.s64 	%p21, %rd111, 0;
	@%p21 bra 	$L__BB73_23;
	bra.uni 	$L__BB73_28;
$L__BB73_23:
	sub.s64 	%rd85, %rd4, %rd114;
	shr.u64 	%rd86, %rd85, 2;
	setp.le.u64 	%p17, %rd86, %rd7;
	add.s64 	%rd87, %rd114, %rd102;
	@%p17 bra 	$L__BB73_25;
	add.s64 	%rd44, %rd87, -4;
	ld.u32 	%r15, [%rd44];
	// begin inline asm
	lg2.approx.ftz.f32 %r14, %r15;
    mul.rn.ftz.f32 %r14, %r14, %r16;
    ex2.approx.ftz.f32 %r14, %r14;
	// end inline asm
	mov.b32 	%f15, %r14;
$L__BB73_25:
	sub.s64 	%rd80, %rd10, %rd115;
	shr.u64 	%rd81, %rd80, 2;
	setp.gt.u64 	%p16, %rd81, %rd7;
	add.s64 	%rd83, %rd115, %rd102;
	add.s64 	%rd84, %rd83, -4;
	selp.b64 	%rd42, %rd83, %rd10, %p16;
	selp.b64 	%rd43, %rd84, 0, %p16;
	setp.gt.u64 	%p18, %rd86, %rd7;
	selp.b64 	%rd45, %rd87, %rd4, %p18;
	st.f32 	[%rd43], %f15;
	sub.s64 	%rd89, %rd4, %rd45;
	shr.u64 	%rd90, %rd89, 2;
	setp.le.u64 	%p19, %rd90, %rd7;
	add.s64 	%rd91, %rd45, %rd102;
	@%p19 bra 	$L__BB73_27;
	add.s64 	%rd48, %rd91, -4;
	ld.u32 	%r18, [%rd48];
	// begin inline asm
	lg2.approx.ftz.f32 %r17, %r18;
    mul.rn.ftz.f32 %r17, %r17, %r16;
    ex2.approx.ftz.f32 %r17, %r17;
	// end inline asm
	mov.b32 	%f16, %r17;
	bra.uni 	$L__BB73_27;
$L__BB73_33:
	mov.u64 	%rd99, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_55;
	cvta.global.u64 	%rd100, %rd99;
	{ // callseq 286, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd100;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 286

}
	// .globl	vector_ln_f32
.visible .entry vector_ln_f32(
	.param .u64 vector_ln_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_ln_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB74_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB74_3;
	bra.uni 	$L__BB74_2;
$L__BB74_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB74_4;
$L__BB74_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB74_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB74_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB74_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB74_8;
	bra.uni 	$L__BB74_7;
$L__BB74_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB74_9;
$L__BB74_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB74_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB74_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB74_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB74_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB74_14;
$L__BB74_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB74_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB74_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB74_17;
$L__BB74_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB74_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB74_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	lg2.approx.ftz.f32 %r11, %r12;
    mul.rn.ftz.f32 %r11, %r11, 0f3F317218;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB74_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB74_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB74_27;
	bra.uni 	$L__BB74_21;
$L__BB74_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB74_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB74_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	lg2.approx.ftz.f32 %r17, %r18;
    mul.rn.ftz.f32 %r17, %r17, 0f3F317218;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB74_30:
	st.f32 	[%rd52], %f16;
$L__BB74_31:
	ret;
$L__BB74_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB74_22;
$L__BB74_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB74_22;
	bra.uni 	$L__BB74_27;
$L__BB74_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB74_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	lg2.approx.ftz.f32 %r13, %r14;
    mul.rn.ftz.f32 %r13, %r13, 0f3F317218;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB74_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB74_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	lg2.approx.ftz.f32 %r15, %r16;
    mul.rn.ftz.f32 %r15, %r15, 0f3F317218;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB74_26;

}
	// .globl	vector_log2_f32
.visible .entry vector_log2_f32(
	.param .u64 vector_log2_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_log2_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB75_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB75_3;
	bra.uni 	$L__BB75_2;
$L__BB75_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB75_4;
$L__BB75_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB75_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB75_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB75_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB75_8;
	bra.uni 	$L__BB75_7;
$L__BB75_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB75_9;
$L__BB75_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB75_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB75_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB75_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB75_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB75_14;
$L__BB75_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB75_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB75_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB75_17;
$L__BB75_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB75_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB75_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	lg2.approx.ftz.f32 %r11, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB75_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB75_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB75_27;
	bra.uni 	$L__BB75_21;
$L__BB75_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB75_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB75_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	lg2.approx.ftz.f32 %r17, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB75_30:
	st.f32 	[%rd52], %f16;
$L__BB75_31:
	ret;
$L__BB75_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB75_22;
$L__BB75_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB75_22;
	bra.uni 	$L__BB75_27;
$L__BB75_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB75_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	lg2.approx.ftz.f32 %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB75_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB75_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	lg2.approx.ftz.f32 %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB75_26;

}
	// .globl	vector_exp_f32
.visible .entry vector_exp_f32(
	.param .u64 vector_exp_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_exp_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB76_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB76_3;
	bra.uni 	$L__BB76_2;
$L__BB76_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB76_4;
$L__BB76_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB76_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB76_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB76_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB76_8;
	bra.uni 	$L__BB76_7;
$L__BB76_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB76_9;
$L__BB76_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB76_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB76_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB76_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB76_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB76_14;
$L__BB76_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB76_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB76_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB76_17;
$L__BB76_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB76_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB76_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	mul.rn.ftz.f32 %r11, %r12, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r11, %r11;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB76_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB76_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB76_27;
	bra.uni 	$L__BB76_21;
$L__BB76_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB76_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB76_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r17, %r17;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB76_30:
	st.f32 	[%rd52], %f16;
$L__BB76_31:
	ret;
$L__BB76_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB76_22;
$L__BB76_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB76_22;
	bra.uni 	$L__BB76_27;
$L__BB76_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB76_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	mul.rn.ftz.f32 %r13, %r14, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r13, %r13;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB76_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB76_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	mul.rn.ftz.f32 %r15, %r16, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r15, %r15;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB76_26;

}
	// .globl	vector_exp2_f32
.visible .entry vector_exp2_f32(
	.param .u64 vector_exp2_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_exp2_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB77_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB77_3;
	bra.uni 	$L__BB77_2;
$L__BB77_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB77_4;
$L__BB77_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB77_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB77_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB77_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB77_8;
	bra.uni 	$L__BB77_7;
$L__BB77_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB77_9;
$L__BB77_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB77_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB77_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB77_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB77_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB77_14;
$L__BB77_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB77_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB77_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB77_17;
$L__BB77_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB77_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB77_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	ex2.approx.ftz.f32 %r11, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB77_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB77_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB77_27;
	bra.uni 	$L__BB77_21;
$L__BB77_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB77_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB77_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	ex2.approx.ftz.f32 %r17, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB77_30:
	st.f32 	[%rd52], %f16;
$L__BB77_31:
	ret;
$L__BB77_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB77_22;
$L__BB77_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB77_22;
	bra.uni 	$L__BB77_27;
$L__BB77_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB77_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	ex2.approx.ftz.f32 %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB77_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB77_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	ex2.approx.ftz.f32 %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB77_26;

}
	// .globl	vector_recip_f32
.visible .entry vector_recip_f32(
	.param .u64 vector_recip_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_recip_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB78_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB78_3;
	bra.uni 	$L__BB78_2;
$L__BB78_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB78_4;
$L__BB78_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB78_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB78_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB78_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB78_8;
	bra.uni 	$L__BB78_7;
$L__BB78_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB78_9;
$L__BB78_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB78_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB78_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB78_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB78_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB78_14;
$L__BB78_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB78_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB78_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB78_17;
$L__BB78_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB78_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB78_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	rcp.approx.ftz.f32 %r11, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB78_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB78_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB78_27;
	bra.uni 	$L__BB78_21;
$L__BB78_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB78_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB78_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	rcp.approx.ftz.f32 %r17, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB78_30:
	st.f32 	[%rd52], %f16;
$L__BB78_31:
	ret;
$L__BB78_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB78_22;
$L__BB78_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB78_22;
	bra.uni 	$L__BB78_27;
$L__BB78_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB78_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	rcp.approx.ftz.f32 %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB78_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB78_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	rcp.approx.ftz.f32 %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB78_26;

}
	// .globl	vector_sin_f32
.visible .entry vector_sin_f32(
	.param .u64 vector_sin_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_sin_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB79_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB79_3;
	bra.uni 	$L__BB79_2;
$L__BB79_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB79_4;
$L__BB79_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB79_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB79_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB79_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB79_8;
	bra.uni 	$L__BB79_7;
$L__BB79_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB79_9;
$L__BB79_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB79_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB79_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB79_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB79_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB79_14;
$L__BB79_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB79_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB79_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB79_17;
$L__BB79_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB79_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB79_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	sin.approx.ftz.f32 %r11, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB79_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB79_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB79_27;
	bra.uni 	$L__BB79_21;
$L__BB79_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB79_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB79_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	sin.approx.ftz.f32 %r17, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB79_30:
	st.f32 	[%rd52], %f16;
$L__BB79_31:
	ret;
$L__BB79_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB79_22;
$L__BB79_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB79_22;
	bra.uni 	$L__BB79_27;
$L__BB79_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB79_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	sin.approx.ftz.f32 %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB79_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB79_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	sin.approx.ftz.f32 %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB79_26;

}
	// .globl	vector_cos_f32
.visible .entry vector_cos_f32(
	.param .u64 vector_cos_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_cos_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB80_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB80_3;
	bra.uni 	$L__BB80_2;
$L__BB80_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB80_4;
$L__BB80_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB80_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB80_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB80_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB80_8;
	bra.uni 	$L__BB80_7;
$L__BB80_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB80_9;
$L__BB80_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB80_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB80_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB80_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB80_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB80_14;
$L__BB80_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB80_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB80_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB80_17;
$L__BB80_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB80_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB80_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	cos.approx.ftz.f32 %r11, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB80_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB80_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB80_27;
	bra.uni 	$L__BB80_21;
$L__BB80_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB80_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB80_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	cos.approx.ftz.f32 %r17, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB80_30:
	st.f32 	[%rd52], %f16;
$L__BB80_31:
	ret;
$L__BB80_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB80_22;
$L__BB80_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB80_22;
	bra.uni 	$L__BB80_27;
$L__BB80_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB80_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	cos.approx.ftz.f32 %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB80_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB80_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	cos.approx.ftz.f32 %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB80_26;

}
	// .globl	vector_tan_f32
.visible .entry vector_tan_f32(
	.param .u64 vector_tan_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_tan_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB81_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB81_3;
	bra.uni 	$L__BB81_2;
$L__BB81_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB81_4;
$L__BB81_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB81_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB81_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB81_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB81_8;
	bra.uni 	$L__BB81_7;
$L__BB81_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB81_9;
$L__BB81_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB81_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB81_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB81_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB81_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB81_14;
$L__BB81_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB81_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB81_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB81_17;
$L__BB81_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB81_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB81_19;
	ld.u32 	%r13, [%rd106];
	// begin inline asm
	sin.approx.ftz.f32 %r12, %r13;
    cos.approx.ftz.f32 %r11, %r13;
    div.approx.ftz.f32 %r12, %r12, %r11;
	// end inline asm
	mov.b32 	%f13, %r12;
$L__BB81_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB81_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB81_27;
	bra.uni 	$L__BB81_21;
$L__BB81_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB81_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB81_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r22, [%rd53+-4];
	// begin inline asm
	sin.approx.ftz.f32 %r21, %r22;
    cos.approx.ftz.f32 %r20, %r22;
    div.approx.ftz.f32 %r21, %r21, %r20;
	// end inline asm
	mov.b32 	%f16, %r21;
$L__BB81_30:
	st.f32 	[%rd52], %f16;
$L__BB81_31:
	ret;
$L__BB81_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB81_22;
$L__BB81_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB81_22;
	bra.uni 	$L__BB81_27;
$L__BB81_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB81_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r16, [%rd43];
	// begin inline asm
	sin.approx.ftz.f32 %r15, %r16;
    cos.approx.ftz.f32 %r14, %r16;
    div.approx.ftz.f32 %r15, %r15, %r14;
	// end inline asm
	mov.b32 	%f14, %r15;
$L__BB81_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB81_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r19, [%rd47];
	// begin inline asm
	sin.approx.ftz.f32 %r18, %r19;
    cos.approx.ftz.f32 %r17, %r19;
    div.approx.ftz.f32 %r18, %r18, %r17;
	// end inline asm
	mov.b32 	%f15, %r18;
	bra.uni 	$L__BB81_26;

}
	// .globl	vector_asin_f32
.visible .entry vector_asin_f32(
	.param .u64 vector_asin_f32_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<57>;

	ld.param.u64 	%rd24, [vector_asin_f32_param_0];
	cvta.to.global.u64 	%rd25, %rd24;
	ld.global.nc.u64 	%rd1, [%rd25];
	ld.global.nc.u64 	%rd2, [%rd25+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd26, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd28, %r3, %r2;
	add.s64 	%rd4, %rd28, %rd26;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd29, [%rd25+24];
	setp.le.u64 	%p4, %rd29, %rd4;
	not.b64 	%rd31, %rd4;
	mov.u64 	%rd55, 0;
	mov.u64 	%rd53, %rd55;
	@%p4 bra 	$L__BB82_5;
	max.u64 	%rd30, %rd29, %rd4;
	add.s64 	%rd7, %rd31, %rd30;
	or.b64  	%rd32, %rd7, %rd5;
	and.b64  	%rd33, %rd32, -4294967296;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB82_3;
	bra.uni 	$L__BB82_2;
$L__BB82_3:
	div.u64 	%rd52, %rd7, %rd5;
	bra.uni 	$L__BB82_4;
$L__BB82_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd7;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd52, %r7;
$L__BB82_4:
	add.s64 	%rd53, %rd52, 1;
$L__BB82_5:
	setp.le.u64 	%p6, %rd2, %rd4;
	@%p6 bra 	$L__BB82_10;
	max.u64 	%rd35, %rd2, %rd4;
	add.s64 	%rd13, %rd31, %rd35;
	or.b64  	%rd37, %rd13, %rd5;
	and.b64  	%rd38, %rd37, -4294967296;
	setp.ne.s64 	%p7, %rd38, 0;
	@%p7 bra 	$L__BB82_8;
	bra.uni 	$L__BB82_7;
$L__BB82_8:
	div.u64 	%rd54, %rd13, %rd5;
	bra.uni 	$L__BB82_9;
$L__BB82_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd13;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd54, %r10;
$L__BB82_9:
	add.s64 	%rd55, %rd54, 1;
$L__BB82_10:
	min.u64 	%rd19, %rd53, %rd55;
	setp.eq.s64 	%p8, %rd19, 0;
	@%p8 bra 	$L__BB82_17;
	shl.b64 	%rd27, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd27;
	setp.eq.s64 	%p9, %rd4, 0;
	@%p9 bra 	$L__BB82_13;
	shl.b64 	%rd39, %rd4, 2;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, 4;
	selp.b64 	%rd56, %rd3, %rd41, %p6;
	@!%p6 bra 	$L__BB82_16;
	bra.uni 	$L__BB82_14;
$L__BB82_13:
	setp.eq.s64 	%p2, %rd2, 0;
	selp.b64 	%rd42, 0, 4, %p2;
	add.s64 	%rd56, %rd1, %rd42;
	@!%p2 bra 	$L__BB82_16;
	bra.uni 	$L__BB82_14;
$L__BB82_14:
	setp.eq.s64 	%p10, %rd19, 1;
	@%p10 bra 	$L__BB82_17;
	add.s64 	%rd6, %rd5, -1;
	sub.s64 	%rd43, %rd3, %rd56;
	shr.u64 	%rd44, %rd43, 2;
	setp.le.u64 	%p11, %rd44, %rd6;
	@%p11 bra 	$L__BB82_17;
	bra.uni 	$L__BB82_16;
$L__BB82_17:
	ret;
$L__BB82_16:
	mov.u64 	%rd45, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_26;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 287, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd48;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 287

}
	// .globl	vector_acos_f32
.visible .entry vector_acos_f32(
	.param .u64 vector_acos_f32_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<57>;

	ld.param.u64 	%rd24, [vector_acos_f32_param_0];
	cvta.to.global.u64 	%rd25, %rd24;
	ld.global.nc.u64 	%rd1, [%rd25];
	ld.global.nc.u64 	%rd2, [%rd25+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd26, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd28, %r3, %r2;
	add.s64 	%rd4, %rd28, %rd26;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd29, [%rd25+24];
	setp.le.u64 	%p4, %rd29, %rd4;
	not.b64 	%rd31, %rd4;
	mov.u64 	%rd55, 0;
	mov.u64 	%rd53, %rd55;
	@%p4 bra 	$L__BB83_5;
	max.u64 	%rd30, %rd29, %rd4;
	add.s64 	%rd7, %rd31, %rd30;
	or.b64  	%rd32, %rd7, %rd5;
	and.b64  	%rd33, %rd32, -4294967296;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB83_3;
	bra.uni 	$L__BB83_2;
$L__BB83_3:
	div.u64 	%rd52, %rd7, %rd5;
	bra.uni 	$L__BB83_4;
$L__BB83_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd7;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd52, %r7;
$L__BB83_4:
	add.s64 	%rd53, %rd52, 1;
$L__BB83_5:
	setp.le.u64 	%p6, %rd2, %rd4;
	@%p6 bra 	$L__BB83_10;
	max.u64 	%rd35, %rd2, %rd4;
	add.s64 	%rd13, %rd31, %rd35;
	or.b64  	%rd37, %rd13, %rd5;
	and.b64  	%rd38, %rd37, -4294967296;
	setp.ne.s64 	%p7, %rd38, 0;
	@%p7 bra 	$L__BB83_8;
	bra.uni 	$L__BB83_7;
$L__BB83_8:
	div.u64 	%rd54, %rd13, %rd5;
	bra.uni 	$L__BB83_9;
$L__BB83_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd13;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd54, %r10;
$L__BB83_9:
	add.s64 	%rd55, %rd54, 1;
$L__BB83_10:
	min.u64 	%rd19, %rd53, %rd55;
	setp.eq.s64 	%p8, %rd19, 0;
	@%p8 bra 	$L__BB83_17;
	shl.b64 	%rd27, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd27;
	setp.eq.s64 	%p9, %rd4, 0;
	@%p9 bra 	$L__BB83_13;
	shl.b64 	%rd39, %rd4, 2;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, 4;
	selp.b64 	%rd56, %rd3, %rd41, %p6;
	@!%p6 bra 	$L__BB83_16;
	bra.uni 	$L__BB83_14;
$L__BB83_13:
	setp.eq.s64 	%p2, %rd2, 0;
	selp.b64 	%rd42, 0, 4, %p2;
	add.s64 	%rd56, %rd1, %rd42;
	@!%p2 bra 	$L__BB83_16;
	bra.uni 	$L__BB83_14;
$L__BB83_14:
	setp.eq.s64 	%p10, %rd19, 1;
	@%p10 bra 	$L__BB83_17;
	add.s64 	%rd6, %rd5, -1;
	sub.s64 	%rd43, %rd3, %rd56;
	shr.u64 	%rd44, %rd43, 2;
	setp.le.u64 	%p11, %rd44, %rd6;
	@%p11 bra 	$L__BB83_17;
	bra.uni 	$L__BB83_16;
$L__BB83_17:
	ret;
$L__BB83_16:
	mov.u64 	%rd45, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_27;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 288, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd48;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 288

}
	// .globl	vector_atan_f32
.visible .entry vector_atan_f32(
	.param .u64 vector_atan_f32_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<57>;

	ld.param.u64 	%rd24, [vector_atan_f32_param_0];
	cvta.to.global.u64 	%rd25, %rd24;
	ld.global.nc.u64 	%rd1, [%rd25];
	ld.global.nc.u64 	%rd2, [%rd25+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd26, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd28, %r3, %r2;
	add.s64 	%rd4, %rd28, %rd26;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd29, [%rd25+24];
	setp.le.u64 	%p4, %rd29, %rd4;
	not.b64 	%rd31, %rd4;
	mov.u64 	%rd55, 0;
	mov.u64 	%rd53, %rd55;
	@%p4 bra 	$L__BB84_5;
	max.u64 	%rd30, %rd29, %rd4;
	add.s64 	%rd7, %rd31, %rd30;
	or.b64  	%rd32, %rd7, %rd5;
	and.b64  	%rd33, %rd32, -4294967296;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB84_3;
	bra.uni 	$L__BB84_2;
$L__BB84_3:
	div.u64 	%rd52, %rd7, %rd5;
	bra.uni 	$L__BB84_4;
$L__BB84_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd7;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd52, %r7;
$L__BB84_4:
	add.s64 	%rd53, %rd52, 1;
$L__BB84_5:
	setp.le.u64 	%p6, %rd2, %rd4;
	@%p6 bra 	$L__BB84_10;
	max.u64 	%rd35, %rd2, %rd4;
	add.s64 	%rd13, %rd31, %rd35;
	or.b64  	%rd37, %rd13, %rd5;
	and.b64  	%rd38, %rd37, -4294967296;
	setp.ne.s64 	%p7, %rd38, 0;
	@%p7 bra 	$L__BB84_8;
	bra.uni 	$L__BB84_7;
$L__BB84_8:
	div.u64 	%rd54, %rd13, %rd5;
	bra.uni 	$L__BB84_9;
$L__BB84_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd13;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd54, %r10;
$L__BB84_9:
	add.s64 	%rd55, %rd54, 1;
$L__BB84_10:
	min.u64 	%rd19, %rd53, %rd55;
	setp.eq.s64 	%p8, %rd19, 0;
	@%p8 bra 	$L__BB84_17;
	shl.b64 	%rd27, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd27;
	setp.eq.s64 	%p9, %rd4, 0;
	@%p9 bra 	$L__BB84_13;
	shl.b64 	%rd39, %rd4, 2;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, 4;
	selp.b64 	%rd56, %rd3, %rd41, %p6;
	@!%p6 bra 	$L__BB84_16;
	bra.uni 	$L__BB84_14;
$L__BB84_13:
	setp.eq.s64 	%p2, %rd2, 0;
	selp.b64 	%rd42, 0, 4, %p2;
	add.s64 	%rd56, %rd1, %rd42;
	@!%p2 bra 	$L__BB84_16;
	bra.uni 	$L__BB84_14;
$L__BB84_14:
	setp.eq.s64 	%p10, %rd19, 1;
	@%p10 bra 	$L__BB84_17;
	add.s64 	%rd6, %rd5, -1;
	sub.s64 	%rd43, %rd3, %rd56;
	shr.u64 	%rd44, %rd43, 2;
	setp.le.u64 	%p11, %rd44, %rd6;
	@%p11 bra 	$L__BB84_17;
	bra.uni 	$L__BB84_16;
$L__BB84_17:
	ret;
$L__BB84_16:
	mov.u64 	%rd45, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_28;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 289, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd48;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 289

}
	// .globl	vector_sinh_f32
.visible .entry vector_sinh_f32(
	.param .u64 vector_sinh_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_sinh_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB85_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB85_3;
	bra.uni 	$L__BB85_2;
$L__BB85_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB85_4;
$L__BB85_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB85_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB85_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB85_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB85_8;
	bra.uni 	$L__BB85_7;
$L__BB85_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB85_9;
$L__BB85_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB85_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB85_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB85_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB85_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB85_14;
$L__BB85_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB85_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB85_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB85_17;
$L__BB85_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB85_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB85_19;
	ld.u32 	%r13, [%rd106];
	// begin inline asm
	mul.rn.ftz.f32 %r12, %r13, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r12, %r12;
    neg.ftz.f32 %r11, %r13;
    mul.rn.ftz.f32 %r11, %r11, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r11, %r11;
    sub.rn.ftz.f32 %r12, %r12, %r11;
    div.approx.ftz.f32 %r12, %r12, 0f40000000;
	// end inline asm
	mov.b32 	%f13, %r12;
$L__BB85_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB85_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB85_27;
	bra.uni 	$L__BB85_21;
$L__BB85_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB85_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB85_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r22, [%rd53+-4];
	// begin inline asm
	mul.rn.ftz.f32 %r21, %r22, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r21, %r21;
    neg.ftz.f32 %r20, %r22;
    mul.rn.ftz.f32 %r20, %r20, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r20, %r20;
    sub.rn.ftz.f32 %r21, %r21, %r20;
    div.approx.ftz.f32 %r21, %r21, 0f40000000;
	// end inline asm
	mov.b32 	%f16, %r21;
$L__BB85_30:
	st.f32 	[%rd52], %f16;
$L__BB85_31:
	ret;
$L__BB85_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB85_22;
$L__BB85_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB85_22;
	bra.uni 	$L__BB85_27;
$L__BB85_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB85_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r16, [%rd43];
	// begin inline asm
	mul.rn.ftz.f32 %r15, %r16, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r15, %r15;
    neg.ftz.f32 %r14, %r16;
    mul.rn.ftz.f32 %r14, %r14, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r14, %r14;
    sub.rn.ftz.f32 %r15, %r15, %r14;
    div.approx.ftz.f32 %r15, %r15, 0f40000000;
	// end inline asm
	mov.b32 	%f14, %r15;
$L__BB85_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB85_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r19, [%rd47];
	// begin inline asm
	mul.rn.ftz.f32 %r18, %r19, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r18, %r18;
    neg.ftz.f32 %r17, %r19;
    mul.rn.ftz.f32 %r17, %r17, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r17, %r17;
    sub.rn.ftz.f32 %r18, %r18, %r17;
    div.approx.ftz.f32 %r18, %r18, 0f40000000;
	// end inline asm
	mov.b32 	%f15, %r18;
	bra.uni 	$L__BB85_26;

}
	// .globl	vector_cosh_f32
.visible .entry vector_cosh_f32(
	.param .u64 vector_cosh_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<23>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_cosh_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB86_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB86_3;
	bra.uni 	$L__BB86_2;
$L__BB86_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB86_4;
$L__BB86_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB86_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB86_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB86_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB86_8;
	bra.uni 	$L__BB86_7;
$L__BB86_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB86_9;
$L__BB86_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB86_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB86_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB86_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB86_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB86_14;
$L__BB86_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB86_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB86_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB86_17;
$L__BB86_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB86_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB86_19;
	ld.u32 	%r13, [%rd106];
	// begin inline asm
	mul.rn.ftz.f32 %r12, %r13, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r12, %r12;
    neg.ftz.f32 %r11, %r13;
    mul.rn.ftz.f32 %r11, %r11, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r11, %r11;
    add.rn.ftz.f32 %r12, %r12, %r11;
    div.approx.ftz.f32 %r12, %r12, 0f40000000;
	// end inline asm
	mov.b32 	%f13, %r12;
$L__BB86_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB86_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB86_27;
	bra.uni 	$L__BB86_21;
$L__BB86_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB86_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB86_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r22, [%rd53+-4];
	// begin inline asm
	mul.rn.ftz.f32 %r21, %r22, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r21, %r21;
    neg.ftz.f32 %r20, %r22;
    mul.rn.ftz.f32 %r20, %r20, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r20, %r20;
    add.rn.ftz.f32 %r21, %r21, %r20;
    div.approx.ftz.f32 %r21, %r21, 0f40000000;
	// end inline asm
	mov.b32 	%f16, %r21;
$L__BB86_30:
	st.f32 	[%rd52], %f16;
$L__BB86_31:
	ret;
$L__BB86_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB86_22;
$L__BB86_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB86_22;
	bra.uni 	$L__BB86_27;
$L__BB86_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB86_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r16, [%rd43];
	// begin inline asm
	mul.rn.ftz.f32 %r15, %r16, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r15, %r15;
    neg.ftz.f32 %r14, %r16;
    mul.rn.ftz.f32 %r14, %r14, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r14, %r14;
    add.rn.ftz.f32 %r15, %r15, %r14;
    div.approx.ftz.f32 %r15, %r15, 0f40000000;
	// end inline asm
	mov.b32 	%f14, %r15;
$L__BB86_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB86_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r19, [%rd47];
	// begin inline asm
	mul.rn.ftz.f32 %r18, %r19, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r18, %r18;
    neg.ftz.f32 %r17, %r19;
    mul.rn.ftz.f32 %r17, %r17, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r17, %r17;
    add.rn.ftz.f32 %r18, %r18, %r17;
    div.approx.ftz.f32 %r18, %r18, 0f40000000;
	// end inline asm
	mov.b32 	%f15, %r18;
	bra.uni 	$L__BB86_26;

}
	// .globl	vector_tanh_f32
.visible .entry vector_tanh_f32(
	.param .u64 vector_tanh_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_tanh_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB87_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB87_3;
	bra.uni 	$L__BB87_2;
$L__BB87_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB87_4;
$L__BB87_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB87_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB87_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB87_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB87_8;
	bra.uni 	$L__BB87_7;
$L__BB87_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB87_9;
$L__BB87_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB87_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB87_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB87_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB87_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB87_14;
$L__BB87_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB87_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB87_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB87_17;
$L__BB87_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB87_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB87_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	tanh.approx.f32 %r11, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB87_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB87_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB87_27;
	bra.uni 	$L__BB87_21;
$L__BB87_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB87_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB87_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	tanh.approx.f32 %r17, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB87_30:
	st.f32 	[%rd52], %f16;
$L__BB87_31:
	ret;
$L__BB87_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB87_22;
$L__BB87_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB87_22;
	bra.uni 	$L__BB87_27;
$L__BB87_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB87_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	tanh.approx.f32 %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB87_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB87_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	tanh.approx.f32 %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB87_26;

}
	// .globl	vector_asinh_f32
.visible .entry vector_asinh_f32(
	.param .u64 vector_asinh_f32_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<57>;

	ld.param.u64 	%rd24, [vector_asinh_f32_param_0];
	cvta.to.global.u64 	%rd25, %rd24;
	ld.global.nc.u64 	%rd1, [%rd25];
	ld.global.nc.u64 	%rd2, [%rd25+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd26, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd28, %r3, %r2;
	add.s64 	%rd4, %rd28, %rd26;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd29, [%rd25+24];
	setp.le.u64 	%p4, %rd29, %rd4;
	not.b64 	%rd31, %rd4;
	mov.u64 	%rd55, 0;
	mov.u64 	%rd53, %rd55;
	@%p4 bra 	$L__BB88_5;
	max.u64 	%rd30, %rd29, %rd4;
	add.s64 	%rd7, %rd31, %rd30;
	or.b64  	%rd32, %rd7, %rd5;
	and.b64  	%rd33, %rd32, -4294967296;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB88_3;
	bra.uni 	$L__BB88_2;
$L__BB88_3:
	div.u64 	%rd52, %rd7, %rd5;
	bra.uni 	$L__BB88_4;
$L__BB88_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd7;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd52, %r7;
$L__BB88_4:
	add.s64 	%rd53, %rd52, 1;
$L__BB88_5:
	setp.le.u64 	%p6, %rd2, %rd4;
	@%p6 bra 	$L__BB88_10;
	max.u64 	%rd35, %rd2, %rd4;
	add.s64 	%rd13, %rd31, %rd35;
	or.b64  	%rd37, %rd13, %rd5;
	and.b64  	%rd38, %rd37, -4294967296;
	setp.ne.s64 	%p7, %rd38, 0;
	@%p7 bra 	$L__BB88_8;
	bra.uni 	$L__BB88_7;
$L__BB88_8:
	div.u64 	%rd54, %rd13, %rd5;
	bra.uni 	$L__BB88_9;
$L__BB88_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd13;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd54, %r10;
$L__BB88_9:
	add.s64 	%rd55, %rd54, 1;
$L__BB88_10:
	min.u64 	%rd19, %rd53, %rd55;
	setp.eq.s64 	%p8, %rd19, 0;
	@%p8 bra 	$L__BB88_17;
	shl.b64 	%rd27, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd27;
	setp.eq.s64 	%p9, %rd4, 0;
	@%p9 bra 	$L__BB88_13;
	shl.b64 	%rd39, %rd4, 2;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, 4;
	selp.b64 	%rd56, %rd3, %rd41, %p6;
	@!%p6 bra 	$L__BB88_16;
	bra.uni 	$L__BB88_14;
$L__BB88_13:
	setp.eq.s64 	%p2, %rd2, 0;
	selp.b64 	%rd42, 0, 4, %p2;
	add.s64 	%rd56, %rd1, %rd42;
	@!%p2 bra 	$L__BB88_16;
	bra.uni 	$L__BB88_14;
$L__BB88_14:
	setp.eq.s64 	%p10, %rd19, 1;
	@%p10 bra 	$L__BB88_17;
	add.s64 	%rd6, %rd5, -1;
	sub.s64 	%rd43, %rd3, %rd56;
	shr.u64 	%rd44, %rd43, 2;
	setp.le.u64 	%p11, %rd44, %rd6;
	@%p11 bra 	$L__BB88_17;
	bra.uni 	$L__BB88_16;
$L__BB88_17:
	ret;
$L__BB88_16:
	mov.u64 	%rd45, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_29;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 290, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd48;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 290

}
	// .globl	vector_acosh_f32
.visible .entry vector_acosh_f32(
	.param .u64 vector_acosh_f32_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<57>;

	ld.param.u64 	%rd24, [vector_acosh_f32_param_0];
	cvta.to.global.u64 	%rd25, %rd24;
	ld.global.nc.u64 	%rd1, [%rd25];
	ld.global.nc.u64 	%rd2, [%rd25+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd26, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd28, %r3, %r2;
	add.s64 	%rd4, %rd28, %rd26;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd29, [%rd25+24];
	setp.le.u64 	%p4, %rd29, %rd4;
	not.b64 	%rd31, %rd4;
	mov.u64 	%rd55, 0;
	mov.u64 	%rd53, %rd55;
	@%p4 bra 	$L__BB89_5;
	max.u64 	%rd30, %rd29, %rd4;
	add.s64 	%rd7, %rd31, %rd30;
	or.b64  	%rd32, %rd7, %rd5;
	and.b64  	%rd33, %rd32, -4294967296;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB89_3;
	bra.uni 	$L__BB89_2;
$L__BB89_3:
	div.u64 	%rd52, %rd7, %rd5;
	bra.uni 	$L__BB89_4;
$L__BB89_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd7;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd52, %r7;
$L__BB89_4:
	add.s64 	%rd53, %rd52, 1;
$L__BB89_5:
	setp.le.u64 	%p6, %rd2, %rd4;
	@%p6 bra 	$L__BB89_10;
	max.u64 	%rd35, %rd2, %rd4;
	add.s64 	%rd13, %rd31, %rd35;
	or.b64  	%rd37, %rd13, %rd5;
	and.b64  	%rd38, %rd37, -4294967296;
	setp.ne.s64 	%p7, %rd38, 0;
	@%p7 bra 	$L__BB89_8;
	bra.uni 	$L__BB89_7;
$L__BB89_8:
	div.u64 	%rd54, %rd13, %rd5;
	bra.uni 	$L__BB89_9;
$L__BB89_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd13;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd54, %r10;
$L__BB89_9:
	add.s64 	%rd55, %rd54, 1;
$L__BB89_10:
	min.u64 	%rd19, %rd53, %rd55;
	setp.eq.s64 	%p8, %rd19, 0;
	@%p8 bra 	$L__BB89_17;
	shl.b64 	%rd27, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd27;
	setp.eq.s64 	%p9, %rd4, 0;
	@%p9 bra 	$L__BB89_13;
	shl.b64 	%rd39, %rd4, 2;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, 4;
	selp.b64 	%rd56, %rd3, %rd41, %p6;
	@!%p6 bra 	$L__BB89_16;
	bra.uni 	$L__BB89_14;
$L__BB89_13:
	setp.eq.s64 	%p2, %rd2, 0;
	selp.b64 	%rd42, 0, 4, %p2;
	add.s64 	%rd56, %rd1, %rd42;
	@!%p2 bra 	$L__BB89_16;
	bra.uni 	$L__BB89_14;
$L__BB89_14:
	setp.eq.s64 	%p10, %rd19, 1;
	@%p10 bra 	$L__BB89_17;
	add.s64 	%rd6, %rd5, -1;
	sub.s64 	%rd43, %rd3, %rd56;
	shr.u64 	%rd44, %rd43, 2;
	setp.le.u64 	%p11, %rd44, %rd6;
	@%p11 bra 	$L__BB89_17;
	bra.uni 	$L__BB89_16;
$L__BB89_17:
	ret;
$L__BB89_16:
	mov.u64 	%rd45, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_30;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 291, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd48;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 291

}
	// .globl	vector_atanh_f32
.visible .entry vector_atanh_f32(
	.param .u64 vector_atanh_f32_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<57>;

	ld.param.u64 	%rd24, [vector_atanh_f32_param_0];
	cvta.to.global.u64 	%rd25, %rd24;
	ld.global.nc.u64 	%rd1, [%rd25];
	ld.global.nc.u64 	%rd2, [%rd25+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd26, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd28, %r3, %r2;
	add.s64 	%rd4, %rd28, %rd26;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd29, [%rd25+24];
	setp.le.u64 	%p4, %rd29, %rd4;
	not.b64 	%rd31, %rd4;
	mov.u64 	%rd55, 0;
	mov.u64 	%rd53, %rd55;
	@%p4 bra 	$L__BB90_5;
	max.u64 	%rd30, %rd29, %rd4;
	add.s64 	%rd7, %rd31, %rd30;
	or.b64  	%rd32, %rd7, %rd5;
	and.b64  	%rd33, %rd32, -4294967296;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB90_3;
	bra.uni 	$L__BB90_2;
$L__BB90_3:
	div.u64 	%rd52, %rd7, %rd5;
	bra.uni 	$L__BB90_4;
$L__BB90_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd7;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd52, %r7;
$L__BB90_4:
	add.s64 	%rd53, %rd52, 1;
$L__BB90_5:
	setp.le.u64 	%p6, %rd2, %rd4;
	@%p6 bra 	$L__BB90_10;
	max.u64 	%rd35, %rd2, %rd4;
	add.s64 	%rd13, %rd31, %rd35;
	or.b64  	%rd37, %rd13, %rd5;
	and.b64  	%rd38, %rd37, -4294967296;
	setp.ne.s64 	%p7, %rd38, 0;
	@%p7 bra 	$L__BB90_8;
	bra.uni 	$L__BB90_7;
$L__BB90_8:
	div.u64 	%rd54, %rd13, %rd5;
	bra.uni 	$L__BB90_9;
$L__BB90_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd13;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd54, %r10;
$L__BB90_9:
	add.s64 	%rd55, %rd54, 1;
$L__BB90_10:
	min.u64 	%rd19, %rd53, %rd55;
	setp.eq.s64 	%p8, %rd19, 0;
	@%p8 bra 	$L__BB90_17;
	shl.b64 	%rd27, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd27;
	setp.eq.s64 	%p9, %rd4, 0;
	@%p9 bra 	$L__BB90_13;
	shl.b64 	%rd39, %rd4, 2;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, 4;
	selp.b64 	%rd56, %rd3, %rd41, %p6;
	@!%p6 bra 	$L__BB90_16;
	bra.uni 	$L__BB90_14;
$L__BB90_13:
	setp.eq.s64 	%p2, %rd2, 0;
	selp.b64 	%rd42, 0, 4, %p2;
	add.s64 	%rd56, %rd1, %rd42;
	@!%p2 bra 	$L__BB90_16;
	bra.uni 	$L__BB90_14;
$L__BB90_14:
	setp.eq.s64 	%p10, %rd19, 1;
	@%p10 bra 	$L__BB90_17;
	add.s64 	%rd6, %rd5, -1;
	sub.s64 	%rd43, %rd3, %rd56;
	shr.u64 	%rd44, %rd43, 2;
	setp.le.u64 	%p11, %rd44, %rd6;
	@%p11 bra 	$L__BB90_17;
	bra.uni 	$L__BB90_16;
$L__BB90_17:
	ret;
$L__BB90_16:
	mov.u64 	%rd45, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_31;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 292, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd48;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 292

}
	// .globl	vector_l1_norm_f32
.visible .entry vector_l1_norm_f32(
	.param .u64 vector_l1_norm_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_l1_norm_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB91_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB91_3;
	bra.uni 	$L__BB91_2;
$L__BB91_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB91_4;
$L__BB91_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB91_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB91_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB91_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB91_8;
	bra.uni 	$L__BB91_7;
$L__BB91_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB91_9;
$L__BB91_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB91_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB91_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB91_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB91_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB91_14;
$L__BB91_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB91_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB91_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB91_17;
$L__BB91_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB91_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB91_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	abs.ftz.f32 %r11, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB91_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB91_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB91_27;
	bra.uni 	$L__BB91_21;
$L__BB91_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB91_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB91_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	abs.ftz.f32 %r17, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB91_30:
	st.f32 	[%rd52], %f16;
$L__BB91_31:
	ret;
$L__BB91_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB91_22;
$L__BB91_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB91_22;
	bra.uni 	$L__BB91_27;
$L__BB91_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB91_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	abs.ftz.f32 %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB91_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB91_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	abs.ftz.f32 %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB91_26;

}
	// .globl	vector_l2_norm_f32
.visible .entry vector_l2_norm_f32(
	.param .u64 vector_l2_norm_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<19>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<112>;

	ld.param.u64 	%rd55, [vector_l2_norm_f32_param_0];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.nc.u64 	%rd1, [%rd56];
	ld.global.nc.u64 	%rd2, [%rd56+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd57, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd59, %r3, %r2;
	add.s64 	%rd4, %rd59, %rd57;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd56+16];
	ld.global.nc.u64 	%rd8, [%rd56+24];
	setp.le.u64 	%p1, %rd8, %rd4;
	not.b64 	%rd62, %rd4;
	mov.u64 	%rd102, 0;
	mov.u64 	%rd100, %rd102;
	@%p1 bra 	$L__BB92_5;
	max.u64 	%rd61, %rd8, %rd4;
	add.s64 	%rd10, %rd62, %rd61;
	or.b64  	%rd63, %rd10, %rd5;
	and.b64  	%rd64, %rd63, -4294967296;
	setp.ne.s64 	%p2, %rd64, 0;
	@%p2 bra 	$L__BB92_3;
	bra.uni 	$L__BB92_2;
$L__BB92_3:
	div.u64 	%rd99, %rd10, %rd5;
	bra.uni 	$L__BB92_4;
$L__BB92_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd99, %r7;
$L__BB92_4:
	add.s64 	%rd100, %rd99, 1;
$L__BB92_5:
	setp.le.u64 	%p3, %rd2, %rd4;
	@%p3 bra 	$L__BB92_10;
	max.u64 	%rd66, %rd2, %rd4;
	add.s64 	%rd16, %rd62, %rd66;
	or.b64  	%rd68, %rd16, %rd5;
	and.b64  	%rd69, %rd68, -4294967296;
	setp.ne.s64 	%p4, %rd69, 0;
	@%p4 bra 	$L__BB92_8;
	bra.uni 	$L__BB92_7;
$L__BB92_8:
	div.u64 	%rd101, %rd16, %rd5;
	bra.uni 	$L__BB92_9;
$L__BB92_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd101, %r10;
$L__BB92_9:
	add.s64 	%rd102, %rd101, 1;
$L__BB92_10:
	min.u64 	%rd22, %rd100, %rd102;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB92_31;
	shl.b64 	%rd58, %rd2, 2;
	shl.b64 	%rd60, %rd8, 2;
	add.s64 	%rd9, %rd7, %rd60;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd97, %rd4, 2;
	@%p6 bra 	$L__BB92_13;
	setp.gt.u64 	%p7, %rd8, %rd4;
	add.s64 	%rd71, %rd7, %rd97;
	add.s64 	%rd72, %rd71, 4;
	selp.b64 	%rd110, %rd72, %rd9, %p7;
	selp.b64 	%rd104, %rd71, 0, %p7;
	bra.uni 	$L__BB92_14;
$L__BB92_13:
	setp.eq.s64 	%p8, %rd8, 0;
	selp.b64 	%rd73, 0, 4, %p8;
	add.s64 	%rd110, %rd7, %rd73;
	selp.b64 	%rd104, 0, %rd7, %p8;
$L__BB92_14:
	add.s64 	%rd3, %rd1, %rd58;
	@%p6 bra 	$L__BB92_16;
	setp.gt.u64 	%p10, %rd2, %rd4;
	add.s64 	%rd75, %rd1, %rd97;
	add.s64 	%rd76, %rd75, 4;
	selp.b64 	%rd111, %rd76, %rd3, %p10;
	selp.b64 	%rd106, %rd75, 0, %p10;
	bra.uni 	$L__BB92_17;
$L__BB92_16:
	setp.eq.s64 	%p11, %rd2, 0;
	selp.b64 	%rd77, 0, 4, %p11;
	add.s64 	%rd111, %rd1, %rd77;
	selp.b64 	%rd106, 0, %rd1, %p11;
$L__BB92_17:
	setp.eq.s64 	%p12, %rd106, 0;
	@%p12 bra 	$L__BB92_19;
	ld.u32 	%r12, [%rd106];
	// begin inline asm
	mul.rn.ftz.f32 %r11, %r12, %r12;
	// end inline asm
	mov.b32 	%f13, %r11;
$L__BB92_19:
	st.f32 	[%rd104], %f13;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB92_31;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd98, %rd5, 2;
	@%p14 bra 	$L__BB92_27;
	bra.uni 	$L__BB92_21;
$L__BB92_27:
	setp.eq.s64 	%p21, %rd36, 0;
	@%p21 bra 	$L__BB92_31;
	sub.s64 	%rd90, %rd9, %rd110;
	shr.u64 	%rd91, %rd90, 2;
	setp.gt.u64 	%p22, %rd91, %rd6;
	add.s64 	%rd93, %rd110, %rd98;
	add.s64 	%rd94, %rd93, -4;
	selp.b64 	%rd52, %rd94, 0, %p22;
	sub.s64 	%rd95, %rd3, %rd111;
	shr.u64 	%rd96, %rd95, 2;
	setp.le.u64 	%p23, %rd96, %rd6;
	@%p23 bra 	$L__BB92_30;
	add.s64 	%rd53, %rd111, %rd98;
	ld.u32 	%r18, [%rd53+-4];
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r18;
	// end inline asm
	mov.b32 	%f16, %r17;
$L__BB92_30:
	st.f32 	[%rd52], %f16;
$L__BB92_31:
	ret;
$L__BB92_21:
	and.b64  	%rd107, %rd35, -2;
	bra.uni 	$L__BB92_22;
$L__BB92_26:
	add.s64 	%rd110, %rd41, %rd98;
	add.s64 	%rd45, %rd110, -4;
	setp.gt.u64 	%p19, %rd88, %rd6;
	selp.b64 	%rd111, %rd89, %rd3, %p19;
	st.f32 	[%rd45], %f15;
	add.s64 	%rd107, %rd107, -2;
	setp.ne.s64 	%p20, %rd107, 0;
	@%p20 bra 	$L__BB92_22;
	bra.uni 	$L__BB92_27;
$L__BB92_22:
	sub.s64 	%rd83, %rd3, %rd111;
	shr.u64 	%rd84, %rd83, 2;
	setp.le.u64 	%p16, %rd84, %rd6;
	add.s64 	%rd85, %rd111, %rd98;
	@%p16 bra 	$L__BB92_24;
	add.s64 	%rd43, %rd85, -4;
	ld.u32 	%r14, [%rd43];
	// begin inline asm
	mul.rn.ftz.f32 %r13, %r14, %r14;
	// end inline asm
	mov.b32 	%f14, %r13;
$L__BB92_24:
	sub.s64 	%rd78, %rd9, %rd110;
	shr.u64 	%rd79, %rd78, 2;
	setp.gt.u64 	%p15, %rd79, %rd6;
	add.s64 	%rd81, %rd110, %rd98;
	add.s64 	%rd82, %rd81, -4;
	selp.b64 	%rd41, %rd81, %rd9, %p15;
	selp.b64 	%rd42, %rd82, 0, %p15;
	setp.gt.u64 	%p17, %rd84, %rd6;
	selp.b64 	%rd44, %rd85, %rd3, %p17;
	st.f32 	[%rd42], %f14;
	sub.s64 	%rd87, %rd3, %rd44;
	shr.u64 	%rd88, %rd87, 2;
	setp.le.u64 	%p18, %rd88, %rd6;
	add.s64 	%rd89, %rd44, %rd98;
	@%p18 bra 	$L__BB92_26;
	add.s64 	%rd47, %rd89, -4;
	ld.u32 	%r16, [%rd47];
	// begin inline asm
	mul.rn.ftz.f32 %r15, %r16, %r16;
	// end inline asm
	mov.b32 	%f15, %r15;
	bra.uni 	$L__BB92_26;

}
	// .globl	vector_add_ref_f32
.visible .entry vector_add_ref_f32(
	.param .u64 vector_add_ref_f32_param_0
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd20, [vector_add_ref_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd20;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd24, [%rd1+24];
	setp.eq.s64 	%p1, %rd24, 0;
	@%p1 bra 	$L__BB93_9;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd3, 2;
	add.s64 	%rd4, %rd2, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd5, %rd23, %rd21;
	ld.global.nc.u64 	%rd25, [%rd1+16];
	setp.eq.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB93_2;
	setp.gt.u64 	%p3, %rd3, %rd5;
	shl.b64 	%rd26, %rd5, 2;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd41, %rd28, %rd4, %p3;
	selp.b64 	%rd42, %rd27, 0, %p3;
	bra.uni 	$L__BB93_4;
$L__BB93_2:
	setp.eq.s64 	%p4, %rd3, 0;
	selp.b64 	%rd29, 0, 4, %p4;
	add.s64 	%rd41, %rd2, %rd29;
	selp.b64 	%rd42, 0, %rd2, %p4;
$L__BB93_4:
	setp.eq.s64 	%p5, %rd42, 0;
	@%p5 bra 	$L__BB93_8;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	add.s64 	%rd7, %rd6, -1;
	ld.f32 	%f1, [%rd25];
	ld.u32 	%r6, [%rd42];
	mov.b32 	%r7, %f1;
	// begin inline asm
	add.rn.ftz.f32 %r5, %r6, %r7;
	// end inline asm
	st.u32 	[%rd42], %r5;
	sub.s64 	%rd30, %rd4, %rd41;
	shr.u64 	%rd31, %rd30, 2;
	setp.le.u64 	%p6, %rd31, %rd7;
	@%p6 bra 	$L__BB93_8;
	shl.b64 	%rd32, %rd6, 2;
	add.s64 	%rd40, %rd41, %rd32;
	add.s64 	%rd39, %rd40, -4;
$L__BB93_7:
	ld.u32 	%r9, [%rd39];
	// begin inline asm
	add.rn.ftz.f32 %r8, %r9, %r7;
	// end inline asm
	st.u32 	[%rd39], %r8;
	sub.s64 	%rd33, %rd4, %rd40;
	shr.u64 	%rd34, %rd33, 2;
	setp.gt.u64 	%p7, %rd34, %rd7;
	add.s64 	%rd36, %rd40, %rd32;
	add.s64 	%rd39, %rd36, -4;
	selp.b64 	%rd40, %rd36, %rd4, %p7;
	@%p7 bra 	$L__BB93_7;
$L__BB93_8:
	ret;
$L__BB93_9:
	mov.u64 	%rd37, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_56;
	cvta.global.u64 	%rd38, %rd37;
	{ // callseq 293, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd38;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 293

}
	// .globl	vector_sub_ref_f32
.visible .entry vector_sub_ref_f32(
	.param .u64 vector_sub_ref_f32_param_0
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd20, [vector_sub_ref_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd20;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd24, [%rd1+24];
	setp.eq.s64 	%p1, %rd24, 0;
	@%p1 bra 	$L__BB94_9;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd3, 2;
	add.s64 	%rd4, %rd2, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd5, %rd23, %rd21;
	ld.global.nc.u64 	%rd25, [%rd1+16];
	setp.eq.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB94_2;
	setp.gt.u64 	%p3, %rd3, %rd5;
	shl.b64 	%rd26, %rd5, 2;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd41, %rd28, %rd4, %p3;
	selp.b64 	%rd42, %rd27, 0, %p3;
	bra.uni 	$L__BB94_4;
$L__BB94_2:
	setp.eq.s64 	%p4, %rd3, 0;
	selp.b64 	%rd29, 0, 4, %p4;
	add.s64 	%rd41, %rd2, %rd29;
	selp.b64 	%rd42, 0, %rd2, %p4;
$L__BB94_4:
	setp.eq.s64 	%p5, %rd42, 0;
	@%p5 bra 	$L__BB94_8;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	add.s64 	%rd7, %rd6, -1;
	ld.f32 	%f1, [%rd25];
	ld.u32 	%r6, [%rd42];
	mov.b32 	%r7, %f1;
	// begin inline asm
	sub.rn.ftz.f32 %r5, %r6, %r7;
	// end inline asm
	st.u32 	[%rd42], %r5;
	sub.s64 	%rd30, %rd4, %rd41;
	shr.u64 	%rd31, %rd30, 2;
	setp.le.u64 	%p6, %rd31, %rd7;
	@%p6 bra 	$L__BB94_8;
	shl.b64 	%rd32, %rd6, 2;
	add.s64 	%rd40, %rd41, %rd32;
	add.s64 	%rd39, %rd40, -4;
$L__BB94_7:
	ld.u32 	%r9, [%rd39];
	// begin inline asm
	sub.rn.ftz.f32 %r8, %r9, %r7;
	// end inline asm
	st.u32 	[%rd39], %r8;
	sub.s64 	%rd33, %rd4, %rd40;
	shr.u64 	%rd34, %rd33, 2;
	setp.gt.u64 	%p7, %rd34, %rd7;
	add.s64 	%rd36, %rd40, %rd32;
	add.s64 	%rd39, %rd36, -4;
	selp.b64 	%rd40, %rd36, %rd4, %p7;
	@%p7 bra 	$L__BB94_7;
$L__BB94_8:
	ret;
$L__BB94_9:
	mov.u64 	%rd37, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_57;
	cvta.global.u64 	%rd38, %rd37;
	{ // callseq 294, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd38;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 294

}
	// .globl	vector_mul_ref_f32
.visible .entry vector_mul_ref_f32(
	.param .u64 vector_mul_ref_f32_param_0
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd20, [vector_mul_ref_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd20;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd24, [%rd1+24];
	setp.eq.s64 	%p1, %rd24, 0;
	@%p1 bra 	$L__BB95_9;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd3, 2;
	add.s64 	%rd4, %rd2, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd5, %rd23, %rd21;
	ld.global.nc.u64 	%rd25, [%rd1+16];
	setp.eq.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB95_2;
	setp.gt.u64 	%p3, %rd3, %rd5;
	shl.b64 	%rd26, %rd5, 2;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd41, %rd28, %rd4, %p3;
	selp.b64 	%rd42, %rd27, 0, %p3;
	bra.uni 	$L__BB95_4;
$L__BB95_2:
	setp.eq.s64 	%p4, %rd3, 0;
	selp.b64 	%rd29, 0, 4, %p4;
	add.s64 	%rd41, %rd2, %rd29;
	selp.b64 	%rd42, 0, %rd2, %p4;
$L__BB95_4:
	setp.eq.s64 	%p5, %rd42, 0;
	@%p5 bra 	$L__BB95_8;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	add.s64 	%rd7, %rd6, -1;
	ld.f32 	%f1, [%rd25];
	ld.u32 	%r6, [%rd42];
	mov.b32 	%r7, %f1;
	// begin inline asm
	mul.rn.ftz.f32 %r5, %r6, %r7;
	// end inline asm
	st.u32 	[%rd42], %r5;
	sub.s64 	%rd30, %rd4, %rd41;
	shr.u64 	%rd31, %rd30, 2;
	setp.le.u64 	%p6, %rd31, %rd7;
	@%p6 bra 	$L__BB95_8;
	shl.b64 	%rd32, %rd6, 2;
	add.s64 	%rd40, %rd41, %rd32;
	add.s64 	%rd39, %rd40, -4;
$L__BB95_7:
	ld.u32 	%r9, [%rd39];
	// begin inline asm
	mul.rn.ftz.f32 %r8, %r9, %r7;
	// end inline asm
	st.u32 	[%rd39], %r8;
	sub.s64 	%rd33, %rd4, %rd40;
	shr.u64 	%rd34, %rd33, 2;
	setp.gt.u64 	%p7, %rd34, %rd7;
	add.s64 	%rd36, %rd40, %rd32;
	add.s64 	%rd39, %rd36, -4;
	selp.b64 	%rd40, %rd36, %rd4, %p7;
	@%p7 bra 	$L__BB95_7;
$L__BB95_8:
	ret;
$L__BB95_9:
	mov.u64 	%rd37, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_58;
	cvta.global.u64 	%rd38, %rd37;
	{ // callseq 295, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd38;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 295

}
	// .globl	vector_div_ref_f32
.visible .entry vector_div_ref_f32(
	.param .u64 vector_div_ref_f32_param_0
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd20, [vector_div_ref_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd20;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd24, [%rd1+24];
	setp.eq.s64 	%p1, %rd24, 0;
	@%p1 bra 	$L__BB96_9;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd3, 2;
	add.s64 	%rd4, %rd2, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd5, %rd23, %rd21;
	ld.global.nc.u64 	%rd25, [%rd1+16];
	setp.eq.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB96_2;
	setp.gt.u64 	%p3, %rd3, %rd5;
	shl.b64 	%rd26, %rd5, 2;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd41, %rd28, %rd4, %p3;
	selp.b64 	%rd42, %rd27, 0, %p3;
	bra.uni 	$L__BB96_4;
$L__BB96_2:
	setp.eq.s64 	%p4, %rd3, 0;
	selp.b64 	%rd29, 0, 4, %p4;
	add.s64 	%rd41, %rd2, %rd29;
	selp.b64 	%rd42, 0, %rd2, %p4;
$L__BB96_4:
	setp.eq.s64 	%p5, %rd42, 0;
	@%p5 bra 	$L__BB96_8;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	add.s64 	%rd7, %rd6, -1;
	ld.f32 	%f1, [%rd25];
	ld.u32 	%r6, [%rd42];
	mov.b32 	%r7, %f1;
	// begin inline asm
	div.approx.ftz.f32 %r5, %r6, %r7;
	// end inline asm
	st.u32 	[%rd42], %r5;
	sub.s64 	%rd30, %rd4, %rd41;
	shr.u64 	%rd31, %rd30, 2;
	setp.le.u64 	%p6, %rd31, %rd7;
	@%p6 bra 	$L__BB96_8;
	shl.b64 	%rd32, %rd6, 2;
	add.s64 	%rd40, %rd41, %rd32;
	add.s64 	%rd39, %rd40, -4;
$L__BB96_7:
	ld.u32 	%r9, [%rd39];
	// begin inline asm
	div.approx.ftz.f32 %r8, %r9, %r7;
	// end inline asm
	st.u32 	[%rd39], %r8;
	sub.s64 	%rd33, %rd4, %rd40;
	shr.u64 	%rd34, %rd33, 2;
	setp.gt.u64 	%p7, %rd34, %rd7;
	add.s64 	%rd36, %rd40, %rd32;
	add.s64 	%rd39, %rd36, -4;
	selp.b64 	%rd40, %rd36, %rd4, %p7;
	@%p7 bra 	$L__BB96_7;
$L__BB96_8:
	ret;
$L__BB96_9:
	mov.u64 	%rd37, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_59;
	cvta.global.u64 	%rd38, %rd37;
	{ // callseq 296, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd38;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 296

}
	// .globl	vector_neg_ref_f32
.visible .entry vector_neg_ref_f32(
	.param .u64 vector_neg_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_neg_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB97_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB97_3;
$L__BB97_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB97_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB97_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	neg.ftz.f32 %r5, %r6;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB97_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB97_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	neg.ftz.f32 %r7, %r8;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB97_6;
$L__BB97_7:
	ret;

}
	// .globl	vector_scale_ref_f32
.visible .entry vector_scale_ref_f32(
	.param .u64 vector_scale_ref_f32_param_0
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd20, [vector_scale_ref_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd20;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd24, [%rd1+24];
	setp.eq.s64 	%p1, %rd24, 0;
	@%p1 bra 	$L__BB98_9;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd3, 2;
	add.s64 	%rd4, %rd2, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd5, %rd23, %rd21;
	ld.global.nc.u64 	%rd25, [%rd1+16];
	setp.eq.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB98_2;
	setp.gt.u64 	%p3, %rd3, %rd5;
	shl.b64 	%rd26, %rd5, 2;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd41, %rd28, %rd4, %p3;
	selp.b64 	%rd42, %rd27, 0, %p3;
	bra.uni 	$L__BB98_4;
$L__BB98_2:
	setp.eq.s64 	%p4, %rd3, 0;
	selp.b64 	%rd29, 0, 4, %p4;
	add.s64 	%rd41, %rd2, %rd29;
	selp.b64 	%rd42, 0, %rd2, %p4;
$L__BB98_4:
	setp.eq.s64 	%p5, %rd42, 0;
	@%p5 bra 	$L__BB98_8;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	add.s64 	%rd7, %rd6, -1;
	ld.f32 	%f1, [%rd25];
	ld.u32 	%r6, [%rd42];
	mov.b32 	%r7, %f1;
	// begin inline asm
	mul.rn.ftz.f32 %r5, %r6, %r7;
	// end inline asm
	st.u32 	[%rd42], %r5;
	sub.s64 	%rd30, %rd4, %rd41;
	shr.u64 	%rd31, %rd30, 2;
	setp.le.u64 	%p6, %rd31, %rd7;
	@%p6 bra 	$L__BB98_8;
	shl.b64 	%rd32, %rd6, 2;
	add.s64 	%rd40, %rd41, %rd32;
	add.s64 	%rd39, %rd40, -4;
$L__BB98_7:
	ld.u32 	%r9, [%rd39];
	// begin inline asm
	mul.rn.ftz.f32 %r8, %r9, %r7;
	// end inline asm
	st.u32 	[%rd39], %r8;
	sub.s64 	%rd33, %rd4, %rd40;
	shr.u64 	%rd34, %rd33, 2;
	setp.gt.u64 	%p7, %rd34, %rd7;
	add.s64 	%rd36, %rd40, %rd32;
	add.s64 	%rd39, %rd36, -4;
	selp.b64 	%rd40, %rd36, %rd4, %p7;
	@%p7 bra 	$L__BB98_7;
$L__BB98_8:
	ret;
$L__BB98_9:
	mov.u64 	%rd37, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_60;
	cvta.global.u64 	%rd38, %rd37;
	{ // callseq 297, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd38;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 297

}
	// .globl	vector_descale_ref_f32
.visible .entry vector_descale_ref_f32(
	.param .u64 vector_descale_ref_f32_param_0
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd20, [vector_descale_ref_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd20;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd24, [%rd1+24];
	setp.eq.s64 	%p1, %rd24, 0;
	@%p1 bra 	$L__BB99_9;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd3, 2;
	add.s64 	%rd4, %rd2, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd5, %rd23, %rd21;
	ld.global.nc.u64 	%rd25, [%rd1+16];
	setp.eq.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB99_2;
	setp.gt.u64 	%p3, %rd3, %rd5;
	shl.b64 	%rd26, %rd5, 2;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd41, %rd28, %rd4, %p3;
	selp.b64 	%rd42, %rd27, 0, %p3;
	bra.uni 	$L__BB99_4;
$L__BB99_2:
	setp.eq.s64 	%p4, %rd3, 0;
	selp.b64 	%rd29, 0, 4, %p4;
	add.s64 	%rd41, %rd2, %rd29;
	selp.b64 	%rd42, 0, %rd2, %p4;
$L__BB99_4:
	setp.eq.s64 	%p5, %rd42, 0;
	@%p5 bra 	$L__BB99_8;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	add.s64 	%rd7, %rd6, -1;
	ld.f32 	%f1, [%rd25];
	ld.u32 	%r6, [%rd42];
	mov.b32 	%r7, %f1;
	// begin inline asm
	div.approx.ftz.f32 %r5, %r6, %r7;
	// end inline asm
	st.u32 	[%rd42], %r5;
	sub.s64 	%rd30, %rd4, %rd41;
	shr.u64 	%rd31, %rd30, 2;
	setp.le.u64 	%p6, %rd31, %rd7;
	@%p6 bra 	$L__BB99_8;
	shl.b64 	%rd32, %rd6, 2;
	add.s64 	%rd40, %rd41, %rd32;
	add.s64 	%rd39, %rd40, -4;
$L__BB99_7:
	ld.u32 	%r9, [%rd39];
	// begin inline asm
	div.approx.ftz.f32 %r8, %r9, %r7;
	// end inline asm
	st.u32 	[%rd39], %r8;
	sub.s64 	%rd33, %rd4, %rd40;
	shr.u64 	%rd34, %rd33, 2;
	setp.gt.u64 	%p7, %rd34, %rd7;
	add.s64 	%rd36, %rd40, %rd32;
	add.s64 	%rd39, %rd36, -4;
	selp.b64 	%rd40, %rd36, %rd4, %p7;
	@%p7 bra 	$L__BB99_7;
$L__BB99_8:
	ret;
$L__BB99_9:
	mov.u64 	%rd37, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_61;
	cvta.global.u64 	%rd38, %rd37;
	{ // callseq 298, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd38;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 298

}
	// .globl	vector_powf_ref_f32
.visible .entry vector_powf_ref_f32(
	.param .u64 vector_powf_ref_f32_param_0
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd20, [vector_powf_ref_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd20;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	ld.global.nc.u64 	%rd24, [%rd1+24];
	setp.eq.s64 	%p1, %rd24, 0;
	@%p1 bra 	$L__BB100_9;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd3, 2;
	add.s64 	%rd4, %rd2, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd5, %rd23, %rd21;
	ld.global.nc.u64 	%rd25, [%rd1+16];
	setp.eq.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB100_2;
	setp.gt.u64 	%p3, %rd3, %rd5;
	shl.b64 	%rd26, %rd5, 2;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd41, %rd28, %rd4, %p3;
	selp.b64 	%rd42, %rd27, 0, %p3;
	bra.uni 	$L__BB100_4;
$L__BB100_2:
	setp.eq.s64 	%p4, %rd3, 0;
	selp.b64 	%rd29, 0, 4, %p4;
	add.s64 	%rd41, %rd2, %rd29;
	selp.b64 	%rd42, 0, %rd2, %p4;
$L__BB100_4:
	setp.eq.s64 	%p5, %rd42, 0;
	@%p5 bra 	$L__BB100_8;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd6, %r2, %r4;
	add.s64 	%rd7, %rd6, -1;
	ld.f32 	%f1, [%rd25];
	ld.u32 	%r6, [%rd42];
	mov.b32 	%r7, %f1;
	// begin inline asm
	lg2.approx.ftz.f32 %r5, %r6;
    mul.rn.ftz.f32 %r5, %r5, %r7;
    ex2.approx.ftz.f32 %r5, %r5;
	// end inline asm
	st.u32 	[%rd42], %r5;
	sub.s64 	%rd30, %rd4, %rd41;
	shr.u64 	%rd31, %rd30, 2;
	setp.le.u64 	%p6, %rd31, %rd7;
	@%p6 bra 	$L__BB100_8;
	shl.b64 	%rd32, %rd6, 2;
	add.s64 	%rd40, %rd41, %rd32;
	add.s64 	%rd39, %rd40, -4;
$L__BB100_7:
	ld.u32 	%r9, [%rd39];
	// begin inline asm
	lg2.approx.ftz.f32 %r8, %r9;
    mul.rn.ftz.f32 %r8, %r8, %r7;
    ex2.approx.ftz.f32 %r8, %r8;
	// end inline asm
	st.u32 	[%rd39], %r8;
	sub.s64 	%rd33, %rd4, %rd40;
	shr.u64 	%rd34, %rd33, 2;
	setp.gt.u64 	%p7, %rd34, %rd7;
	add.s64 	%rd36, %rd40, %rd32;
	add.s64 	%rd39, %rd36, -4;
	selp.b64 	%rd40, %rd36, %rd4, %p7;
	@%p7 bra 	$L__BB100_7;
$L__BB100_8:
	ret;
$L__BB100_9:
	mov.u64 	%rd37, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_62;
	cvta.global.u64 	%rd38, %rd37;
	{ // callseq 299, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], 0;
	.param .b64 param1;
	st.param.b64 	[param1+0], 0;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd38;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 299

}
	// .globl	vector_ln_ref_f32
.visible .entry vector_ln_ref_f32(
	.param .u64 vector_ln_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_ln_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB101_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB101_3;
$L__BB101_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB101_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB101_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	lg2.approx.ftz.f32 %r5, %r6;
    mul.rn.ftz.f32 %r5, %r5, 0f3F317218;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB101_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB101_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	lg2.approx.ftz.f32 %r7, %r8;
    mul.rn.ftz.f32 %r7, %r7, 0f3F317218;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB101_6;
$L__BB101_7:
	ret;

}
	// .globl	vector_log2_ref_f32
.visible .entry vector_log2_ref_f32(
	.param .u64 vector_log2_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_log2_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB102_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB102_3;
$L__BB102_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB102_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB102_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	lg2.approx.ftz.f32 %r5, %r6;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB102_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB102_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	lg2.approx.ftz.f32 %r7, %r8;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB102_6;
$L__BB102_7:
	ret;

}
	// .globl	vector_exp_ref_f32
.visible .entry vector_exp_ref_f32(
	.param .u64 vector_exp_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_exp_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB103_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB103_3;
$L__BB103_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB103_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB103_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	mul.rn.ftz.f32 %r5, %r6, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r5, %r5;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB103_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB103_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	mul.rn.ftz.f32 %r7, %r8, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r7, %r7;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB103_6;
$L__BB103_7:
	ret;

}
	// .globl	vector_exp2_ref_f32
.visible .entry vector_exp2_ref_f32(
	.param .u64 vector_exp2_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_exp2_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB104_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB104_3;
$L__BB104_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB104_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB104_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	ex2.approx.ftz.f32 %r5, %r6;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB104_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB104_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	ex2.approx.ftz.f32 %r7, %r8;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB104_6;
$L__BB104_7:
	ret;

}
	// .globl	vector_recip_ref_f32
.visible .entry vector_recip_ref_f32(
	.param .u64 vector_recip_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_recip_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB105_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB105_3;
$L__BB105_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB105_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB105_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	rcp.approx.ftz.f32 %r5, %r6;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB105_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB105_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	rcp.approx.ftz.f32 %r7, %r8;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB105_6;
$L__BB105_7:
	ret;

}
	// .globl	vector_sin_ref_f32
.visible .entry vector_sin_ref_f32(
	.param .u64 vector_sin_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_sin_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB106_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB106_3;
$L__BB106_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB106_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB106_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	sin.approx.ftz.f32 %r5, %r6;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB106_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB106_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	sin.approx.ftz.f32 %r7, %r8;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB106_6;
$L__BB106_7:
	ret;

}
	// .globl	vector_cos_ref_f32
.visible .entry vector_cos_ref_f32(
	.param .u64 vector_cos_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_cos_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB107_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB107_3;
$L__BB107_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB107_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB107_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	cos.approx.ftz.f32 %r5, %r6;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB107_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB107_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	cos.approx.ftz.f32 %r7, %r8;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB107_6;
$L__BB107_7:
	ret;

}
	// .globl	vector_tan_ref_f32
.visible .entry vector_tan_ref_f32(
	.param .u64 vector_tan_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_tan_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB108_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB108_3;
$L__BB108_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB108_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB108_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r7, [%rd38];
	// begin inline asm
	sin.approx.ftz.f32 %r6, %r7;
    cos.approx.ftz.f32 %r5, %r7;
    div.approx.ftz.f32 %r6, %r6, %r5;
	// end inline asm
	st.u32 	[%rd38], %r6;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB108_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB108_6:
	ld.u32 	%r10, [%rd35];
	// begin inline asm
	sin.approx.ftz.f32 %r9, %r10;
    cos.approx.ftz.f32 %r8, %r10;
    div.approx.ftz.f32 %r9, %r9, %r8;
	// end inline asm
	st.u32 	[%rd35], %r9;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB108_6;
$L__BB108_7:
	ret;

}
	// .globl	vector_asin_ref_f32
.visible .entry vector_asin_ref_f32(
	.param .u64 vector_asin_ref_f32_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd3, [vector_asin_ref_f32_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	ld.global.nc.u64 	%rd1, [%rd4+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd5, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd6, %r3, %r2;
	add.s64 	%rd2, %rd6, %rd5;
	setp.ne.s64 	%p1, %rd2, 0;
	@%p1 bra 	$L__BB109_3;
	bra.uni 	$L__BB109_1;
$L__BB109_3:
	setp.le.u64 	%p2, %rd1, %rd2;
	@%p2 bra 	$L__BB109_2;
	bra.uni 	$L__BB109_4;
$L__BB109_2:
	ret;
$L__BB109_1:
	setp.eq.s64 	%p3, %rd1, 0;
	@%p3 bra 	$L__BB109_2;
$L__BB109_4:
	mov.u64 	%rd7, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd8, %rd7;
	mov.u64 	%rd9, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_26;
	cvta.global.u64 	%rd10, %rd9;
	{ // callseq 300, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd10;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 300

}
	// .globl	vector_acos_ref_f32
.visible .entry vector_acos_ref_f32(
	.param .u64 vector_acos_ref_f32_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd3, [vector_acos_ref_f32_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	ld.global.nc.u64 	%rd1, [%rd4+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd5, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd6, %r3, %r2;
	add.s64 	%rd2, %rd6, %rd5;
	setp.ne.s64 	%p1, %rd2, 0;
	@%p1 bra 	$L__BB110_3;
	bra.uni 	$L__BB110_1;
$L__BB110_3:
	setp.le.u64 	%p2, %rd1, %rd2;
	@%p2 bra 	$L__BB110_2;
	bra.uni 	$L__BB110_4;
$L__BB110_2:
	ret;
$L__BB110_1:
	setp.eq.s64 	%p3, %rd1, 0;
	@%p3 bra 	$L__BB110_2;
$L__BB110_4:
	mov.u64 	%rd7, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd8, %rd7;
	mov.u64 	%rd9, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_27;
	cvta.global.u64 	%rd10, %rd9;
	{ // callseq 301, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd10;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 301

}
	// .globl	vector_atan_ref_f32
.visible .entry vector_atan_ref_f32(
	.param .u64 vector_atan_ref_f32_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd3, [vector_atan_ref_f32_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	ld.global.nc.u64 	%rd1, [%rd4+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd5, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd6, %r3, %r2;
	add.s64 	%rd2, %rd6, %rd5;
	setp.ne.s64 	%p1, %rd2, 0;
	@%p1 bra 	$L__BB111_3;
	bra.uni 	$L__BB111_1;
$L__BB111_3:
	setp.le.u64 	%p2, %rd1, %rd2;
	@%p2 bra 	$L__BB111_2;
	bra.uni 	$L__BB111_4;
$L__BB111_2:
	ret;
$L__BB111_1:
	setp.eq.s64 	%p3, %rd1, 0;
	@%p3 bra 	$L__BB111_2;
$L__BB111_4:
	mov.u64 	%rd7, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd8, %rd7;
	mov.u64 	%rd9, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_28;
	cvta.global.u64 	%rd10, %rd9;
	{ // callseq 302, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd10;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 302

}
	// .globl	vector_sinh_ref_f32
.visible .entry vector_sinh_ref_f32(
	.param .u64 vector_sinh_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_sinh_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB112_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB112_3;
$L__BB112_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB112_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB112_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r7, [%rd38];
	// begin inline asm
	mul.rn.ftz.f32 %r6, %r7, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r6, %r6;
    neg.ftz.f32 %r5, %r7;
    mul.rn.ftz.f32 %r5, %r5, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r5, %r5;
    sub.rn.ftz.f32 %r6, %r6, %r5;
    div.approx.ftz.f32 %r6, %r6, 0f40000000;
	// end inline asm
	st.u32 	[%rd38], %r6;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB112_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB112_6:
	ld.u32 	%r10, [%rd35];
	// begin inline asm
	mul.rn.ftz.f32 %r9, %r10, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r9, %r9;
    neg.ftz.f32 %r8, %r10;
    mul.rn.ftz.f32 %r8, %r8, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r8, %r8;
    sub.rn.ftz.f32 %r9, %r9, %r8;
    div.approx.ftz.f32 %r9, %r9, 0f40000000;
	// end inline asm
	st.u32 	[%rd35], %r9;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB112_6;
$L__BB112_7:
	ret;

}
	// .globl	vector_cosh_ref_f32
.visible .entry vector_cosh_ref_f32(
	.param .u64 vector_cosh_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_cosh_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB113_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB113_3;
$L__BB113_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB113_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB113_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r7, [%rd38];
	// begin inline asm
	mul.rn.ftz.f32 %r6, %r7, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r6, %r6;
    neg.ftz.f32 %r5, %r7;
    mul.rn.ftz.f32 %r5, %r5, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r5, %r5;
    add.rn.ftz.f32 %r6, %r6, %r5;
    div.approx.ftz.f32 %r6, %r6, 0f40000000;
	// end inline asm
	st.u32 	[%rd38], %r6;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB113_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB113_6:
	ld.u32 	%r10, [%rd35];
	// begin inline asm
	mul.rn.ftz.f32 %r9, %r10, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r9, %r9;
    neg.ftz.f32 %r8, %r10;
    mul.rn.ftz.f32 %r8, %r8, 0f3FB8AA3B;
    ex2.approx.ftz.f32 %r8, %r8;
    add.rn.ftz.f32 %r9, %r9, %r8;
    div.approx.ftz.f32 %r9, %r9, 0f40000000;
	// end inline asm
	st.u32 	[%rd35], %r9;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB113_6;
$L__BB113_7:
	ret;

}
	// .globl	vector_tanh_ref_f32
.visible .entry vector_tanh_ref_f32(
	.param .u64 vector_tanh_ref_f32_param_0
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd19, [vector_tanh_ref_f32_param_0];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.nc.u64 	%rd1, [%rd20];
	ld.global.nc.u64 	%rd2, [%rd20+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd21, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	shl.b64 	%rd22, %rd2, 2;
	add.s64 	%rd3, %rd1, %rd22;
	mul.wide.u32 	%rd23, %r3, %r2;
	add.s64 	%rd4, %rd23, %rd21;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB114_1;
	setp.gt.u64 	%p2, %rd2, %rd4;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, 4;
	selp.b64 	%rd37, %rd26, %rd3, %p2;
	selp.b64 	%rd38, %rd25, 0, %p2;
	bra.uni 	$L__BB114_3;
$L__BB114_1:
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd27, 0, 4, %p3;
	add.s64 	%rd37, %rd1, %rd27;
	selp.b64 	%rd38, 0, %rd1, %p3;
$L__BB114_3:
	setp.eq.s64 	%p4, %rd38, 0;
	@%p4 bra 	$L__BB114_7;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	add.s64 	%rd6, %rd5, -1;
	ld.u32 	%r6, [%rd38];
	// begin inline asm
	tanh.approx.f32 %r5, %r6;
	// end inline asm
	st.u32 	[%rd38], %r5;
	sub.s64 	%rd28, %rd3, %rd37;
	shr.u64 	%rd29, %rd28, 2;
	setp.le.u64 	%p5, %rd29, %rd6;
	@%p5 bra 	$L__BB114_7;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd36, %rd37, %rd30;
	add.s64 	%rd35, %rd36, -4;
$L__BB114_6:
	ld.u32 	%r8, [%rd35];
	// begin inline asm
	tanh.approx.f32 %r7, %r8;
	// end inline asm
	st.u32 	[%rd35], %r7;
	sub.s64 	%rd31, %rd3, %rd36;
	shr.u64 	%rd32, %rd31, 2;
	setp.gt.u64 	%p6, %rd32, %rd6;
	add.s64 	%rd34, %rd36, %rd30;
	add.s64 	%rd35, %rd34, -4;
	selp.b64 	%rd36, %rd34, %rd3, %p6;
	@%p6 bra 	$L__BB114_6;
$L__BB114_7:
	ret;

}
	// .globl	vector_asinh_ref_f32
.visible .entry vector_asinh_ref_f32(
	.param .u64 vector_asinh_ref_f32_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd3, [vector_asinh_ref_f32_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	ld.global.nc.u64 	%rd1, [%rd4+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd5, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd6, %r3, %r2;
	add.s64 	%rd2, %rd6, %rd5;
	setp.ne.s64 	%p1, %rd2, 0;
	@%p1 bra 	$L__BB115_3;
	bra.uni 	$L__BB115_1;
$L__BB115_3:
	setp.le.u64 	%p2, %rd1, %rd2;
	@%p2 bra 	$L__BB115_2;
	bra.uni 	$L__BB115_4;
$L__BB115_2:
	ret;
$L__BB115_1:
	setp.eq.s64 	%p3, %rd1, 0;
	@%p3 bra 	$L__BB115_2;
$L__BB115_4:
	mov.u64 	%rd7, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd8, %rd7;
	mov.u64 	%rd9, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_29;
	cvta.global.u64 	%rd10, %rd9;
	{ // callseq 303, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd10;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 303

}
	// .globl	vector_acosh_ref_f32
.visible .entry vector_acosh_ref_f32(
	.param .u64 vector_acosh_ref_f32_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd3, [vector_acosh_ref_f32_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	ld.global.nc.u64 	%rd1, [%rd4+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd5, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd6, %r3, %r2;
	add.s64 	%rd2, %rd6, %rd5;
	setp.ne.s64 	%p1, %rd2, 0;
	@%p1 bra 	$L__BB116_3;
	bra.uni 	$L__BB116_1;
$L__BB116_3:
	setp.le.u64 	%p2, %rd1, %rd2;
	@%p2 bra 	$L__BB116_2;
	bra.uni 	$L__BB116_4;
$L__BB116_2:
	ret;
$L__BB116_1:
	setp.eq.s64 	%p3, %rd1, 0;
	@%p3 bra 	$L__BB116_2;
$L__BB116_4:
	mov.u64 	%rd7, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd8, %rd7;
	mov.u64 	%rd9, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_30;
	cvta.global.u64 	%rd10, %rd9;
	{ // callseq 304, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd10;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 304

}
	// .globl	vector_atanh_ref_f32
.visible .entry vector_atanh_ref_f32(
	.param .u64 vector_atanh_ref_f32_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd3, [vector_atanh_ref_f32_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	ld.global.nc.u64 	%rd1, [%rd4+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd5, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd6, %r3, %r2;
	add.s64 	%rd2, %rd6, %rd5;
	setp.ne.s64 	%p1, %rd2, 0;
	@%p1 bra 	$L__BB117_3;
	bra.uni 	$L__BB117_1;
$L__BB117_3:
	setp.le.u64 	%p2, %rd1, %rd2;
	@%p2 bra 	$L__BB117_2;
	bra.uni 	$L__BB117_4;
$L__BB117_2:
	ret;
$L__BB117_1:
	setp.eq.s64 	%p3, %rd1, 0;
	@%p3 bra 	$L__BB117_2;
$L__BB117_4:
	mov.u64 	%rd7, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd8, %rd7;
	mov.u64 	%rd9, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_31;
	cvta.global.u64 	%rd10, %rd9;
	{ // callseq 305, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd10;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 305

}
	// .globl	vector_add_vec_f32
.visible .entry vector_add_vec_f32(
	.param .u64 vector_add_vec_f32_param_0
)
{
	.reg .pred 	%p<34>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_add_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB118_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB118_3;
	bra.uni 	$L__BB118_2;
$L__BB118_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB118_4;
$L__BB118_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB118_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB118_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB118_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB118_8;
	bra.uni 	$L__BB118_7;
$L__BB118_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB118_9;
$L__BB118_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB118_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB118_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB118_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB118_13;
	bra.uni 	$L__BB118_12;
$L__BB118_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB118_14;
$L__BB118_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB118_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB118_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB118_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB118_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB118_19;
$L__BB118_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB118_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB118_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB118_22;
$L__BB118_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB118_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p33, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p33 bra 	$L__BB118_27;
	@%p11 bra 	$L__BB118_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB118_26;
$L__BB118_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB118_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB118_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB118_29;
	ld.u32 	%r16, [%rd145];
	ld.u32 	%r15, [%rd146];
	// begin inline asm
	add.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f7, %r14;
$L__BB118_29:
	st.f32 	[%rd138], %f7;
	setp.eq.s64 	%p22, %rd31, 1;
	@%p22 bra 	$L__BB118_38;
	bra.uni 	$L__BB118_30;
$L__BB118_38:
	ret;
$L__BB118_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p27, 0;
	bra.uni 	$L__BB118_31;
$L__BB118_37:
	selp.b64 	%rd148, %rd119, %rd12, %p23;
	selp.b64 	%rd62, %rd120, 0, %p23;
	selp.b64 	%rd149, %rd123, %rd3, %p25;
	st.f32 	[%rd62], %f8;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p31, %rd147, 0;
	@%p31 bra 	$L__BB118_31;
	bra.uni 	$L__BB118_38;
$L__BB118_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p24, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p24 bra 	$L__BB118_35;
	selp.b64 	%rd152, 0, %rd6, %p33;
	setp.eq.s64 	%p26, %rd154, 0;
	@%p26 bra 	$L__BB118_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB118_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p28, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p28;
	selp.b64 	%rd155, %rd128, 0, %p28;
	setp.eq.s64 	%p29, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p29;
	mov.u64 	%rd154, 0;
	mov.pred 	%p33, %p27;
$L__BB118_35:
	setp.gt.u64 	%p23, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p25, %rd122, %rd6;
	setp.eq.s64 	%p30, %rd156, 0;
	@%p30 bra 	$L__BB118_37;
	ld.u32 	%r19, [%rd155];
	ld.u32 	%r18, [%rd156];
	// begin inline asm
	add.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	mov.b32 	%f8, %r17;
	bra.uni 	$L__BB118_37;

}
	// .globl	vector_sub_vec_f32
.visible .entry vector_sub_vec_f32(
	.param .u64 vector_sub_vec_f32_param_0
)
{
	.reg .pred 	%p<34>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_sub_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB119_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB119_3;
	bra.uni 	$L__BB119_2;
$L__BB119_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB119_4;
$L__BB119_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB119_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB119_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB119_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB119_8;
	bra.uni 	$L__BB119_7;
$L__BB119_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB119_9;
$L__BB119_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB119_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB119_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB119_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB119_13;
	bra.uni 	$L__BB119_12;
$L__BB119_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB119_14;
$L__BB119_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB119_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB119_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB119_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB119_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB119_19;
$L__BB119_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB119_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB119_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB119_22;
$L__BB119_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB119_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p33, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p33 bra 	$L__BB119_27;
	@%p11 bra 	$L__BB119_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB119_26;
$L__BB119_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB119_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB119_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB119_29;
	ld.u32 	%r16, [%rd145];
	ld.u32 	%r15, [%rd146];
	// begin inline asm
	sub.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f7, %r14;
$L__BB119_29:
	st.f32 	[%rd138], %f7;
	setp.eq.s64 	%p22, %rd31, 1;
	@%p22 bra 	$L__BB119_38;
	bra.uni 	$L__BB119_30;
$L__BB119_38:
	ret;
$L__BB119_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p27, 0;
	bra.uni 	$L__BB119_31;
$L__BB119_37:
	selp.b64 	%rd148, %rd119, %rd12, %p23;
	selp.b64 	%rd62, %rd120, 0, %p23;
	selp.b64 	%rd149, %rd123, %rd3, %p25;
	st.f32 	[%rd62], %f8;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p31, %rd147, 0;
	@%p31 bra 	$L__BB119_31;
	bra.uni 	$L__BB119_38;
$L__BB119_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p24, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p24 bra 	$L__BB119_35;
	selp.b64 	%rd152, 0, %rd6, %p33;
	setp.eq.s64 	%p26, %rd154, 0;
	@%p26 bra 	$L__BB119_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB119_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p28, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p28;
	selp.b64 	%rd155, %rd128, 0, %p28;
	setp.eq.s64 	%p29, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p29;
	mov.u64 	%rd154, 0;
	mov.pred 	%p33, %p27;
$L__BB119_35:
	setp.gt.u64 	%p23, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p25, %rd122, %rd6;
	setp.eq.s64 	%p30, %rd156, 0;
	@%p30 bra 	$L__BB119_37;
	ld.u32 	%r19, [%rd155];
	ld.u32 	%r18, [%rd156];
	// begin inline asm
	sub.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	mov.b32 	%f8, %r17;
	bra.uni 	$L__BB119_37;

}
	// .globl	vector_mul_vec_f32
.visible .entry vector_mul_vec_f32(
	.param .u64 vector_mul_vec_f32_param_0
)
{
	.reg .pred 	%p<34>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_mul_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB120_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB120_3;
	bra.uni 	$L__BB120_2;
$L__BB120_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB120_4;
$L__BB120_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB120_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB120_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB120_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB120_8;
	bra.uni 	$L__BB120_7;
$L__BB120_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB120_9;
$L__BB120_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB120_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB120_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB120_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB120_13;
	bra.uni 	$L__BB120_12;
$L__BB120_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB120_14;
$L__BB120_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB120_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB120_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB120_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB120_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB120_19;
$L__BB120_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB120_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB120_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB120_22;
$L__BB120_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB120_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p33, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p33 bra 	$L__BB120_27;
	@%p11 bra 	$L__BB120_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB120_26;
$L__BB120_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB120_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB120_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB120_29;
	ld.u32 	%r16, [%rd145];
	ld.u32 	%r15, [%rd146];
	// begin inline asm
	mul.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f7, %r14;
$L__BB120_29:
	st.f32 	[%rd138], %f7;
	setp.eq.s64 	%p22, %rd31, 1;
	@%p22 bra 	$L__BB120_38;
	bra.uni 	$L__BB120_30;
$L__BB120_38:
	ret;
$L__BB120_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p27, 0;
	bra.uni 	$L__BB120_31;
$L__BB120_37:
	selp.b64 	%rd148, %rd119, %rd12, %p23;
	selp.b64 	%rd62, %rd120, 0, %p23;
	selp.b64 	%rd149, %rd123, %rd3, %p25;
	st.f32 	[%rd62], %f8;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p31, %rd147, 0;
	@%p31 bra 	$L__BB120_31;
	bra.uni 	$L__BB120_38;
$L__BB120_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p24, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p24 bra 	$L__BB120_35;
	selp.b64 	%rd152, 0, %rd6, %p33;
	setp.eq.s64 	%p26, %rd154, 0;
	@%p26 bra 	$L__BB120_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB120_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p28, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p28;
	selp.b64 	%rd155, %rd128, 0, %p28;
	setp.eq.s64 	%p29, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p29;
	mov.u64 	%rd154, 0;
	mov.pred 	%p33, %p27;
$L__BB120_35:
	setp.gt.u64 	%p23, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p25, %rd122, %rd6;
	setp.eq.s64 	%p30, %rd156, 0;
	@%p30 bra 	$L__BB120_37;
	ld.u32 	%r19, [%rd155];
	ld.u32 	%r18, [%rd156];
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	mov.b32 	%f8, %r17;
	bra.uni 	$L__BB120_37;

}
	// .globl	vector_div_vec_f32
.visible .entry vector_div_vec_f32(
	.param .u64 vector_div_vec_f32_param_0
)
{
	.reg .pred 	%p<34>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_div_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB121_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB121_3;
	bra.uni 	$L__BB121_2;
$L__BB121_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB121_4;
$L__BB121_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB121_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB121_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB121_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB121_8;
	bra.uni 	$L__BB121_7;
$L__BB121_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB121_9;
$L__BB121_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB121_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB121_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB121_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB121_13;
	bra.uni 	$L__BB121_12;
$L__BB121_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB121_14;
$L__BB121_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB121_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB121_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB121_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB121_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB121_19;
$L__BB121_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB121_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB121_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB121_22;
$L__BB121_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB121_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p33, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p33 bra 	$L__BB121_27;
	@%p11 bra 	$L__BB121_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB121_26;
$L__BB121_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB121_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB121_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB121_29;
	ld.u32 	%r16, [%rd145];
	ld.u32 	%r15, [%rd146];
	// begin inline asm
	div.approx.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f7, %r14;
$L__BB121_29:
	st.f32 	[%rd138], %f7;
	setp.eq.s64 	%p22, %rd31, 1;
	@%p22 bra 	$L__BB121_38;
	bra.uni 	$L__BB121_30;
$L__BB121_38:
	ret;
$L__BB121_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p27, 0;
	bra.uni 	$L__BB121_31;
$L__BB121_37:
	selp.b64 	%rd148, %rd119, %rd12, %p23;
	selp.b64 	%rd62, %rd120, 0, %p23;
	selp.b64 	%rd149, %rd123, %rd3, %p25;
	st.f32 	[%rd62], %f8;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p31, %rd147, 0;
	@%p31 bra 	$L__BB121_31;
	bra.uni 	$L__BB121_38;
$L__BB121_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p24, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p24 bra 	$L__BB121_35;
	selp.b64 	%rd152, 0, %rd6, %p33;
	setp.eq.s64 	%p26, %rd154, 0;
	@%p26 bra 	$L__BB121_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB121_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p28, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p28;
	selp.b64 	%rd155, %rd128, 0, %p28;
	setp.eq.s64 	%p29, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p29;
	mov.u64 	%rd154, 0;
	mov.pred 	%p33, %p27;
$L__BB121_35:
	setp.gt.u64 	%p23, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p25, %rd122, %rd6;
	setp.eq.s64 	%p30, %rd156, 0;
	@%p30 bra 	$L__BB121_37;
	ld.u32 	%r19, [%rd155];
	ld.u32 	%r18, [%rd156];
	// begin inline asm
	div.approx.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	mov.b32 	%f8, %r17;
	bra.uni 	$L__BB121_37;

}
	// .globl	vector_scale_vec_f32
.visible .entry vector_scale_vec_f32(
	.param .u64 vector_scale_vec_f32_param_0
)
{
	.reg .pred 	%p<34>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_scale_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB122_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB122_3;
	bra.uni 	$L__BB122_2;
$L__BB122_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB122_4;
$L__BB122_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB122_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB122_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB122_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB122_8;
	bra.uni 	$L__BB122_7;
$L__BB122_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB122_9;
$L__BB122_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB122_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB122_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB122_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB122_13;
	bra.uni 	$L__BB122_12;
$L__BB122_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB122_14;
$L__BB122_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB122_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB122_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB122_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB122_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB122_19;
$L__BB122_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB122_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB122_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB122_22;
$L__BB122_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB122_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p33, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p33 bra 	$L__BB122_27;
	@%p11 bra 	$L__BB122_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB122_26;
$L__BB122_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB122_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB122_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB122_29;
	ld.u32 	%r16, [%rd145];
	ld.u32 	%r15, [%rd146];
	// begin inline asm
	mul.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f7, %r14;
$L__BB122_29:
	st.f32 	[%rd138], %f7;
	setp.eq.s64 	%p22, %rd31, 1;
	@%p22 bra 	$L__BB122_38;
	bra.uni 	$L__BB122_30;
$L__BB122_38:
	ret;
$L__BB122_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p27, 0;
	bra.uni 	$L__BB122_31;
$L__BB122_37:
	selp.b64 	%rd148, %rd119, %rd12, %p23;
	selp.b64 	%rd62, %rd120, 0, %p23;
	selp.b64 	%rd149, %rd123, %rd3, %p25;
	st.f32 	[%rd62], %f8;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p31, %rd147, 0;
	@%p31 bra 	$L__BB122_31;
	bra.uni 	$L__BB122_38;
$L__BB122_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p24, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p24 bra 	$L__BB122_35;
	selp.b64 	%rd152, 0, %rd6, %p33;
	setp.eq.s64 	%p26, %rd154, 0;
	@%p26 bra 	$L__BB122_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB122_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p28, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p28;
	selp.b64 	%rd155, %rd128, 0, %p28;
	setp.eq.s64 	%p29, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p29;
	mov.u64 	%rd154, 0;
	mov.pred 	%p33, %p27;
$L__BB122_35:
	setp.gt.u64 	%p23, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p25, %rd122, %rd6;
	setp.eq.s64 	%p30, %rd156, 0;
	@%p30 bra 	$L__BB122_37;
	ld.u32 	%r19, [%rd155];
	ld.u32 	%r18, [%rd156];
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	mov.b32 	%f8, %r17;
	bra.uni 	$L__BB122_37;

}
	// .globl	vector_descale_vec_f32
.visible .entry vector_descale_vec_f32(
	.param .u64 vector_descale_vec_f32_param_0
)
{
	.reg .pred 	%p<34>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_descale_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB123_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB123_3;
	bra.uni 	$L__BB123_2;
$L__BB123_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB123_4;
$L__BB123_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB123_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB123_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB123_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB123_8;
	bra.uni 	$L__BB123_7;
$L__BB123_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB123_9;
$L__BB123_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB123_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB123_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB123_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB123_13;
	bra.uni 	$L__BB123_12;
$L__BB123_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB123_14;
$L__BB123_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB123_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB123_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB123_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB123_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB123_19;
$L__BB123_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB123_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB123_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB123_22;
$L__BB123_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB123_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p33, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p33 bra 	$L__BB123_27;
	@%p11 bra 	$L__BB123_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB123_26;
$L__BB123_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB123_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB123_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB123_29;
	ld.u32 	%r16, [%rd145];
	ld.u32 	%r15, [%rd146];
	// begin inline asm
	div.approx.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f7, %r14;
$L__BB123_29:
	st.f32 	[%rd138], %f7;
	setp.eq.s64 	%p22, %rd31, 1;
	@%p22 bra 	$L__BB123_38;
	bra.uni 	$L__BB123_30;
$L__BB123_38:
	ret;
$L__BB123_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p27, 0;
	bra.uni 	$L__BB123_31;
$L__BB123_37:
	selp.b64 	%rd148, %rd119, %rd12, %p23;
	selp.b64 	%rd62, %rd120, 0, %p23;
	selp.b64 	%rd149, %rd123, %rd3, %p25;
	st.f32 	[%rd62], %f8;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p31, %rd147, 0;
	@%p31 bra 	$L__BB123_31;
	bra.uni 	$L__BB123_38;
$L__BB123_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p24, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p24 bra 	$L__BB123_35;
	selp.b64 	%rd152, 0, %rd6, %p33;
	setp.eq.s64 	%p26, %rd154, 0;
	@%p26 bra 	$L__BB123_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB123_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p28, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p28;
	selp.b64 	%rd155, %rd128, 0, %p28;
	setp.eq.s64 	%p29, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p29;
	mov.u64 	%rd154, 0;
	mov.pred 	%p33, %p27;
$L__BB123_35:
	setp.gt.u64 	%p23, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p25, %rd122, %rd6;
	setp.eq.s64 	%p30, %rd156, 0;
	@%p30 bra 	$L__BB123_37;
	ld.u32 	%r19, [%rd155];
	ld.u32 	%r18, [%rd156];
	// begin inline asm
	div.approx.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	mov.b32 	%f8, %r17;
	bra.uni 	$L__BB123_37;

}
	// .globl	vector_powf_vec_f32
.visible .entry vector_powf_vec_f32(
	.param .u64 vector_powf_vec_f32_param_0
)
{
	.reg .pred 	%p<34>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_powf_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB124_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB124_3;
	bra.uni 	$L__BB124_2;
$L__BB124_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB124_4;
$L__BB124_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB124_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB124_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB124_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB124_8;
	bra.uni 	$L__BB124_7;
$L__BB124_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB124_9;
$L__BB124_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB124_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB124_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB124_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB124_13;
	bra.uni 	$L__BB124_12;
$L__BB124_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB124_14;
$L__BB124_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB124_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB124_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB124_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB124_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB124_19;
$L__BB124_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB124_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB124_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB124_22;
$L__BB124_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB124_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p33, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p33 bra 	$L__BB124_27;
	@%p11 bra 	$L__BB124_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB124_26;
$L__BB124_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB124_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB124_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB124_29;
	ld.u32 	%r16, [%rd145];
	ld.u32 	%r15, [%rd146];
	// begin inline asm
	lg2.approx.ftz.f32 %r14, %r15;
    mul.rn.ftz.f32 %r14, %r14, %r16;
    ex2.approx.ftz.f32 %r14, %r14;
	// end inline asm
	mov.b32 	%f7, %r14;
$L__BB124_29:
	st.f32 	[%rd138], %f7;
	setp.eq.s64 	%p22, %rd31, 1;
	@%p22 bra 	$L__BB124_38;
	bra.uni 	$L__BB124_30;
$L__BB124_38:
	ret;
$L__BB124_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p27, 0;
	bra.uni 	$L__BB124_31;
$L__BB124_37:
	selp.b64 	%rd148, %rd119, %rd12, %p23;
	selp.b64 	%rd62, %rd120, 0, %p23;
	selp.b64 	%rd149, %rd123, %rd3, %p25;
	st.f32 	[%rd62], %f8;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p31, %rd147, 0;
	@%p31 bra 	$L__BB124_31;
	bra.uni 	$L__BB124_38;
$L__BB124_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p24, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p24 bra 	$L__BB124_35;
	selp.b64 	%rd152, 0, %rd6, %p33;
	setp.eq.s64 	%p26, %rd154, 0;
	@%p26 bra 	$L__BB124_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB124_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p28, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p28;
	selp.b64 	%rd155, %rd128, 0, %p28;
	setp.eq.s64 	%p29, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p29;
	mov.u64 	%rd154, 0;
	mov.pred 	%p33, %p27;
$L__BB124_35:
	setp.gt.u64 	%p23, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p25, %rd122, %rd6;
	setp.eq.s64 	%p30, %rd156, 0;
	@%p30 bra 	$L__BB124_37;
	ld.u32 	%r19, [%rd155];
	ld.u32 	%r18, [%rd156];
	// begin inline asm
	lg2.approx.ftz.f32 %r17, %r18;
    mul.rn.ftz.f32 %r17, %r17, %r19;
    ex2.approx.ftz.f32 %r17, %r17;
	// end inline asm
	mov.b32 	%f8, %r17;
	bra.uni 	$L__BB124_37;

}
	// .globl	vector_greater_vec_f32
.visible .entry vector_greater_vec_f32(
	.param .u64 vector_greater_vec_f32_param_0
)
{
	.reg .pred 	%p<36>;
	.reg .b32 	%r<14>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_greater_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB125_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB125_3;
	bra.uni 	$L__BB125_2;
$L__BB125_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB125_4;
$L__BB125_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB125_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB125_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB125_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB125_8;
	bra.uni 	$L__BB125_7;
$L__BB125_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB125_9;
$L__BB125_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB125_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB125_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB125_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB125_13;
	bra.uni 	$L__BB125_12;
$L__BB125_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB125_14;
$L__BB125_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB125_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB125_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB125_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB125_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB125_19;
$L__BB125_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB125_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB125_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB125_22;
$L__BB125_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB125_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p35, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p35 bra 	$L__BB125_27;
	@%p11 bra 	$L__BB125_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB125_26;
$L__BB125_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB125_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB125_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB125_29;
	ld.f32 	%f6, [%rd146];
	ld.f32 	%f7, [%rd145];
	setp.gt.f32 	%p22, %f6, %f7;
	selp.f32 	%f11, %f6, %f7, %p22;
$L__BB125_29:
	st.f32 	[%rd138], %f11;
	setp.eq.s64 	%p23, %rd31, 1;
	@%p23 bra 	$L__BB125_38;
	bra.uni 	$L__BB125_30;
$L__BB125_38:
	ret;
$L__BB125_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p28, 0;
	bra.uni 	$L__BB125_31;
$L__BB125_37:
	selp.b64 	%rd148, %rd119, %rd12, %p24;
	selp.b64 	%rd62, %rd120, 0, %p24;
	selp.b64 	%rd149, %rd123, %rd3, %p26;
	st.f32 	[%rd62], %f12;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p33, %rd147, 0;
	@%p33 bra 	$L__BB125_31;
	bra.uni 	$L__BB125_38;
$L__BB125_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p25, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p25 bra 	$L__BB125_35;
	selp.b64 	%rd152, 0, %rd6, %p35;
	setp.eq.s64 	%p27, %rd154, 0;
	@%p27 bra 	$L__BB125_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB125_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p29, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p29;
	selp.b64 	%rd155, %rd128, 0, %p29;
	setp.eq.s64 	%p30, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p30;
	mov.u64 	%rd154, 0;
	mov.pred 	%p35, %p28;
$L__BB125_35:
	setp.gt.u64 	%p24, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p26, %rd122, %rd6;
	setp.eq.s64 	%p31, %rd156, 0;
	@%p31 bra 	$L__BB125_37;
	ld.f32 	%f9, [%rd156];
	ld.f32 	%f10, [%rd155];
	setp.gt.f32 	%p32, %f9, %f10;
	selp.f32 	%f12, %f9, %f10, %p32;
	bra.uni 	$L__BB125_37;

}
	// .globl	vector_lesser_vec_f32
.visible .entry vector_lesser_vec_f32(
	.param .u64 vector_lesser_vec_f32_param_0
)
{
	.reg .pred 	%p<36>;
	.reg .b32 	%r<14>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<157>;

	ld.param.u64 	%rd77, [vector_lesser_vec_f32_param_0];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.nc.u64 	%rd1, [%rd78];
	ld.global.nc.u64 	%rd2, [%rd78+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd79, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd81, %r3, %r2;
	add.s64 	%rd154, %rd81, %rd79;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd143, [%rd78+32];
	ld.global.nc.u64 	%rd8, [%rd78+40];
	ld.global.nc.u64 	%rd10, [%rd78+16];
	ld.global.nc.u64 	%rd11, [%rd78+24];
	setp.le.u64 	%p4, %rd11, %rd154;
	not.b64 	%rd85, %rd154;
	mov.u64 	%rd136, 0;
	mov.u64 	%rd132, %rd136;
	@%p4 bra 	$L__BB126_5;
	max.u64 	%rd84, %rd11, %rd154;
	add.s64 	%rd13, %rd85, %rd84;
	or.b64  	%rd86, %rd13, %rd5;
	and.b64  	%rd87, %rd86, -4294967296;
	setp.ne.s64 	%p5, %rd87, 0;
	@%p5 bra 	$L__BB126_3;
	bra.uni 	$L__BB126_2;
$L__BB126_3:
	div.u64 	%rd131, %rd13, %rd5;
	bra.uni 	$L__BB126_4;
$L__BB126_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd13;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd131, %r7;
$L__BB126_4:
	add.s64 	%rd132, %rd131, 1;
$L__BB126_5:
	setp.le.u64 	%p6, %rd2, %rd154;
	mov.u64 	%rd134, %rd136;
	@%p6 bra 	$L__BB126_10;
	max.u64 	%rd89, %rd2, %rd154;
	add.s64 	%rd19, %rd85, %rd89;
	or.b64  	%rd91, %rd19, %rd5;
	and.b64  	%rd92, %rd91, -4294967296;
	setp.ne.s64 	%p7, %rd92, 0;
	@%p7 bra 	$L__BB126_8;
	bra.uni 	$L__BB126_7;
$L__BB126_8:
	div.u64 	%rd133, %rd19, %rd5;
	bra.uni 	$L__BB126_9;
$L__BB126_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd19;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd133, %r10;
$L__BB126_9:
	add.s64 	%rd134, %rd133, 1;
$L__BB126_10:
	setp.le.u64 	%p8, %rd8, %rd154;
	@%p8 bra 	$L__BB126_15;
	max.u64 	%rd94, %rd8, %rd154;
	add.s64 	%rd25, %rd85, %rd94;
	or.b64  	%rd96, %rd25, %rd5;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.ne.s64 	%p9, %rd97, 0;
	@%p9 bra 	$L__BB126_13;
	bra.uni 	$L__BB126_12;
$L__BB126_13:
	div.u64 	%rd135, %rd25, %rd5;
	bra.uni 	$L__BB126_14;
$L__BB126_12:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd25;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd135, %r13;
$L__BB126_14:
	add.s64 	%rd136, %rd135, 1;
$L__BB126_15:
	min.u64 	%rd98, %rd134, %rd136;
	min.u64 	%rd31, %rd132, %rd98;
	setp.eq.s64 	%p10, %rd31, 0;
	@%p10 bra 	$L__BB126_38;
	shl.b64 	%rd80, %rd2, 2;
	shl.b64 	%rd83, %rd11, 2;
	add.s64 	%rd12, %rd10, %rd83;
	setp.eq.s64 	%p11, %rd154, 0;
	shl.b64 	%rd130, %rd154, 2;
	@%p11 bra 	$L__BB126_18;
	setp.gt.u64 	%p12, %rd11, %rd154;
	add.s64 	%rd100, %rd10, %rd130;
	add.s64 	%rd101, %rd100, 4;
	selp.b64 	%rd148, %rd101, %rd12, %p12;
	selp.b64 	%rd138, %rd100, 0, %p12;
	bra.uni 	$L__BB126_19;
$L__BB126_18:
	setp.eq.s64 	%p13, %rd11, 0;
	selp.b64 	%rd102, 0, 4, %p13;
	add.s64 	%rd148, %rd10, %rd102;
	selp.b64 	%rd138, 0, %rd10, %p13;
$L__BB126_19:
	shl.b64 	%rd82, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd80;
	@%p11 bra 	$L__BB126_21;
	setp.gt.u64 	%p15, %rd2, %rd154;
	add.s64 	%rd104, %rd1, %rd130;
	add.s64 	%rd105, %rd104, 4;
	selp.b64 	%rd149, %rd105, %rd3, %p15;
	selp.b64 	%rd140, %rd104, 0, %p15;
	bra.uni 	$L__BB126_22;
$L__BB126_21:
	setp.eq.s64 	%p16, %rd2, 0;
	selp.b64 	%rd106, 0, 4, %p16;
	add.s64 	%rd149, %rd1, %rd106;
	selp.b64 	%rd140, 0, %rd1, %p16;
$L__BB126_22:
	add.s64 	%rd9, %rd143, %rd82;
	setp.eq.s64 	%p35, %rd140, 0;
	mov.u64 	%rd146, 0;
	@%p35 bra 	$L__BB126_27;
	@%p11 bra 	$L__BB126_25;
	setp.gt.u64 	%p18, %rd8, %rd154;
	add.s64 	%rd110, %rd143, %rd130;
	add.s64 	%rd111, %rd110, 4;
	selp.b64 	%rd143, %rd111, %rd9, %p18;
	selp.b64 	%rd145, %rd110, 0, %p18;
	bra.uni 	$L__BB126_26;
$L__BB126_25:
	setp.eq.s64 	%p19, %rd8, 0;
	selp.b64 	%rd112, 0, 4, %p19;
	add.s64 	%rd46, %rd143, %rd112;
	selp.b64 	%rd145, 0, %rd143, %p19;
	mov.u64 	%rd143, %rd46;
$L__BB126_26:
	setp.eq.s64 	%p20, %rd145, 0;
	selp.b64 	%rd146, 0, %rd140, %p20;
	mov.u64 	%rd154, 0;
$L__BB126_27:
	setp.eq.s64 	%p21, %rd146, 0;
	@%p21 bra 	$L__BB126_29;
	ld.f32 	%f6, [%rd146];
	ld.f32 	%f7, [%rd145];
	setp.lt.f32 	%p22, %f6, %f7;
	selp.f32 	%f11, %f6, %f7, %p22;
$L__BB126_29:
	st.f32 	[%rd138], %f11;
	setp.eq.s64 	%p23, %rd31, 1;
	@%p23 bra 	$L__BB126_38;
	bra.uni 	$L__BB126_30;
$L__BB126_38:
	ret;
$L__BB126_30:
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd147, %rd31, -1;
	shl.b64 	%rd118, %rd5, 2;
	mov.u64 	%rd115, 0;
	mov.pred 	%p28, 0;
	bra.uni 	$L__BB126_31;
$L__BB126_37:
	selp.b64 	%rd148, %rd119, %rd12, %p24;
	selp.b64 	%rd62, %rd120, 0, %p24;
	selp.b64 	%rd149, %rd123, %rd3, %p26;
	st.f32 	[%rd62], %f12;
	add.s64 	%rd147, %rd147, -1;
	setp.ne.s64 	%p33, %rd147, 0;
	@%p33 bra 	$L__BB126_31;
	bra.uni 	$L__BB126_38;
$L__BB126_31:
	sub.s64 	%rd116, %rd12, %rd148;
	shr.u64 	%rd117, %rd116, 2;
	sub.s64 	%rd121, %rd3, %rd149;
	shr.u64 	%rd122, %rd121, 2;
	setp.le.u64 	%p25, %rd122, %rd6;
	add.s64 	%rd123, %rd149, %rd118;
	mov.u64 	%rd156, %rd115;
	@%p25 bra 	$L__BB126_35;
	selp.b64 	%rd152, 0, %rd6, %p35;
	setp.eq.s64 	%p27, %rd154, 0;
	@%p27 bra 	$L__BB126_34;
	add.s64 	%rd152, %rd152, %rd154;
$L__BB126_34:
	add.s64 	%rd63, %rd123, -4;
	sub.s64 	%rd125, %rd9, %rd143;
	shr.u64 	%rd126, %rd125, 2;
	setp.gt.u64 	%p29, %rd126, %rd152;
	shl.b64 	%rd127, %rd152, 2;
	add.s64 	%rd128, %rd143, %rd127;
	add.s64 	%rd129, %rd128, 4;
	selp.b64 	%rd143, %rd129, %rd9, %p29;
	selp.b64 	%rd155, %rd128, 0, %p29;
	setp.eq.s64 	%p30, %rd155, 0;
	selp.b64 	%rd156, 0, %rd63, %p30;
	mov.u64 	%rd154, 0;
	mov.pred 	%p35, %p28;
$L__BB126_35:
	setp.gt.u64 	%p24, %rd117, %rd6;
	add.s64 	%rd119, %rd148, %rd118;
	add.s64 	%rd120, %rd119, -4;
	setp.gt.u64 	%p26, %rd122, %rd6;
	setp.eq.s64 	%p31, %rd156, 0;
	@%p31 bra 	$L__BB126_37;
	ld.f32 	%f9, [%rd156];
	ld.f32 	%f10, [%rd155];
	setp.lt.f32 	%p32, %f9, %f10;
	selp.f32 	%f12, %f9, %f10, %p32;
	bra.uni 	$L__BB126_37;

}
	// .globl	vector_dot_f32
.visible .entry vector_dot_f32()
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_63;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 306, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 306

}
	// .globl	vector_quote_f32
.visible .entry vector_quote_f32()
{
	.reg .b64 	%rd<5>;

	mov.u64 	%rd1, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_24;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_64;
	cvta.global.u64 	%rd4, %rd3;
	{ // callseq 307, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], 19;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd4;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 307

}
	// .globl	vector_add_vec_ref_f32
.visible .entry vector_add_vec_ref_f32(
	.param .u64 vector_add_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_add_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB129_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB129_3;
	bra.uni 	$L__BB129_2;
$L__BB129_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB129_4;
$L__BB129_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB129_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB129_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB129_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB129_8;
	bra.uni 	$L__BB129_7;
$L__BB129_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB129_9;
$L__BB129_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB129_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB129_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB129_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB129_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB129_14;
$L__BB129_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB129_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB129_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB129_17;
$L__BB129_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB129_17:
	ld.u32 	%r12, [%rd101];
	ld.u32 	%r13, [%rd103];
	// begin inline asm
	add.rn.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	st.u32 	[%rd101], %r11;
	setp.eq.s64 	%p12, %rd22, 1;
	@%p12 bra 	$L__BB129_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p13, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p13 bra 	$L__BB129_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB129_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p14, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p14;
	selp.b64 	%rd76, %rd74, 0, %p14;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p15, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd80, 0, %p15;
	selp.b64 	%rd82, %rd79, %rd9, %p15;
	ld.u32 	%r15, [%rd76];
	ld.u32 	%r16, [%rd81];
	// begin inline asm
	add.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	st.u32 	[%rd76], %r14;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd82, %rd95;
	ld.u32 	%r19, [%rd107+-4];
	ld.u32 	%r18, [%rd108+-4];
	// begin inline asm
	add.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	st.u32 	[%rd108+-4], %r17;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p16, %rd104, 0;
	@%p16 bra 	$L__BB129_20;
$L__BB129_21:
	setp.eq.s64 	%p17, %rd36, 0;
	@%p17 bra 	$L__BB129_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p18, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p18;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p19, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p19;
	ld.u32 	%r21, [%rd88];
	ld.u32 	%r22, [%rd93];
	// begin inline asm
	add.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	st.u32 	[%rd88], %r20;
$L__BB129_23:
	ret;

}
	// .globl	vector_sub_vec_ref_f32
.visible .entry vector_sub_vec_ref_f32(
	.param .u64 vector_sub_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_sub_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB130_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB130_3;
	bra.uni 	$L__BB130_2;
$L__BB130_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB130_4;
$L__BB130_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB130_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB130_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB130_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB130_8;
	bra.uni 	$L__BB130_7;
$L__BB130_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB130_9;
$L__BB130_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB130_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB130_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB130_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB130_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB130_14;
$L__BB130_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB130_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB130_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB130_17;
$L__BB130_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB130_17:
	ld.u32 	%r12, [%rd101];
	ld.u32 	%r13, [%rd103];
	// begin inline asm
	sub.rn.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	st.u32 	[%rd101], %r11;
	setp.eq.s64 	%p12, %rd22, 1;
	@%p12 bra 	$L__BB130_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p13, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p13 bra 	$L__BB130_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB130_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p14, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p14;
	selp.b64 	%rd76, %rd74, 0, %p14;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p15, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd80, 0, %p15;
	selp.b64 	%rd82, %rd79, %rd9, %p15;
	ld.u32 	%r15, [%rd76];
	ld.u32 	%r16, [%rd81];
	// begin inline asm
	sub.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	st.u32 	[%rd76], %r14;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd82, %rd95;
	ld.u32 	%r19, [%rd107+-4];
	ld.u32 	%r18, [%rd108+-4];
	// begin inline asm
	sub.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	st.u32 	[%rd108+-4], %r17;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p16, %rd104, 0;
	@%p16 bra 	$L__BB130_20;
$L__BB130_21:
	setp.eq.s64 	%p17, %rd36, 0;
	@%p17 bra 	$L__BB130_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p18, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p18;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p19, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p19;
	ld.u32 	%r21, [%rd88];
	ld.u32 	%r22, [%rd93];
	// begin inline asm
	sub.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	st.u32 	[%rd88], %r20;
$L__BB130_23:
	ret;

}
	// .globl	vector_mul_vec_ref_f32
.visible .entry vector_mul_vec_ref_f32(
	.param .u64 vector_mul_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_mul_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB131_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB131_3;
	bra.uni 	$L__BB131_2;
$L__BB131_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB131_4;
$L__BB131_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB131_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB131_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB131_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB131_8;
	bra.uni 	$L__BB131_7;
$L__BB131_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB131_9;
$L__BB131_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB131_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB131_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB131_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB131_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB131_14;
$L__BB131_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB131_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB131_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB131_17;
$L__BB131_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB131_17:
	ld.u32 	%r12, [%rd101];
	ld.u32 	%r13, [%rd103];
	// begin inline asm
	mul.rn.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	st.u32 	[%rd101], %r11;
	setp.eq.s64 	%p12, %rd22, 1;
	@%p12 bra 	$L__BB131_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p13, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p13 bra 	$L__BB131_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB131_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p14, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p14;
	selp.b64 	%rd76, %rd74, 0, %p14;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p15, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd80, 0, %p15;
	selp.b64 	%rd82, %rd79, %rd9, %p15;
	ld.u32 	%r15, [%rd76];
	ld.u32 	%r16, [%rd81];
	// begin inline asm
	mul.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	st.u32 	[%rd76], %r14;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd82, %rd95;
	ld.u32 	%r19, [%rd107+-4];
	ld.u32 	%r18, [%rd108+-4];
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	st.u32 	[%rd108+-4], %r17;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p16, %rd104, 0;
	@%p16 bra 	$L__BB131_20;
$L__BB131_21:
	setp.eq.s64 	%p17, %rd36, 0;
	@%p17 bra 	$L__BB131_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p18, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p18;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p19, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p19;
	ld.u32 	%r21, [%rd88];
	ld.u32 	%r22, [%rd93];
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	st.u32 	[%rd88], %r20;
$L__BB131_23:
	ret;

}
	// .globl	vector_div_vec_ref_f32
.visible .entry vector_div_vec_ref_f32(
	.param .u64 vector_div_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_div_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB132_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB132_3;
	bra.uni 	$L__BB132_2;
$L__BB132_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB132_4;
$L__BB132_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB132_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB132_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB132_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB132_8;
	bra.uni 	$L__BB132_7;
$L__BB132_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB132_9;
$L__BB132_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB132_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB132_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB132_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB132_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB132_14;
$L__BB132_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB132_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB132_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB132_17;
$L__BB132_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB132_17:
	ld.u32 	%r12, [%rd101];
	ld.u32 	%r13, [%rd103];
	// begin inline asm
	div.approx.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	st.u32 	[%rd101], %r11;
	setp.eq.s64 	%p12, %rd22, 1;
	@%p12 bra 	$L__BB132_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p13, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p13 bra 	$L__BB132_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB132_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p14, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p14;
	selp.b64 	%rd76, %rd74, 0, %p14;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p15, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd80, 0, %p15;
	selp.b64 	%rd82, %rd79, %rd9, %p15;
	ld.u32 	%r15, [%rd76];
	ld.u32 	%r16, [%rd81];
	// begin inline asm
	div.approx.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	st.u32 	[%rd76], %r14;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd82, %rd95;
	ld.u32 	%r19, [%rd107+-4];
	ld.u32 	%r18, [%rd108+-4];
	// begin inline asm
	div.approx.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	st.u32 	[%rd108+-4], %r17;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p16, %rd104, 0;
	@%p16 bra 	$L__BB132_20;
$L__BB132_21:
	setp.eq.s64 	%p17, %rd36, 0;
	@%p17 bra 	$L__BB132_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p18, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p18;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p19, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p19;
	ld.u32 	%r21, [%rd88];
	ld.u32 	%r22, [%rd93];
	// begin inline asm
	div.approx.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	st.u32 	[%rd88], %r20;
$L__BB132_23:
	ret;

}
	// .globl	vector_scale_vec_ref_f32
.visible .entry vector_scale_vec_ref_f32(
	.param .u64 vector_scale_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_scale_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB133_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB133_3;
	bra.uni 	$L__BB133_2;
$L__BB133_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB133_4;
$L__BB133_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB133_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB133_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB133_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB133_8;
	bra.uni 	$L__BB133_7;
$L__BB133_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB133_9;
$L__BB133_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB133_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB133_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB133_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB133_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB133_14;
$L__BB133_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB133_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB133_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB133_17;
$L__BB133_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB133_17:
	ld.u32 	%r12, [%rd101];
	ld.u32 	%r13, [%rd103];
	// begin inline asm
	mul.rn.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	st.u32 	[%rd101], %r11;
	setp.eq.s64 	%p12, %rd22, 1;
	@%p12 bra 	$L__BB133_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p13, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p13 bra 	$L__BB133_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB133_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p14, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p14;
	selp.b64 	%rd76, %rd74, 0, %p14;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p15, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd80, 0, %p15;
	selp.b64 	%rd82, %rd79, %rd9, %p15;
	ld.u32 	%r15, [%rd76];
	ld.u32 	%r16, [%rd81];
	// begin inline asm
	mul.rn.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	st.u32 	[%rd76], %r14;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd82, %rd95;
	ld.u32 	%r19, [%rd107+-4];
	ld.u32 	%r18, [%rd108+-4];
	// begin inline asm
	mul.rn.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	st.u32 	[%rd108+-4], %r17;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p16, %rd104, 0;
	@%p16 bra 	$L__BB133_20;
$L__BB133_21:
	setp.eq.s64 	%p17, %rd36, 0;
	@%p17 bra 	$L__BB133_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p18, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p18;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p19, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p19;
	ld.u32 	%r21, [%rd88];
	ld.u32 	%r22, [%rd93];
	// begin inline asm
	mul.rn.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	st.u32 	[%rd88], %r20;
$L__BB133_23:
	ret;

}
	// .globl	vector_descale_vec_ref_f32
.visible .entry vector_descale_vec_ref_f32(
	.param .u64 vector_descale_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_descale_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB134_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB134_3;
	bra.uni 	$L__BB134_2;
$L__BB134_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB134_4;
$L__BB134_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB134_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB134_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB134_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB134_8;
	bra.uni 	$L__BB134_7;
$L__BB134_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB134_9;
$L__BB134_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB134_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB134_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB134_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB134_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB134_14;
$L__BB134_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB134_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB134_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB134_17;
$L__BB134_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB134_17:
	ld.u32 	%r12, [%rd101];
	ld.u32 	%r13, [%rd103];
	// begin inline asm
	div.approx.ftz.f32 %r11, %r12, %r13;
	// end inline asm
	st.u32 	[%rd101], %r11;
	setp.eq.s64 	%p12, %rd22, 1;
	@%p12 bra 	$L__BB134_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p13, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p13 bra 	$L__BB134_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB134_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p14, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p14;
	selp.b64 	%rd76, %rd74, 0, %p14;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p15, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd80, 0, %p15;
	selp.b64 	%rd82, %rd79, %rd9, %p15;
	ld.u32 	%r15, [%rd76];
	ld.u32 	%r16, [%rd81];
	// begin inline asm
	div.approx.ftz.f32 %r14, %r15, %r16;
	// end inline asm
	st.u32 	[%rd76], %r14;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd82, %rd95;
	ld.u32 	%r19, [%rd107+-4];
	ld.u32 	%r18, [%rd108+-4];
	// begin inline asm
	div.approx.ftz.f32 %r17, %r18, %r19;
	// end inline asm
	st.u32 	[%rd108+-4], %r17;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p16, %rd104, 0;
	@%p16 bra 	$L__BB134_20;
$L__BB134_21:
	setp.eq.s64 	%p17, %rd36, 0;
	@%p17 bra 	$L__BB134_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p18, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p18;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p19, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p19;
	ld.u32 	%r21, [%rd88];
	ld.u32 	%r22, [%rd93];
	// begin inline asm
	div.approx.ftz.f32 %r20, %r21, %r22;
	// end inline asm
	st.u32 	[%rd88], %r20;
$L__BB134_23:
	ret;

}
	// .globl	vector_powf_vec_ref_f32
.visible .entry vector_powf_vec_ref_f32(
	.param .u64 vector_powf_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_powf_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB135_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB135_3;
	bra.uni 	$L__BB135_2;
$L__BB135_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB135_4;
$L__BB135_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB135_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB135_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB135_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB135_8;
	bra.uni 	$L__BB135_7;
$L__BB135_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB135_9;
$L__BB135_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB135_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB135_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB135_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB135_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB135_14;
$L__BB135_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB135_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB135_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB135_17;
$L__BB135_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB135_17:
	ld.u32 	%r12, [%rd101];
	ld.u32 	%r13, [%rd103];
	// begin inline asm
	lg2.approx.ftz.f32 %r11, %r12;
    mul.rn.ftz.f32 %r11, %r11, %r13;
    ex2.approx.ftz.f32 %r11, %r11;
	// end inline asm
	st.u32 	[%rd101], %r11;
	setp.eq.s64 	%p12, %rd22, 1;
	@%p12 bra 	$L__BB135_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p13, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p13 bra 	$L__BB135_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB135_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p14, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p14;
	selp.b64 	%rd76, %rd74, 0, %p14;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p15, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd80, 0, %p15;
	selp.b64 	%rd82, %rd79, %rd9, %p15;
	ld.u32 	%r15, [%rd76];
	ld.u32 	%r16, [%rd81];
	// begin inline asm
	lg2.approx.ftz.f32 %r14, %r15;
    mul.rn.ftz.f32 %r14, %r14, %r16;
    ex2.approx.ftz.f32 %r14, %r14;
	// end inline asm
	st.u32 	[%rd76], %r14;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd82, %rd95;
	ld.u32 	%r19, [%rd107+-4];
	ld.u32 	%r18, [%rd108+-4];
	// begin inline asm
	lg2.approx.ftz.f32 %r17, %r18;
    mul.rn.ftz.f32 %r17, %r17, %r19;
    ex2.approx.ftz.f32 %r17, %r17;
	// end inline asm
	st.u32 	[%rd108+-4], %r17;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p16, %rd104, 0;
	@%p16 bra 	$L__BB135_20;
$L__BB135_21:
	setp.eq.s64 	%p17, %rd36, 0;
	@%p17 bra 	$L__BB135_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p18, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p18;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p19, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p19;
	ld.u32 	%r21, [%rd88];
	ld.u32 	%r22, [%rd93];
	// begin inline asm
	lg2.approx.ftz.f32 %r20, %r21;
    mul.rn.ftz.f32 %r20, %r20, %r22;
    ex2.approx.ftz.f32 %r20, %r20;
	// end inline asm
	st.u32 	[%rd88], %r20;
$L__BB135_23:
	ret;

}
	// .globl	vector_greater_vec_ref_f32
.visible .entry vector_greater_vec_ref_f32(
	.param .u64 vector_greater_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_greater_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB136_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB136_3;
	bra.uni 	$L__BB136_2;
$L__BB136_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB136_4;
$L__BB136_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB136_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB136_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB136_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB136_8;
	bra.uni 	$L__BB136_7;
$L__BB136_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB136_9;
$L__BB136_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB136_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB136_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB136_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB136_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB136_14;
$L__BB136_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB136_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB136_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB136_17;
$L__BB136_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB136_17:
	ld.f32 	%f1, [%rd103];
	ld.f32 	%f2, [%rd101];
	setp.gt.f32 	%p12, %f2, %f1;
	selp.f32 	%f3, %f2, %f1, %p12;
	st.f32 	[%rd101], %f3;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB136_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p14 bra 	$L__BB136_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB136_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p15, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p15;
	selp.b64 	%rd76, %rd74, 0, %p15;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p16, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd79, %rd9, %p16;
	selp.b64 	%rd82, %rd80, 0, %p16;
	ld.f32 	%f4, [%rd82];
	ld.f32 	%f5, [%rd76];
	setp.gt.f32 	%p17, %f5, %f4;
	selp.f32 	%f6, %f5, %f4, %p17;
	st.f32 	[%rd76], %f6;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd81, %rd95;
	ld.f32 	%f7, [%rd107+-4];
	ld.f32 	%f8, [%rd108+-4];
	setp.gt.f32 	%p18, %f8, %f7;
	selp.f32 	%f9, %f8, %f7, %p18;
	st.f32 	[%rd108+-4], %f9;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p19, %rd104, 0;
	@%p19 bra 	$L__BB136_20;
$L__BB136_21:
	setp.eq.s64 	%p20, %rd36, 0;
	@%p20 bra 	$L__BB136_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p21, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p21;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p22, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p22;
	ld.f32 	%f10, [%rd93];
	ld.f32 	%f11, [%rd88];
	setp.gt.f32 	%p23, %f11, %f10;
	selp.f32 	%f12, %f11, %f10, %p23;
	st.f32 	[%rd88], %f12;
$L__BB136_23:
	ret;

}
	// .globl	vector_lesser_vec_ref_f32
.visible .entry vector_lesser_vec_ref_f32(
	.param .u64 vector_lesser_vec_ref_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<109>;

	ld.param.u64 	%rd47, [vector_lesser_vec_ref_f32_param_0];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.nc.u64 	%rd1, [%rd48];
	ld.global.nc.u64 	%rd2, [%rd48+8];
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32 	%rd49, %r1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd51, %r3, %r2;
	add.s64 	%rd4, %rd51, %rd49;
	mov.u32 	%r4, %nctaid.x;
	mul.wide.u32 	%rd5, %r2, %r4;
	ld.global.nc.u64 	%rd7, [%rd48+16];
	ld.global.nc.u64 	%rd8, [%rd48+24];
	setp.le.u64 	%p1, %rd2, %rd4;
	not.b64 	%rd54, %rd4;
	mov.u64 	%rd99, 0;
	mov.u64 	%rd97, %rd99;
	@%p1 bra 	$L__BB137_5;
	max.u64 	%rd53, %rd2, %rd4;
	add.s64 	%rd10, %rd54, %rd53;
	or.b64  	%rd55, %rd10, %rd5;
	and.b64  	%rd56, %rd55, -4294967296;
	setp.ne.s64 	%p2, %rd56, 0;
	@%p2 bra 	$L__BB137_3;
	bra.uni 	$L__BB137_2;
$L__BB137_3:
	div.u64 	%rd96, %rd10, %rd5;
	bra.uni 	$L__BB137_4;
$L__BB137_2:
	cvt.u32.u64 	%r5, %rd5;
	cvt.u32.u64 	%r6, %rd10;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd96, %r7;
$L__BB137_4:
	add.s64 	%rd97, %rd96, 1;
$L__BB137_5:
	setp.le.u64 	%p3, %rd8, %rd4;
	@%p3 bra 	$L__BB137_10;
	max.u64 	%rd58, %rd8, %rd4;
	add.s64 	%rd16, %rd54, %rd58;
	or.b64  	%rd60, %rd16, %rd5;
	and.b64  	%rd61, %rd60, -4294967296;
	setp.ne.s64 	%p4, %rd61, 0;
	@%p4 bra 	$L__BB137_8;
	bra.uni 	$L__BB137_7;
$L__BB137_8:
	div.u64 	%rd98, %rd16, %rd5;
	bra.uni 	$L__BB137_9;
$L__BB137_7:
	cvt.u32.u64 	%r8, %rd5;
	cvt.u32.u64 	%r9, %rd16;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd98, %r10;
$L__BB137_9:
	add.s64 	%rd99, %rd98, 1;
$L__BB137_10:
	min.u64 	%rd22, %rd97, %rd99;
	setp.eq.s64 	%p5, %rd22, 0;
	@%p5 bra 	$L__BB137_23;
	shl.b64 	%rd50, %rd2, 2;
	shl.b64 	%rd52, %rd8, 2;
	add.s64 	%rd3, %rd1, %rd50;
	setp.eq.s64 	%p6, %rd4, 0;
	shl.b64 	%rd94, %rd4, 2;
	@%p6 bra 	$L__BB137_13;
	setp.gt.u64 	%p7, %rd2, %rd4;
	add.s64 	%rd63, %rd1, %rd94;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd108, %rd64, %rd3, %p7;
	selp.b64 	%rd101, %rd63, 0, %p7;
	bra.uni 	$L__BB137_14;
$L__BB137_13:
	setp.eq.s64 	%p8, %rd2, 0;
	selp.b64 	%rd65, 0, 4, %p8;
	add.s64 	%rd108, %rd1, %rd65;
	selp.b64 	%rd101, 0, %rd1, %p8;
$L__BB137_14:
	add.s64 	%rd9, %rd7, %rd52;
	@%p6 bra 	$L__BB137_16;
	setp.gt.u64 	%p10, %rd8, %rd4;
	add.s64 	%rd67, %rd7, %rd94;
	add.s64 	%rd68, %rd67, 4;
	selp.b64 	%rd107, %rd68, %rd9, %p10;
	selp.b64 	%rd103, %rd67, 0, %p10;
	bra.uni 	$L__BB137_17;
$L__BB137_16:
	setp.eq.s64 	%p11, %rd8, 0;
	selp.b64 	%rd69, 0, 4, %p11;
	add.s64 	%rd107, %rd7, %rd69;
	selp.b64 	%rd103, 0, %rd7, %p11;
$L__BB137_17:
	ld.f32 	%f1, [%rd103];
	ld.f32 	%f2, [%rd101];
	setp.lt.f32 	%p12, %f2, %f1;
	selp.f32 	%f3, %f2, %f1, %p12;
	st.f32 	[%rd101], %f3;
	setp.eq.s64 	%p13, %rd22, 1;
	@%p13 bra 	$L__BB137_23;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd35, %rd22, -1;
	and.b64  	%rd36, %rd35, 1;
	setp.eq.s64 	%p14, %rd22, 2;
	shl.b64 	%rd95, %rd5, 2;
	@%p14 bra 	$L__BB137_21;
	and.b64  	%rd104, %rd35, -2;
$L__BB137_20:
	sub.s64 	%rd70, %rd3, %rd108;
	shr.u64 	%rd71, %rd70, 2;
	setp.gt.u64 	%p15, %rd71, %rd6;
	add.s64 	%rd73, %rd108, %rd95;
	add.s64 	%rd74, %rd73, -4;
	selp.b64 	%rd75, %rd73, %rd3, %p15;
	selp.b64 	%rd76, %rd74, 0, %p15;
	sub.s64 	%rd77, %rd9, %rd107;
	shr.u64 	%rd78, %rd77, 2;
	setp.gt.u64 	%p16, %rd78, %rd6;
	add.s64 	%rd79, %rd107, %rd95;
	add.s64 	%rd80, %rd79, -4;
	selp.b64 	%rd81, %rd79, %rd9, %p16;
	selp.b64 	%rd82, %rd80, 0, %p16;
	ld.f32 	%f4, [%rd82];
	ld.f32 	%f5, [%rd76];
	setp.lt.f32 	%p17, %f5, %f4;
	selp.f32 	%f6, %f5, %f4, %p17;
	st.f32 	[%rd76], %f6;
	add.s64 	%rd108, %rd75, %rd95;
	add.s64 	%rd107, %rd81, %rd95;
	ld.f32 	%f7, [%rd107+-4];
	ld.f32 	%f8, [%rd108+-4];
	setp.lt.f32 	%p18, %f8, %f7;
	selp.f32 	%f9, %f8, %f7, %p18;
	st.f32 	[%rd108+-4], %f9;
	add.s64 	%rd104, %rd104, -2;
	setp.ne.s64 	%p19, %rd104, 0;
	@%p19 bra 	$L__BB137_20;
$L__BB137_21:
	setp.eq.s64 	%p20, %rd36, 0;
	@%p20 bra 	$L__BB137_23;
	sub.s64 	%rd83, %rd3, %rd108;
	shr.u64 	%rd84, %rd83, 2;
	setp.gt.u64 	%p21, %rd84, %rd6;
	add.s64 	%rd86, %rd108, %rd95;
	add.s64 	%rd87, %rd86, -4;
	selp.b64 	%rd88, %rd87, 0, %p21;
	sub.s64 	%rd89, %rd9, %rd107;
	shr.u64 	%rd90, %rd89, 2;
	setp.gt.u64 	%p22, %rd90, %rd6;
	add.s64 	%rd91, %rd107, %rd95;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p22;
	ld.f32 	%f10, [%rd93];
	ld.f32 	%f11, [%rd88];
	setp.lt.f32 	%p23, %f11, %f10;
	selp.f32 	%f12, %f11, %f10, %p23;
	st.f32 	[%rd88], %f12;
$L__BB137_23:
	ret;

}
	// .globl	insert_hash_table_f32
.visible .entry insert_hash_table_f32(
	.param .u64 insert_hash_table_f32_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<31>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<85>;

	ld.param.u64 	%rd37, [insert_hash_table_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd37;
	ld.global.nc.u64 	%rd83, [%rd1];
	ld.global.nc.u64 	%rd38, [%rd1+8];
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd39, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mul.wide.u32 	%rd41, %r7, %r6;
	add.s64 	%rd80, %rd41, %rd39;
	mov.u32 	%r8, %nctaid.x;
	mul.wide.u32 	%rd5, %r6, %r8;
	ld.global.nc.u64 	%rd84, [%rd1+16];
	ld.global.nc.u64 	%rd8, [%rd1+24];
	setp.le.u64 	%p2, %rd38, %rd80;
	not.b64 	%rd44, %rd80;
	mov.u64 	%rd79, 0;
	mov.u64 	%rd77, %rd79;
	@%p2 bra 	$L__BB138_5;
	max.u64 	%rd43, %rd38, %rd80;
	add.s64 	%rd10, %rd44, %rd43;
	or.b64  	%rd45, %rd10, %rd5;
	and.b64  	%rd46, %rd45, -4294967296;
	setp.ne.s64 	%p3, %rd46, 0;
	@%p3 bra 	$L__BB138_3;
	bra.uni 	$L__BB138_2;
$L__BB138_3:
	div.u64 	%rd76, %rd10, %rd5;
	bra.uni 	$L__BB138_4;
$L__BB138_2:
	cvt.u32.u64 	%r9, %rd5;
	cvt.u32.u64 	%r10, %rd10;
	div.u32 	%r11, %r10, %r9;
	cvt.u64.u32 	%rd76, %r11;
$L__BB138_4:
	add.s64 	%rd77, %rd76, 1;
$L__BB138_5:
	setp.le.u64 	%p4, %rd8, %rd80;
	@%p4 bra 	$L__BB138_10;
	max.u64 	%rd48, %rd8, %rd80;
	add.s64 	%rd16, %rd44, %rd48;
	or.b64  	%rd50, %rd16, %rd5;
	and.b64  	%rd51, %rd50, -4294967296;
	setp.ne.s64 	%p5, %rd51, 0;
	@%p5 bra 	$L__BB138_8;
	bra.uni 	$L__BB138_7;
$L__BB138_8:
	div.u64 	%rd78, %rd16, %rd5;
	bra.uni 	$L__BB138_9;
$L__BB138_7:
	cvt.u32.u64 	%r12, %rd5;
	cvt.u32.u64 	%r13, %rd16;
	div.u32 	%r14, %r13, %r12;
	cvt.u64.u32 	%rd78, %r14;
$L__BB138_9:
	add.s64 	%rd79, %rd78, 1;
$L__BB138_10:
	min.u64 	%rd22, %rd77, %rd79;
	setp.eq.s64 	%p6, %rd22, 0;
	@%p6 bra 	$L__BB138_21;
	shl.b64 	%rd40, %rd38, 2;
	shl.b64 	%rd42, %rd8, 2;
	add.s64 	%rd3, %rd83, %rd40;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd9, %rd84, %rd42;
	ld.global.nc.u64 	%rd23, [%rd1+40];
	ld.global.nc.u64 	%rd24, [%rd1+32];
	ld.global.nc.u64 	%rd25, [%rd1+56];
	ld.global.nc.u64 	%rd26, [%rd1+48];
	mov.u64 	%rd81, 0;
	mov.b32 	%r26, 2139095039;
	mov.u64 	%rd82, %rd81;
	bra.uni 	$L__BB138_14;
$L__BB138_13:
	setp.eq.s64 	%p13, %rd82, %rd22;
	mov.u64 	%rd80, 0;
	mov.u64 	%rd81, %rd6;
	@%p13 bra 	$L__BB138_21;
$L__BB138_14:
	add.s64 	%rd82, %rd82, 1;
	add.s64 	%rd53, %rd81, %rd80;
	sub.s64 	%rd54, %rd3, %rd83;
	shr.u64 	%rd55, %rd54, 2;
	setp.gt.u64 	%p7, %rd55, %rd53;
	shl.b64 	%rd56, %rd53, 2;
	add.s64 	%rd57, %rd83, %rd56;
	add.s64 	%rd58, %rd57, 4;
	selp.b64 	%rd83, %rd58, %rd3, %p7;
	selp.b64 	%rd59, %rd57, 0, %p7;
	sub.s64 	%rd60, %rd9, %rd84;
	shr.u64 	%rd61, %rd60, 2;
	setp.gt.u64 	%p8, %rd61, %rd53;
	add.s64 	%rd62, %rd84, %rd56;
	add.s64 	%rd63, %rd62, 4;
	selp.b64 	%rd84, %rd63, %rd9, %p8;
	selp.b64 	%rd64, %rd62, 0, %p8;
	ld.f32 	%f1, [%rd59];
	ld.f32 	%f2, [%rd64];
	mov.b32 	%r15, %f1;
	shr.u32 	%r16, %r15, 16;
	xor.b32  	%r17, %r16, %r15;
	mul.lo.s32 	%r18, %r17, -2048144789;
	shr.u32 	%r19, %r18, 13;
	xor.b32  	%r20, %r19, %r18;
	mul.lo.s32 	%r21, %r20, -1028477387;
	shr.u32 	%r22, %r21, 16;
	xor.b32  	%r23, %r22, %r21;
	and.b32  	%r30, %r23, 1023;
	bra.uni 	$L__BB138_15;
$L__BB138_12:
	add.s32 	%r27, %r30, 1;
	and.b32  	%r30, %r27, 134217727;
	@%p1 bra 	$L__BB138_15;
	bra.uni 	$L__BB138_13;
$L__BB138_15:
	cvt.u64.u32 	%rd35, %r30;
	setp.gt.u64 	%p9, %rd23, %rd35;
	@%p9 bra 	$L__BB138_17;
	bra.uni 	$L__BB138_16;
$L__BB138_17:
	shl.b64 	%rd70, %rd35, 2;
	add.s64 	%rd69, %rd70, %rd24;
	// begin inline asm
	atom.global.cas.b32 %r24,[%rd69], %r26, %r15;
	// end inline asm
	mov.b32 	%f3, %r24;
	setp.neu.f32 	%p10, %f3, 0f7F7FFFFF;
	setp.neu.f32 	%p11, %f3, %f1;
	and.pred  	%p1, %p10, %p11;
	@%p1 bra 	$L__BB138_12;
	setp.gt.u64 	%p12, %rd25, %rd35;
	@%p12 bra 	$L__BB138_19;
	bra.uni 	$L__BB138_20;
$L__BB138_19:
	add.s64 	%rd74, %rd26, %rd70;
	st.f32 	[%rd74], %f2;
	@%p1 bra 	$L__BB138_15;
	bra.uni 	$L__BB138_13;
$L__BB138_21:
	ret;
$L__BB138_16:
	mov.u64 	%rd65, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_39;
	cvta.global.u64 	%rd66, %rd65;
	mov.u64 	%rd67, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_75;
	cvta.global.u64 	%rd68, %rd67;
	{ // callseq 308, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd66;
	.param .b64 param1;
	st.param.b64 	[param1+0], 40;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd68;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 308
$L__BB138_20:
	mov.u64 	%rd71, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_66;
	cvta.global.u64 	%rd72, %rd71;
	{ // callseq 309, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd35;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd25;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd72;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 309

}
	// .globl	lookup_hash_table_f32
.visible .entry lookup_hash_table_f32(
	.param .u64 lookup_hash_table_f32_param_0
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<30>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<83>;

	ld.param.u64 	%rd38, [lookup_hash_table_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd38;
	ld.global.nc.u64 	%rd78, [%rd1];
	ld.global.nc.u64 	%rd39, [%rd1+8];
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd40, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mul.wide.u32 	%rd42, %r7, %r6;
	add.s64 	%rd79, %rd42, %rd40;
	mov.u32 	%r8, %nctaid.x;
	mul.wide.u32 	%rd5, %r6, %r8;
	ld.global.nc.u64 	%rd81, [%rd1+16];
	ld.global.nc.u64 	%rd8, [%rd1+24];
	setp.le.u64 	%p2, %rd39, %rd79;
	not.b64 	%rd45, %rd79;
	mov.u64 	%rd77, 0;
	mov.u64 	%rd75, %rd77;
	@%p2 bra 	$L__BB139_5;
	max.u64 	%rd44, %rd39, %rd79;
	add.s64 	%rd10, %rd45, %rd44;
	or.b64  	%rd46, %rd10, %rd5;
	and.b64  	%rd47, %rd46, -4294967296;
	setp.ne.s64 	%p3, %rd47, 0;
	@%p3 bra 	$L__BB139_3;
	bra.uni 	$L__BB139_2;
$L__BB139_3:
	div.u64 	%rd74, %rd10, %rd5;
	bra.uni 	$L__BB139_4;
$L__BB139_2:
	cvt.u32.u64 	%r9, %rd5;
	cvt.u32.u64 	%r10, %rd10;
	div.u32 	%r11, %r10, %r9;
	cvt.u64.u32 	%rd74, %r11;
$L__BB139_4:
	add.s64 	%rd75, %rd74, 1;
$L__BB139_5:
	setp.le.u64 	%p4, %rd8, %rd79;
	@%p4 bra 	$L__BB139_10;
	max.u64 	%rd49, %rd8, %rd79;
	add.s64 	%rd16, %rd45, %rd49;
	or.b64  	%rd51, %rd16, %rd5;
	and.b64  	%rd52, %rd51, -4294967296;
	setp.ne.s64 	%p5, %rd52, 0;
	@%p5 bra 	$L__BB139_8;
	bra.uni 	$L__BB139_7;
$L__BB139_8:
	div.u64 	%rd76, %rd16, %rd5;
	bra.uni 	$L__BB139_9;
$L__BB139_7:
	cvt.u32.u64 	%r12, %rd5;
	cvt.u32.u64 	%r13, %rd16;
	div.u32 	%r14, %r13, %r12;
	cvt.u64.u32 	%rd76, %r14;
$L__BB139_9:
	add.s64 	%rd77, %rd76, 1;
$L__BB139_10:
	min.u64 	%rd22, %rd75, %rd77;
	setp.eq.s64 	%p6, %rd22, 0;
	@%p6 bra 	$L__BB139_22;
	shl.b64 	%rd41, %rd39, 2;
	shl.b64 	%rd43, %rd8, 2;
	add.s64 	%rd3, %rd78, %rd41;
	add.s64 	%rd6, %rd5, -1;
	add.s64 	%rd9, %rd81, %rd43;
	ld.global.nc.u64 	%rd23, [%rd1+40];
	ld.global.nc.u64 	%rd24, [%rd1+32];
	ld.global.nc.u64 	%rd25, [%rd1+56];
	ld.global.nc.u64 	%rd26, [%rd1+48];
	mov.u64 	%rd80, 0;
	mov.pred 	%p15, 0;
	mov.pred 	%p12, -1;
	mov.u64 	%rd82, %rd80;
	bra.uni 	$L__BB139_14;
$L__BB139_13:
	setp.eq.s64 	%p16, %rd82, %rd22;
	mov.u64 	%rd79, 0;
	mov.u64 	%rd80, %rd6;
	@%p16 bra 	$L__BB139_22;
$L__BB139_14:
	add.s64 	%rd82, %rd82, 1;
	add.s64 	%rd54, %rd80, %rd79;
	sub.s64 	%rd55, %rd3, %rd78;
	shr.u64 	%rd56, %rd55, 2;
	setp.gt.u64 	%p7, %rd56, %rd54;
	shl.b64 	%rd57, %rd54, 2;
	add.s64 	%rd58, %rd78, %rd57;
	add.s64 	%rd59, %rd58, 4;
	selp.b64 	%rd78, %rd59, %rd3, %p7;
	selp.b64 	%rd60, %rd58, 0, %p7;
	sub.s64 	%rd61, %rd9, %rd81;
	shr.u64 	%rd62, %rd61, 2;
	setp.gt.u64 	%p8, %rd62, %rd54;
	add.s64 	%rd63, %rd81, %rd57;
	add.s64 	%rd64, %rd63, 4;
	selp.b64 	%rd81, %rd64, %rd9, %p8;
	selp.b64 	%rd35, %rd63, 0, %p8;
	ld.f32 	%f1, [%rd60];
	mov.b32 	%r15, %f1;
	shr.u32 	%r16, %r15, 16;
	xor.b32  	%r17, %r16, %r15;
	mul.lo.s32 	%r18, %r17, -2048144789;
	shr.u32 	%r19, %r18, 13;
	xor.b32  	%r20, %r19, %r18;
	mul.lo.s32 	%r21, %r20, -1028477387;
	shr.u32 	%r22, %r21, 16;
	xor.b32  	%r23, %r22, %r21;
	and.b32  	%r29, %r23, 1023;
	bra.uni 	$L__BB139_15;
$L__BB139_20:
	add.s32 	%r24, %r29, 1;
	and.b32  	%r29, %r24, 134217727;
	@%p12 bra 	$L__BB139_15;
	bra.uni 	$L__BB139_13;
$L__BB139_15:
	cvt.u64.u32 	%rd36, %r29;
	setp.le.u64 	%p9, %rd23, %rd36;
	@%p9 bra 	$L__BB139_23;
	shl.b64 	%rd67, %rd36, 2;
	add.s64 	%rd68, %rd24, %rd67;
	ld.f32 	%f2, [%rd68];
	setp.eq.f32 	%p10, %f2, %f1;
	@%p10 bra 	$L__BB139_17;
	bra.uni 	$L__BB139_19;
$L__BB139_17:
	setp.gt.u64 	%p14, %rd25, %rd36;
	@%p14 bra 	$L__BB139_18;
	bra.uni 	$L__BB139_21;
$L__BB139_18:
	add.s64 	%rd72, %rd26, %rd67;
	ld.f32 	%f3, [%rd72];
	st.f32 	[%rd35], %f3;
	@%p15 bra 	$L__BB139_15;
	bra.uni 	$L__BB139_13;
$L__BB139_19:
	setp.eq.f32 	%p11, %f2, 0f7F7FFFFF;
	@%p11 bra 	$L__BB139_12;
	bra.uni 	$L__BB139_20;
$L__BB139_12:
	mov.b32 	%r25, 0;
	st.u32 	[%rd35], %r25;
	@%p15 bra 	$L__BB139_15;
	bra.uni 	$L__BB139_13;
$L__BB139_22:
	ret;
$L__BB139_23:
	mov.u64 	%rd65, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_67;
	cvta.global.u64 	%rd66, %rd65;
	{ // callseq 310, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd23;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd66;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 310
$L__BB139_21:
	mov.u64 	%rd69, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_68;
	cvta.global.u64 	%rd70, %rd69;
	{ // callseq 311, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd25;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd70;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 311

}
	// .globl	delete_hash_table_f32
.visible .entry delete_hash_table_f32(
	.param .u64 delete_hash_table_f32_param_0
)
{
	.reg .pred 	%p<26>;
	.reg .b32 	%r<39>;
	.reg .f32 	%f<5>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd26, [delete_hash_table_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd26;
	ld.global.nc.u64 	%rd2, [%rd1];
	ld.global.nc.u64 	%rd3, [%rd1+8];
	mov.u32 	%r9, %tid.x;
	cvt.u64.u32 	%rd27, %r9;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %ctaid.x;
	shl.b64 	%rd28, %rd3, 2;
	add.s64 	%rd4, %rd2, %rd28;
	mul.wide.u32 	%rd29, %r11, %r10;
	add.s64 	%rd5, %rd29, %rd27;
	setp.eq.s64 	%p3, %rd5, 0;
	@%p3 bra 	$L__BB140_1;
	setp.gt.u64 	%p4, %rd3, %rd5;
	shl.b64 	%rd30, %rd5, 2;
	add.s64 	%rd31, %rd2, %rd30;
	add.s64 	%rd32, %rd31, 4;
	selp.b64 	%rd19, %rd32, %rd4, %p4;
	selp.b64 	%rd60, %rd31, 0, %p4;
	bra.uni 	$L__BB140_15;
$L__BB140_1:
	setp.eq.s64 	%p5, %rd3, 0;
	selp.b64 	%rd33, 0, 4, %p5;
	add.s64 	%rd19, %rd2, %rd33;
	selp.b64 	%rd60, 0, %rd2, %p5;
$L__BB140_15:
	setp.eq.s64 	%p6, %rd60, 0;
	@%p6 bra 	$L__BB140_25;
	mov.u32 	%r12, %nctaid.x;
	mul.wide.u32 	%rd6, %r10, %r12;
	add.s64 	%rd7, %rd6, -1;
	ld.f32 	%f3, [%rd60];
	mov.b32 	%r13, %f3;
	shr.u32 	%r14, %r13, 16;
	xor.b32  	%r15, %r14, %r13;
	mul.lo.s32 	%r16, %r15, -2048144789;
	shr.u32 	%r17, %r16, 13;
	xor.b32  	%r18, %r17, %r16;
	mul.lo.s32 	%r19, %r18, -1028477387;
	shr.u32 	%r20, %r19, 16;
	xor.b32  	%r21, %r20, %r19;
	and.b32  	%r38, %r21, 1023;
	ld.global.nc.u64 	%rd21, [%rd1+40];
	ld.global.nc.u64 	%rd22, [%rd1+32];
	ld.global.nc.u64 	%rd23, [%rd1+56];
	ld.global.nc.u64 	%rd24, [%rd1+48];
	mov.b32 	%r23, 2139095039;
	mov.pred 	%p13, 0;
	mov.pred 	%p11, -1;
	bra.uni 	$L__BB140_17;
$L__BB140_21:
	setp.eq.f32 	%p10, %f4, 0f00000000;
	mov.pred 	%p25, %p13;
	@%p10 bra 	$L__BB140_23;
	bra.uni 	$L__BB140_22;
$L__BB140_23:
	@%p25 bra 	$L__BB140_17;
	bra.uni 	$L__BB140_2;
$L__BB140_17:
	cvt.u64.u32 	%rd25, %r38;
	setp.le.u64 	%p7, %rd21, %rd25;
	@%p7 bra 	$L__BB140_27;
	shl.b64 	%rd36, %rd25, 2;
	add.s64 	%rd37, %rd22, %rd36;
	ld.f32 	%f4, [%rd37];
	setp.eq.f32 	%p8, %f4, %f3;
	@%p8 bra 	$L__BB140_19;
	bra.uni 	$L__BB140_21;
$L__BB140_19:
	setp.gt.u64 	%p12, %rd23, %rd25;
	@%p12 bra 	$L__BB140_20;
	bra.uni 	$L__BB140_24;
$L__BB140_20:
	add.s64 	%rd41, %rd24, %rd36;
	st.u32 	[%rd41], %r23;
	mov.pred 	%p25, %p13;
	bra.uni 	$L__BB140_23;
$L__BB140_22:
	add.s32 	%r22, %r38, 1;
	and.b32  	%r38, %r22, 134217727;
	mov.pred 	%p25, %p11;
	bra.uni 	$L__BB140_23;
$L__BB140_2:
	sub.s64 	%rd42, %rd4, %rd19;
	shr.u64 	%rd43, %rd42, 2;
	setp.le.u64 	%p14, %rd43, %rd7;
	@%p14 bra 	$L__BB140_25;
	shl.b64 	%rd44, %rd6, 2;
	add.s64 	%rd13, %rd19, %rd44;
	add.s64 	%rd57, %rd13, -4;
	mov.pred 	%p21, 0;
	mov.pred 	%p19, -1;
	bra.uni 	$L__BB140_5;
$L__BB140_4:
	sub.s64 	%rd53, %rd4, %rd13;
	shr.u64 	%rd54, %rd53, 2;
	setp.le.u64 	%p22, %rd54, %rd7;
	setp.gt.u64 	%p23, %rd54, %rd7;
	add.s64 	%rd56, %rd13, %rd44;
	add.s64 	%rd57, %rd56, -4;
	selp.b64 	%rd13, %rd56, %rd4, %p23;
	@%p22 bra 	$L__BB140_25;
$L__BB140_5:
	ld.f32 	%f1, [%rd57];
	mov.b32 	%r24, %f1;
	shr.u32 	%r25, %r24, 16;
	xor.b32  	%r26, %r25, %r24;
	mul.lo.s32 	%r27, %r26, -2048144789;
	shr.u32 	%r28, %r27, 13;
	xor.b32  	%r29, %r28, %r27;
	mul.lo.s32 	%r30, %r29, -1028477387;
	shr.u32 	%r31, %r30, 16;
	xor.b32  	%r32, %r31, %r30;
	and.b32  	%r36, %r32, 1023;
	bra.uni 	$L__BB140_6;
$L__BB140_10:
	setp.eq.f32 	%p18, %f2, 0f00000000;
	mov.pred 	%p24, %p21;
	@%p18 bra 	$L__BB140_12;
	bra.uni 	$L__BB140_11;
$L__BB140_12:
	@%p24 bra 	$L__BB140_6;
	bra.uni 	$L__BB140_4;
$L__BB140_6:
	cvt.u64.u32 	%rd14, %r36;
	setp.le.u64 	%p15, %rd21, %rd14;
	@%p15 bra 	$L__BB140_26;
	shl.b64 	%rd47, %rd14, 2;
	add.s64 	%rd48, %rd22, %rd47;
	ld.f32 	%f2, [%rd48];
	setp.eq.f32 	%p16, %f2, %f1;
	@%p16 bra 	$L__BB140_8;
	bra.uni 	$L__BB140_10;
$L__BB140_8:
	setp.gt.u64 	%p20, %rd23, %rd14;
	@%p20 bra 	$L__BB140_9;
	bra.uni 	$L__BB140_13;
$L__BB140_9:
	add.s64 	%rd52, %rd24, %rd47;
	st.u32 	[%rd52], %r23;
	mov.pred 	%p24, %p21;
	bra.uni 	$L__BB140_12;
$L__BB140_11:
	add.s32 	%r33, %r36, 1;
	and.b32  	%r36, %r33, 134217727;
	mov.pred 	%p24, %p19;
	bra.uni 	$L__BB140_12;
$L__BB140_25:
	ret;
$L__BB140_26:
	mov.u64 	%rd45, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_69;
	cvta.global.u64 	%rd46, %rd45;
	{ // callseq 314, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd21;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd46;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 314
$L__BB140_13:
	mov.u64 	%rd49, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_70;
	cvta.global.u64 	%rd50, %rd49;
	{ // callseq 315, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd23;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd50;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 315
$L__BB140_27:
	mov.u64 	%rd34, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_69;
	cvta.global.u64 	%rd35, %rd34;
	{ // callseq 312, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd25;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd21;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd35;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 312
$L__BB140_24:
	mov.u64 	%rd38, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_70;
	cvta.global.u64 	%rd39, %rd38;
	{ // callseq 313, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd25;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd23;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd39;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 313

}
	// .globl	count_hash_table_f32
.visible .entry count_hash_table_f32(
	.param .u64 count_hash_table_f32_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<73>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<47>;

	ld.param.u64 	%rd22, [count_hash_table_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd22;
	// begin inline asm
	.shared .align 4 .b8 nonphysical[128];
    mov.u32 %r14, nonphysical;
	// end inline asm
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd23, %r2;
	mov.u32 	%r3, %ntid.x;
	ld.global.nc.u64 	%rd3, [%rd1+32];
	ld.global.nc.u64 	%rd4, [%rd1+40];
	mov.u32 	%r15, %ctaid.x;
	shl.b64 	%rd24, %rd4, 2;
	add.s64 	%rd5, %rd3, %rd24;
	mul.wide.u32 	%rd25, %r15, %r3;
	add.s64 	%rd6, %rd25, %rd23;
	setp.eq.s64 	%p1, %rd6, 0;
	@%p1 bra 	$L__BB141_1;
	setp.gt.u64 	%p2, %rd4, %rd6;
	shl.b64 	%rd26, %rd6, 2;
	add.s64 	%rd27, %rd3, %rd26;
	add.s64 	%rd28, %rd27, 4;
	selp.b64 	%rd45, %rd28, %rd5, %p2;
	selp.b64 	%rd46, %rd27, 0, %p2;
	bra.uni 	$L__BB141_3;
$L__BB141_1:
	setp.eq.s64 	%p3, %rd4, 0;
	selp.b64 	%rd29, 0, 4, %p3;
	add.s64 	%rd45, %rd3, %rd29;
	selp.b64 	%rd46, 0, %rd3, %p3;
$L__BB141_3:
	and.b64  	%rd2, %rd23, 31;
	setp.eq.s64 	%p4, %rd46, 0;
	mov.b32 	%r71, 0;
	@%p4 bra 	$L__BB141_7;
	mov.u32 	%r16, %nctaid.x;
	mul.wide.u32 	%rd7, %r3, %r16;
	add.s64 	%rd8, %rd7, -1;
	ld.f32 	%f1, [%rd46];
	setp.neu.f32 	%p5, %f1, 0f7F7FFFFF;
	selp.u32 	%r71, 1, 0, %p5;
	sub.s64 	%rd30, %rd5, %rd45;
	shr.u64 	%rd31, %rd30, 2;
	setp.le.u64 	%p6, %rd31, %rd8;
	@%p6 bra 	$L__BB141_7;
	shl.b64 	%rd19, %rd7, 2;
	sub.s64 	%rd34, %rd5, %rd19;
	sub.s64 	%rd44, %rd34, %rd45;
	add.s64 	%rd35, %rd19, %rd45;
	add.s64 	%rd43, %rd35, -4;
$L__BB141_6:
	ld.f32 	%f2, [%rd43];
	setp.neu.f32 	%p7, %f2, 0f7F7FFFFF;
	selp.u32 	%r18, 1, 0, %p7;
	add.s32 	%r71, %r71, %r18;
	shr.u64 	%rd36, %rd44, 2;
	setp.gt.u64 	%p8, %rd36, %rd8;
	sub.s64 	%rd44, %rd44, %rd19;
	add.s64 	%rd43, %rd43, %rd19;
	@%p8 bra 	$L__BB141_6;
$L__BB141_7:
	mov.b32 	%r20, 16;
	mov.b32 	%r51, 31;
	// begin inline asm
	shfl.sync.bfly.b32 %r19,%r71, %r20, %r51, 4294967295;
	// end inline asm
	add.s32 	%r26, %r19, %r71;
	mov.b32 	%r24, 8;
	// begin inline asm
	shfl.sync.bfly.b32 %r23,%r26, %r24, %r51, 4294967295;
	// end inline asm
	add.s32 	%r30, %r23, %r26;
	mov.b32 	%r28, 4;
	// begin inline asm
	shfl.sync.bfly.b32 %r27,%r30, %r28, %r51, 4294967295;
	// end inline asm
	add.s32 	%r34, %r27, %r30;
	mov.b32 	%r32, 2;
	// begin inline asm
	shfl.sync.bfly.b32 %r31,%r34, %r32, %r51, 4294967295;
	// end inline asm
	add.s32 	%r38, %r31, %r34;
	mov.b32 	%r36, 1;
	// begin inline asm
	shfl.sync.bfly.b32 %r35,%r38, %r36, %r51, 4294967295;
	// end inline asm
	setp.ne.s64 	%p9, %rd2, 0;
	@%p9 bra 	$L__BB141_9;
	add.s32 	%r42, %r35, %r38;
	shr.u32 	%r39, %r2, 3;
	and.b32  	%r40, %r39, 124;
	add.s32 	%r41, %r14, %r40;
	// begin inline asm
	st.shared.u32 [%r41], %r42;
	// end inline asm
$L__BB141_9:
	bar.sync 	0;
	shr.u32 	%r44, %r3, 5;
	setp.ge.u32 	%p10, %r2, %r44;
	mov.b32 	%r72, 0;
	@%p10 bra 	$L__BB141_11;
	cvt.u32.u64 	%r45, %rd2;
	shl.b32 	%r46, %r45, 2;
	add.s32 	%r48, %r14, %r46;
	// begin inline asm
	ld.shared.u32 %r72, [%r48];
	// end inline asm
$L__BB141_11:
	setp.gt.u32 	%p11, %r2, 31;
	@%p11 bra 	$L__BB141_13;
	setp.eq.s64 	%p12, %rd2, 0;
	// begin inline asm
	shfl.sync.bfly.b32 %r49,%r72, %r20, %r51, 4294967295;
	// end inline asm
	add.s32 	%r56, %r49, %r72;
	// begin inline asm
	shfl.sync.bfly.b32 %r53,%r56, %r24, %r51, 4294967295;
	// end inline asm
	add.s32 	%r60, %r53, %r56;
	// begin inline asm
	shfl.sync.bfly.b32 %r57,%r60, %r28, %r51, 4294967295;
	// end inline asm
	add.s32 	%r64, %r57, %r60;
	// begin inline asm
	shfl.sync.bfly.b32 %r61,%r64, %r32, %r51, 4294967295;
	// end inline asm
	add.s32 	%r68, %r61, %r64;
	// begin inline asm
	shfl.sync.bfly.b32 %r65,%r68, %r36, %r51, 4294967295;
	// end inline asm
	@%p12 bra 	$L__BB141_14;
	bra.uni 	$L__BB141_13;
$L__BB141_14:
	ld.global.nc.u64 	%rd37, [%rd1+72];
	setp.ne.s64 	%p13, %rd37, 0;
	@%p13 bra 	$L__BB141_16;
	bra.uni 	$L__BB141_15;
$L__BB141_16:
	add.s32 	%r69, %r65, %r68;
	ld.global.nc.u64 	%rd38, [%rd1+64];
	// begin inline asm
	red.global.add.u32 [%rd38], %r69;
	// end inline asm
$L__BB141_13:
	ret;
$L__BB141_15:
	mov.u64 	%rd39, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_39;
	cvta.global.u64 	%rd40, %rd39;
	mov.u64 	%rd41, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_71;
	cvta.global.u64 	%rd42, %rd41;
	{ // callseq 316, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	.param .b64 param1;
	st.param.b64 	[param1+0], 40;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd42;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 316

}
	// .globl	iterate_hash_table_f32
.visible .entry iterate_hash_table_f32(
	.param .u64 iterate_hash_table_f32_param_0
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<16>;
	.reg .f32 	%f<5>;
	.reg .b64 	%rd<128>;

	ld.param.u64 	%rd58, [iterate_hash_table_f32_param_0];
	cvta.to.global.u64 	%rd1, %rd58;
	ld.global.nc.u64 	%rd2, [%rd1+32];
	ld.global.nc.u64 	%rd3, [%rd1+40];
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd59, %r2;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd61, %r4, %r3;
	add.s64 	%rd5, %rd61, %rd59;
	mov.u32 	%r5, %nctaid.x;
	mul.wide.u32 	%rd6, %r3, %r5;
	ld.global.nc.u64 	%rd8, [%rd1+48];
	ld.global.nc.u64 	%rd9, [%rd1+56];
	setp.le.u64 	%p1, %rd3, %rd5;
	not.b64 	%rd64, %rd5;
	mov.u64 	%rd116, 0;
	mov.u64 	%rd114, %rd116;
	@%p1 bra 	$L__BB142_5;
	max.u64 	%rd63, %rd3, %rd5;
	add.s64 	%rd11, %rd64, %rd63;
	or.b64  	%rd65, %rd11, %rd6;
	and.b64  	%rd66, %rd65, -4294967296;
	setp.ne.s64 	%p2, %rd66, 0;
	@%p2 bra 	$L__BB142_3;
	bra.uni 	$L__BB142_2;
$L__BB142_3:
	div.u64 	%rd113, %rd11, %rd6;
	bra.uni 	$L__BB142_4;
$L__BB142_2:
	cvt.u32.u64 	%r6, %rd6;
	cvt.u32.u64 	%r7, %rd11;
	div.u32 	%r8, %r7, %r6;
	cvt.u64.u32 	%rd113, %r8;
$L__BB142_4:
	add.s64 	%rd114, %rd113, 1;
$L__BB142_5:
	setp.le.u64 	%p3, %rd9, %rd5;
	@%p3 bra 	$L__BB142_10;
	max.u64 	%rd68, %rd9, %rd5;
	add.s64 	%rd17, %rd64, %rd68;
	or.b64  	%rd70, %rd17, %rd6;
	and.b64  	%rd71, %rd70, -4294967296;
	setp.ne.s64 	%p4, %rd71, 0;
	@%p4 bra 	$L__BB142_8;
	bra.uni 	$L__BB142_7;
$L__BB142_8:
	div.u64 	%rd115, %rd17, %rd6;
	bra.uni 	$L__BB142_9;
$L__BB142_7:
	cvt.u32.u64 	%r9, %rd6;
	cvt.u32.u64 	%r10, %rd17;
	div.u32 	%r11, %r10, %r9;
	cvt.u64.u32 	%rd115, %r11;
$L__BB142_9:
	add.s64 	%rd116, %rd115, 1;
$L__BB142_10:
	min.u64 	%rd23, %rd114, %rd116;
	setp.eq.s64 	%p5, %rd23, 0;
	@%p5 bra 	$L__BB142_31;
	shl.b64 	%rd60, %rd3, 2;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd4, %rd2, %rd60;
	setp.eq.s64 	%p6, %rd5, 0;
	shl.b64 	%rd112, %rd5, 2;
	@%p6 bra 	$L__BB142_13;
	setp.gt.u64 	%p7, %rd3, %rd5;
	add.s64 	%rd73, %rd2, %rd112;
	add.s64 	%rd74, %rd73, 4;
	selp.b64 	%rd122, %rd74, %rd4, %p7;
	selp.b64 	%rd118, %rd73, 0, %p7;
	bra.uni 	$L__BB142_14;
$L__BB142_13:
	setp.eq.s64 	%p8, %rd3, 0;
	selp.b64 	%rd75, 0, 4, %p8;
	add.s64 	%rd122, %rd2, %rd75;
	selp.b64 	%rd118, 0, %rd2, %p8;
$L__BB142_14:
	add.s64 	%rd10, %rd8, %rd62;
	@%p6 bra 	$L__BB142_16;
	setp.gt.u64 	%p10, %rd9, %rd5;
	add.s64 	%rd77, %rd8, %rd112;
	add.s64 	%rd78, %rd77, 4;
	selp.b64 	%rd123, %rd78, %rd10, %p10;
	selp.b64 	%rd120, %rd77, 0, %p10;
	bra.uni 	$L__BB142_17;
$L__BB142_16:
	setp.eq.s64 	%p11, %rd9, 0;
	selp.b64 	%rd79, 0, 4, %p11;
	add.s64 	%rd123, %rd8, %rd79;
	selp.b64 	%rd120, 0, %rd8, %p11;
$L__BB142_17:
	ld.f32 	%f1, [%rd118];
	setp.eq.f32 	%p12, %f1, 0f7F7FFFFF;
	@%p12 bra 	$L__BB142_22;
	ld.global.nc.u64 	%rd80, [%rd1+72];
	setp.eq.s64 	%p13, %rd80, 0;
	@%p13 bra 	$L__BB142_26;
	ld.f32 	%f2, [%rd120];
	ld.global.nc.u64 	%rd40, [%rd1+8];
	cvt.u32.u64 	%r13, %rd40;
	ld.global.nc.u64 	%rd81, [%rd1+64];
	// begin inline asm
	atom.global.inc.u32 %r12,[%rd81], %r13;
	// end inline asm
	cvt.u64.u32 	%rd127, %r12;
	setp.le.u64 	%p14, %rd40, %rd127;
	@%p14 bra 	$L__BB142_32;
	ld.global.nc.u64 	%rd82, [%rd1];
	shl.b64 	%rd83, %rd127, 2;
	add.s64 	%rd84, %rd82, %rd83;
	st.f32 	[%rd84], %f1;
	ld.global.nc.u64 	%rd43, [%rd1+24];
	setp.le.u64 	%p15, %rd43, %rd127;
	@%p15 bra 	$L__BB142_33;
	ld.global.nc.u64 	%rd85, [%rd1+16];
	add.s64 	%rd87, %rd85, %rd83;
	st.f32 	[%rd87], %f2;
$L__BB142_22:
	setp.eq.s64 	%p16, %rd23, 1;
	@%p16 bra 	$L__BB142_31;
	bra.uni 	$L__BB142_23;
$L__BB142_31:
	ret;
$L__BB142_23:
	add.s64 	%rd7, %rd6, -1;
	ld.global.nc.u64 	%rd39, [%rd1+72];
	ld.global.nc.u64 	%rd40, [%rd1+8];
	cvt.u32.u64 	%r15, %rd40;
	ld.global.nc.u64 	%rd99, [%rd1+64];
	ld.global.nc.u64 	%rd42, [%rd1];
	ld.global.nc.u64 	%rd43, [%rd1+24];
	ld.global.nc.u64 	%rd44, [%rd1+16];
	add.s64 	%rd46, %rd23, -1;
	setp.ne.s64 	%p20, %rd39, 0;
	bra.uni 	$L__BB142_24;
$L__BB142_30:
	selp.b64 	%rd122, %rd91, %rd4, %p17;
	selp.b64 	%rd123, %rd96, %rd10, %p18;
	add.s64 	%rd46, %rd46, -1;
	setp.ne.s64 	%p23, %rd46, 0;
	@%p23 bra 	$L__BB142_24;
	bra.uni 	$L__BB142_31;
$L__BB142_24:
	sub.s64 	%rd88, %rd4, %rd122;
	shr.u64 	%rd89, %rd88, 2;
	setp.gt.u64 	%p17, %rd89, %rd7;
	shl.b64 	%rd90, %rd6, 2;
	add.s64 	%rd91, %rd122, %rd90;
	add.s64 	%rd92, %rd91, -4;
	selp.b64 	%rd93, %rd92, 0, %p17;
	sub.s64 	%rd94, %rd10, %rd123;
	shr.u64 	%rd95, %rd94, 2;
	setp.gt.u64 	%p18, %rd95, %rd7;
	add.s64 	%rd96, %rd123, %rd90;
	ld.f32 	%f3, [%rd93];
	setp.eq.f32 	%p19, %f3, 0f7F7FFFFF;
	@%p19 bra 	$L__BB142_30;
	@%p20 bra 	$L__BB142_27;
	bra.uni 	$L__BB142_26;
$L__BB142_27:
	add.s64 	%rd97, %rd96, -4;
	selp.b64 	%rd98, %rd97, 0, %p18;
	ld.f32 	%f4, [%rd98];
	// begin inline asm
	atom.global.inc.u32 %r14,[%rd99], %r15;
	// end inline asm
	cvt.u64.u32 	%rd127, %r14;
	setp.le.u64 	%p21, %rd40, %rd127;
	@%p21 bra 	$L__BB142_32;
	shl.b64 	%rd102, %rd127, 2;
	add.s64 	%rd103, %rd42, %rd102;
	st.f32 	[%rd103], %f3;
	setp.gt.u64 	%p22, %rd43, %rd127;
	@%p22 bra 	$L__BB142_29;
	bra.uni 	$L__BB142_33;
$L__BB142_29:
	add.s64 	%rd107, %rd44, %rd102;
	st.f32 	[%rd107], %f4;
	bra.uni 	$L__BB142_30;
$L__BB142_33:
	mov.u64 	%rd104, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_74;
	cvta.global.u64 	%rd105, %rd104;
	{ // callseq 318, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd127;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd43;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd105;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 318
$L__BB142_32:
	mov.u64 	%rd100, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_73;
	cvta.global.u64 	%rd101, %rd100;
	{ // callseq 317, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd127;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd40;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd101;
	call.uni 
	_ZN4core9panicking18panic_bounds_check17h4e5c286e8d48ca34E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 317
$L__BB142_26:
	mov.u64 	%rd108, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_39;
	cvta.global.u64 	%rd109, %rd108;
	mov.u64 	%rd110, anon_$_7b42a6aa61ae9f21cbaa61c0fc01e744_$_72;
	cvta.global.u64 	%rd111, %rd110;
	{ // callseq 319, 0
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	.param .b64 param1;
	st.param.b64 	[param1+0], 40;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd111;
	call.uni 
	_ZN4core9panicking5panic17hc7c8a74e6511bb99E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 319

}