// Seed: 2978700736
module module_0 ();
  wire id_1 = id_1#(
      .id_1(1),
      .id_1(1),
      .id_1(-1),
      .id_1(1),
      .id_1(1),
      .id_1(1),
      .id_1(-1),
      .id_1(1),
      .id_1(-1),
      .id_1(-1),
      .id_1(-1)
  );
  wire id_2 = id_1;
  generate
    for (id_3 = id_2; 1; id_3 = 1) begin : LABEL_0
      assign id_3 = id_2;
      wire id_4;
      ;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_7 = 32'd7,
    parameter id_8 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire _id_8;
  output wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  struct packed {
    logic [1 'b0 : id_7] id_15;
    logic id_16;
  } [id_8 : -1] id_17;
  ;
  module_0 modCall_1 ();
  assign id_17 = id_6;
endmodule
