Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/co-eda/Desktop/homework/verilog/cpu_checker/tb_isim_beh.exe -prj /home/co-eda/Desktop/homework/verilog/cpu_checker/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" into library work
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 55: Constant value is truncated to fit in <2> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 63: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 66: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 77: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 82: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 91: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 94: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 105: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 108: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 112: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 124: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 144: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 157: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 162: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 175: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker.v" Line 177: Constant value is truncated to fit in <1> bits.
Analyzing Verilog file "/home/co-eda/Desktop/homework/verilog/cpu_checker/cpu_checker_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82944 KB
Fuse CPU Usage: 340 ms
Compiling module cpu_checker
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/co-eda/Desktop/homework/verilog/cpu_checker/tb_isim_beh.exe
Fuse Memory Usage: 87944 KB
Fuse CPU Usage: 350 ms
GCC CPU Usage: 390 ms
