{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711331713136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711331713136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 21:55:13 2024 " "Processing started: Sun Mar 24 21:55:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711331713136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711331713136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase2_project -c Phase2_project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase2_project -c Phase2_project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711331713136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711331713641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711331713641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/general_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/general_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "TESTBENCHES/general_tb.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/TESTBENCHES/general_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/incpc.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/incpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncPC " "Found entity 1: IncPC" {  } { { "ALU/IncPC.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/IncPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/register_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/register_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_gen " "Found entity 1: register_gen" {  } { { "REG/register_gen.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/REG/register_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src/minisrc.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src/minisrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniSRC " "Found entity 1: miniSRC" {  } { { "MINI_SRC/miniSRC.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "MINI_SRC/Datapath.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdi/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mdi/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "MDI/mux_2_to_1.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MDI/mux_2_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file cont/select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "CONT/select_encode.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/decoder_4_to_16.v 1 1 " "Found 1 design units, including 1 entities, in source file cont/decoder_4_to_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_to_16 " "Found entity 1: decoder_4_to_16" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff/flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff/flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "CON_FF/flip_flop.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "BUS/mux_32_to_1.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "BUS/encoder_32_to_5.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS/encoder_32_to_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "ALU/sub_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/sub_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shra_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shra_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_op " "Found entity 1: shra_op" {  } { { "ALU/shra_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shra_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shr_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shr_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_op " "Found entity 1: shr_op" {  } { { "ALU/shr_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shr_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shl_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shl_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_op " "Found entity 1: shl_op" {  } { { "ALU/shl_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shl_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ror_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/ror_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_op " "Found entity 1: ror_op" {  } { { "ALU/ror_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/ror_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rol_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/rol_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_op " "Found entity 1: rol_op" {  } { { "ALU/rol_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/rol_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "ALU/or_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/or_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/not_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/not_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_op " "Found entity 1: not_op" {  } { { "ALU/not_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/not_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/neg_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/neg_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_op " "Found entity 1: neg_op" {  } { { "ALU/neg_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/neg_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mul_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mul_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/mul_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(13) " "Verilog HDL warning at div_op.v(13): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1711331718126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(14) " "Verilog HDL warning at div_op.v(14): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1711331718126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_op.v(12) " "Verilog HDL information at div_op.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711331718126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/div_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/div_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_op " "Found entity 1: div_op" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/b_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/b_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_cell " "Found entity 1: b_cell" {  } { { "ALU/b_cell.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/b_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "ALU/and_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/and_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_op " "Found entity 1: add_op" {  } { { "ALU/add_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/add_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff/con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff/con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "CON_FF/con_ff.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "RAM/memory.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/memory_custom.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/memory_custom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_custom " "Found entity 1: memory_custom" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711331718163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711331718163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniSRC " "Elaborating entity \"miniSRC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711331718225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff con_ff:branch_condition " "Elaborating entity \"con_ff\" for hierarchy \"con_ff:branch_condition\"" {  } { { "MINI_SRC/miniSRC.v" "branch_condition" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718228 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_condition con_ff.v(13) " "Verilog HDL Always Construct warning at con_ff.v(13): inferring latch(es) for variable \"branch_condition\", which holds its previous value in one or more paths through the always construct" {  } { { "CON_FF/con_ff.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711331718229 "|miniSRC|con_ff:branch_condition"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_condition\[0\] con_ff.v(13) " "Inferred latch for \"branch_condition\[0\]\" at con_ff.v(13)" {  } { { "CON_FF/con_ff.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718229 "|miniSRC|con_ff:branch_condition"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_condition\[1\] con_ff.v(13) " "Inferred latch for \"branch_condition\[1\]\" at con_ff.v(13)" {  } { { "CON_FF/con_ff.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718229 "|miniSRC|con_ff:branch_condition"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_condition\[2\] con_ff.v(13) " "Inferred latch for \"branch_condition\[2\]\" at con_ff.v(13)" {  } { { "CON_FF/con_ff.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718229 "|miniSRC|con_ff:branch_condition"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_condition\[3\] con_ff.v(13) " "Inferred latch for \"branch_condition\[3\]\" at con_ff.v(13)" {  } { { "CON_FF/con_ff.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718229 "|miniSRC|con_ff:branch_condition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop con_ff:branch_condition\|flip_flop:CON " "Elaborating entity \"flip_flop\" for hierarchy \"con_ff:branch_condition\|flip_flop:CON\"" {  } { { "CON_FF/con_ff.v" "CON" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/con_ff.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_gen register_gen:PC " "Elaborating entity \"register_gen\" for hierarchy \"register_gen:PC\"" {  } { { "MINI_SRC/miniSRC.v" "PC" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode select_encode:ir_encode_select " "Elaborating entity \"select_encode\" for hierarchy \"select_encode:ir_encode_select\"" {  } { { "MINI_SRC/miniSRC.v" "ir_encode_select" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_to_16 select_encode:ir_encode_select\|decoder_4_to_16:decoder_4_to_16_i " "Elaborating entity \"decoder_4_to_16\" for hierarchy \"select_encode:ir_encode_select\|decoder_4_to_16:decoder_4_to_16_i\"" {  } { { "CONT/select_encode.v" "decoder_4_to_16_i" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/select_encode.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_custom memory_custom:RAM " "Elaborating entity \"memory_custom\" for hierarchy \"memory_custom:RAM\"" {  } { { "MINI_SRC/miniSRC.v" "RAM" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718238 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "513 0 511 memory_custom.v(18) " "Verilog HDL warning at memory_custom.v(18): number of words (513) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1711331718242 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(1) " "Verilog HDL assignment warning at load_tb.hex(1): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718242 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(2) " "Verilog HDL assignment warning at load_tb.hex(2): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(3) " "Verilog HDL assignment warning at load_tb.hex(3): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(4) " "Verilog HDL assignment warning at load_tb.hex(4): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(5) " "Verilog HDL assignment warning at load_tb.hex(5): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(6) " "Verilog HDL assignment warning at load_tb.hex(6): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(7) " "Verilog HDL assignment warning at load_tb.hex(7): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(8) " "Verilog HDL assignment warning at load_tb.hex(8): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(9) " "Verilog HDL assignment warning at load_tb.hex(9): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(10) " "Verilog HDL assignment warning at load_tb.hex(10): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(11) " "Verilog HDL assignment warning at load_tb.hex(11): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(12) " "Verilog HDL assignment warning at load_tb.hex(12): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(13) " "Verilog HDL assignment warning at load_tb.hex(13): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(14) " "Verilog HDL assignment warning at load_tb.hex(14): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(15) " "Verilog HDL assignment warning at load_tb.hex(15): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(16) " "Verilog HDL assignment warning at load_tb.hex(16): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(17) " "Verilog HDL assignment warning at load_tb.hex(17): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(18) " "Verilog HDL assignment warning at load_tb.hex(18): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(19) " "Verilog HDL assignment warning at load_tb.hex(19): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(20) " "Verilog HDL assignment warning at load_tb.hex(20): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(21) " "Verilog HDL assignment warning at load_tb.hex(21): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(22) " "Verilog HDL assignment warning at load_tb.hex(22): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(23) " "Verilog HDL assignment warning at load_tb.hex(23): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(24) " "Verilog HDL assignment warning at load_tb.hex(24): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(25) " "Verilog HDL assignment warning at load_tb.hex(25): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(26) " "Verilog HDL assignment warning at load_tb.hex(26): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(27) " "Verilog HDL assignment warning at load_tb.hex(27): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(28) " "Verilog HDL assignment warning at load_tb.hex(28): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(29) " "Verilog HDL assignment warning at load_tb.hex(29): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(30) " "Verilog HDL assignment warning at load_tb.hex(30): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718243 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(31) " "Verilog HDL assignment warning at load_tb.hex(31): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(32) " "Verilog HDL assignment warning at load_tb.hex(32): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(33) " "Verilog HDL assignment warning at load_tb.hex(33): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(34) " "Verilog HDL assignment warning at load_tb.hex(34): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(35) " "Verilog HDL assignment warning at load_tb.hex(35): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(36) " "Verilog HDL assignment warning at load_tb.hex(36): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(37) " "Verilog HDL assignment warning at load_tb.hex(37): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(38) " "Verilog HDL assignment warning at load_tb.hex(38): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(39) " "Verilog HDL assignment warning at load_tb.hex(39): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(40) " "Verilog HDL assignment warning at load_tb.hex(40): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(41) " "Verilog HDL assignment warning at load_tb.hex(41): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(42) " "Verilog HDL assignment warning at load_tb.hex(42): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(43) " "Verilog HDL assignment warning at load_tb.hex(43): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(44) " "Verilog HDL assignment warning at load_tb.hex(44): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(45) " "Verilog HDL assignment warning at load_tb.hex(45): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(46) " "Verilog HDL assignment warning at load_tb.hex(46): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(47) " "Verilog HDL assignment warning at load_tb.hex(47): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(48) " "Verilog HDL assignment warning at load_tb.hex(48): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(49) " "Verilog HDL assignment warning at load_tb.hex(49): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(50) " "Verilog HDL assignment warning at load_tb.hex(50): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(51) " "Verilog HDL assignment warning at load_tb.hex(51): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(52) " "Verilog HDL assignment warning at load_tb.hex(52): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(53) " "Verilog HDL assignment warning at load_tb.hex(53): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(54) " "Verilog HDL assignment warning at load_tb.hex(54): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(55) " "Verilog HDL assignment warning at load_tb.hex(55): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(56) " "Verilog HDL assignment warning at load_tb.hex(56): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(57) " "Verilog HDL assignment warning at load_tb.hex(57): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(58) " "Verilog HDL assignment warning at load_tb.hex(58): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(59) " "Verilog HDL assignment warning at load_tb.hex(59): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(60) " "Verilog HDL assignment warning at load_tb.hex(60): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(61) " "Verilog HDL assignment warning at load_tb.hex(61): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(62) " "Verilog HDL assignment warning at load_tb.hex(62): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(63) " "Verilog HDL assignment warning at load_tb.hex(63): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(64) " "Verilog HDL assignment warning at load_tb.hex(64): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(65) " "Verilog HDL assignment warning at load_tb.hex(65): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(66) " "Verilog HDL assignment warning at load_tb.hex(66): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(67) " "Verilog HDL assignment warning at load_tb.hex(67): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(68) " "Verilog HDL assignment warning at load_tb.hex(68): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(69) " "Verilog HDL assignment warning at load_tb.hex(69): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(70) " "Verilog HDL assignment warning at load_tb.hex(70): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(71) " "Verilog HDL assignment warning at load_tb.hex(71): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(72) " "Verilog HDL assignment warning at load_tb.hex(72): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(73) " "Verilog HDL assignment warning at load_tb.hex(73): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(74) " "Verilog HDL assignment warning at load_tb.hex(74): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(75) " "Verilog HDL assignment warning at load_tb.hex(75): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718244 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(76) " "Verilog HDL assignment warning at load_tb.hex(76): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(77) " "Verilog HDL assignment warning at load_tb.hex(77): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(78) " "Verilog HDL assignment warning at load_tb.hex(78): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(79) " "Verilog HDL assignment warning at load_tb.hex(79): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(80) " "Verilog HDL assignment warning at load_tb.hex(80): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(81) " "Verilog HDL assignment warning at load_tb.hex(81): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(82) " "Verilog HDL assignment warning at load_tb.hex(82): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(83) " "Verilog HDL assignment warning at load_tb.hex(83): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(84) " "Verilog HDL assignment warning at load_tb.hex(84): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(85) " "Verilog HDL assignment warning at load_tb.hex(85): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(86) " "Verilog HDL assignment warning at load_tb.hex(86): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(87) " "Verilog HDL assignment warning at load_tb.hex(87): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(88) " "Verilog HDL assignment warning at load_tb.hex(88): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(89) " "Verilog HDL assignment warning at load_tb.hex(89): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(90) " "Verilog HDL assignment warning at load_tb.hex(90): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(91) " "Verilog HDL assignment warning at load_tb.hex(91): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(92) " "Verilog HDL assignment warning at load_tb.hex(92): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(93) " "Verilog HDL assignment warning at load_tb.hex(93): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(94) " "Verilog HDL assignment warning at load_tb.hex(94): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(95) " "Verilog HDL assignment warning at load_tb.hex(95): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(96) " "Verilog HDL assignment warning at load_tb.hex(96): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(97) " "Verilog HDL assignment warning at load_tb.hex(97): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(98) " "Verilog HDL assignment warning at load_tb.hex(98): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(99) " "Verilog HDL assignment warning at load_tb.hex(99): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(100) " "Verilog HDL assignment warning at load_tb.hex(100): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(101) " "Verilog HDL assignment warning at load_tb.hex(101): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(102) " "Verilog HDL assignment warning at load_tb.hex(102): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(103) " "Verilog HDL assignment warning at load_tb.hex(103): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(104) " "Verilog HDL assignment warning at load_tb.hex(104): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(105) " "Verilog HDL assignment warning at load_tb.hex(105): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(106) " "Verilog HDL assignment warning at load_tb.hex(106): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(107) " "Verilog HDL assignment warning at load_tb.hex(107): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(108) " "Verilog HDL assignment warning at load_tb.hex(108): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(109) " "Verilog HDL assignment warning at load_tb.hex(109): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(110) " "Verilog HDL assignment warning at load_tb.hex(110): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(111) " "Verilog HDL assignment warning at load_tb.hex(111): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(112) " "Verilog HDL assignment warning at load_tb.hex(112): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(113) " "Verilog HDL assignment warning at load_tb.hex(113): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(114) " "Verilog HDL assignment warning at load_tb.hex(114): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(115) " "Verilog HDL assignment warning at load_tb.hex(115): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(116) " "Verilog HDL assignment warning at load_tb.hex(116): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(117) " "Verilog HDL assignment warning at load_tb.hex(117): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(118) " "Verilog HDL assignment warning at load_tb.hex(118): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(119) " "Verilog HDL assignment warning at load_tb.hex(119): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718245 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(120) " "Verilog HDL assignment warning at load_tb.hex(120): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(121) " "Verilog HDL assignment warning at load_tb.hex(121): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(122) " "Verilog HDL assignment warning at load_tb.hex(122): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(123) " "Verilog HDL assignment warning at load_tb.hex(123): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(124) " "Verilog HDL assignment warning at load_tb.hex(124): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(125) " "Verilog HDL assignment warning at load_tb.hex(125): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(126) " "Verilog HDL assignment warning at load_tb.hex(126): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(127) " "Verilog HDL assignment warning at load_tb.hex(127): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(128) " "Verilog HDL assignment warning at load_tb.hex(128): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(129) " "Verilog HDL assignment warning at load_tb.hex(129): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(130) " "Verilog HDL assignment warning at load_tb.hex(130): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(131) " "Verilog HDL assignment warning at load_tb.hex(131): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(132) " "Verilog HDL assignment warning at load_tb.hex(132): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(133) " "Verilog HDL assignment warning at load_tb.hex(133): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(134) " "Verilog HDL assignment warning at load_tb.hex(134): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(135) " "Verilog HDL assignment warning at load_tb.hex(135): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(136) " "Verilog HDL assignment warning at load_tb.hex(136): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(137) " "Verilog HDL assignment warning at load_tb.hex(137): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(138) " "Verilog HDL assignment warning at load_tb.hex(138): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(139) " "Verilog HDL assignment warning at load_tb.hex(139): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(140) " "Verilog HDL assignment warning at load_tb.hex(140): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(141) " "Verilog HDL assignment warning at load_tb.hex(141): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(142) " "Verilog HDL assignment warning at load_tb.hex(142): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(143) " "Verilog HDL assignment warning at load_tb.hex(143): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(144) " "Verilog HDL assignment warning at load_tb.hex(144): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(145) " "Verilog HDL assignment warning at load_tb.hex(145): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(146) " "Verilog HDL assignment warning at load_tb.hex(146): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(147) " "Verilog HDL assignment warning at load_tb.hex(147): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(148) " "Verilog HDL assignment warning at load_tb.hex(148): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(149) " "Verilog HDL assignment warning at load_tb.hex(149): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(150) " "Verilog HDL assignment warning at load_tb.hex(150): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(151) " "Verilog HDL assignment warning at load_tb.hex(151): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(152) " "Verilog HDL assignment warning at load_tb.hex(152): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(153) " "Verilog HDL assignment warning at load_tb.hex(153): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(154) " "Verilog HDL assignment warning at load_tb.hex(154): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(155) " "Verilog HDL assignment warning at load_tb.hex(155): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(156) " "Verilog HDL assignment warning at load_tb.hex(156): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(157) " "Verilog HDL assignment warning at load_tb.hex(157): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(158) " "Verilog HDL assignment warning at load_tb.hex(158): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(159) " "Verilog HDL assignment warning at load_tb.hex(159): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(160) " "Verilog HDL assignment warning at load_tb.hex(160): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(161) " "Verilog HDL assignment warning at load_tb.hex(161): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(162) " "Verilog HDL assignment warning at load_tb.hex(162): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(163) " "Verilog HDL assignment warning at load_tb.hex(163): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718246 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(164) " "Verilog HDL assignment warning at load_tb.hex(164): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(165) " "Verilog HDL assignment warning at load_tb.hex(165): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(166) " "Verilog HDL assignment warning at load_tb.hex(166): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(167) " "Verilog HDL assignment warning at load_tb.hex(167): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(168) " "Verilog HDL assignment warning at load_tb.hex(168): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(169) " "Verilog HDL assignment warning at load_tb.hex(169): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(170) " "Verilog HDL assignment warning at load_tb.hex(170): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(171) " "Verilog HDL assignment warning at load_tb.hex(171): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(172) " "Verilog HDL assignment warning at load_tb.hex(172): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(173) " "Verilog HDL assignment warning at load_tb.hex(173): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(174) " "Verilog HDL assignment warning at load_tb.hex(174): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(175) " "Verilog HDL assignment warning at load_tb.hex(175): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(176) " "Verilog HDL assignment warning at load_tb.hex(176): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(177) " "Verilog HDL assignment warning at load_tb.hex(177): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(178) " "Verilog HDL assignment warning at load_tb.hex(178): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(179) " "Verilog HDL assignment warning at load_tb.hex(179): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(180) " "Verilog HDL assignment warning at load_tb.hex(180): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(181) " "Verilog HDL assignment warning at load_tb.hex(181): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(182) " "Verilog HDL assignment warning at load_tb.hex(182): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(183) " "Verilog HDL assignment warning at load_tb.hex(183): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(184) " "Verilog HDL assignment warning at load_tb.hex(184): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(185) " "Verilog HDL assignment warning at load_tb.hex(185): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(186) " "Verilog HDL assignment warning at load_tb.hex(186): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(187) " "Verilog HDL assignment warning at load_tb.hex(187): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(188) " "Verilog HDL assignment warning at load_tb.hex(188): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(189) " "Verilog HDL assignment warning at load_tb.hex(189): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(190) " "Verilog HDL assignment warning at load_tb.hex(190): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(191) " "Verilog HDL assignment warning at load_tb.hex(191): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(192) " "Verilog HDL assignment warning at load_tb.hex(192): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(193) " "Verilog HDL assignment warning at load_tb.hex(193): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(194) " "Verilog HDL assignment warning at load_tb.hex(194): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(195) " "Verilog HDL assignment warning at load_tb.hex(195): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(196) " "Verilog HDL assignment warning at load_tb.hex(196): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(197) " "Verilog HDL assignment warning at load_tb.hex(197): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(198) " "Verilog HDL assignment warning at load_tb.hex(198): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(199) " "Verilog HDL assignment warning at load_tb.hex(199): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(200) " "Verilog HDL assignment warning at load_tb.hex(200): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(201) " "Verilog HDL assignment warning at load_tb.hex(201): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(202) " "Verilog HDL assignment warning at load_tb.hex(202): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(203) " "Verilog HDL assignment warning at load_tb.hex(203): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(204) " "Verilog HDL assignment warning at load_tb.hex(204): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(205) " "Verilog HDL assignment warning at load_tb.hex(205): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(206) " "Verilog HDL assignment warning at load_tb.hex(206): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(207) " "Verilog HDL assignment warning at load_tb.hex(207): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718247 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(208) " "Verilog HDL assignment warning at load_tb.hex(208): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(209) " "Verilog HDL assignment warning at load_tb.hex(209): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(210) " "Verilog HDL assignment warning at load_tb.hex(210): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(211) " "Verilog HDL assignment warning at load_tb.hex(211): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(212) " "Verilog HDL assignment warning at load_tb.hex(212): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(213) " "Verilog HDL assignment warning at load_tb.hex(213): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(214) " "Verilog HDL assignment warning at load_tb.hex(214): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(215) " "Verilog HDL assignment warning at load_tb.hex(215): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(216) " "Verilog HDL assignment warning at load_tb.hex(216): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(217) " "Verilog HDL assignment warning at load_tb.hex(217): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(218) " "Verilog HDL assignment warning at load_tb.hex(218): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(219) " "Verilog HDL assignment warning at load_tb.hex(219): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(220) " "Verilog HDL assignment warning at load_tb.hex(220): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(221) " "Verilog HDL assignment warning at load_tb.hex(221): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(222) " "Verilog HDL assignment warning at load_tb.hex(222): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(223) " "Verilog HDL assignment warning at load_tb.hex(223): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(224) " "Verilog HDL assignment warning at load_tb.hex(224): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(225) " "Verilog HDL assignment warning at load_tb.hex(225): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(226) " "Verilog HDL assignment warning at load_tb.hex(226): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(227) " "Verilog HDL assignment warning at load_tb.hex(227): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(228) " "Verilog HDL assignment warning at load_tb.hex(228): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(229) " "Verilog HDL assignment warning at load_tb.hex(229): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(230) " "Verilog HDL assignment warning at load_tb.hex(230): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(231) " "Verilog HDL assignment warning at load_tb.hex(231): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(232) " "Verilog HDL assignment warning at load_tb.hex(232): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(233) " "Verilog HDL assignment warning at load_tb.hex(233): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(234) " "Verilog HDL assignment warning at load_tb.hex(234): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(235) " "Verilog HDL assignment warning at load_tb.hex(235): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(236) " "Verilog HDL assignment warning at load_tb.hex(236): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(237) " "Verilog HDL assignment warning at load_tb.hex(237): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(238) " "Verilog HDL assignment warning at load_tb.hex(238): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(239) " "Verilog HDL assignment warning at load_tb.hex(239): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(240) " "Verilog HDL assignment warning at load_tb.hex(240): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(241) " "Verilog HDL assignment warning at load_tb.hex(241): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(242) " "Verilog HDL assignment warning at load_tb.hex(242): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(243) " "Verilog HDL assignment warning at load_tb.hex(243): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(244) " "Verilog HDL assignment warning at load_tb.hex(244): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(245) " "Verilog HDL assignment warning at load_tb.hex(245): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(246) " "Verilog HDL assignment warning at load_tb.hex(246): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(247) " "Verilog HDL assignment warning at load_tb.hex(247): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(248) " "Verilog HDL assignment warning at load_tb.hex(248): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(249) " "Verilog HDL assignment warning at load_tb.hex(249): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(250) " "Verilog HDL assignment warning at load_tb.hex(250): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718248 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(251) " "Verilog HDL assignment warning at load_tb.hex(251): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(252) " "Verilog HDL assignment warning at load_tb.hex(252): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(253) " "Verilog HDL assignment warning at load_tb.hex(253): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(254) " "Verilog HDL assignment warning at load_tb.hex(254): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(255) " "Verilog HDL assignment warning at load_tb.hex(255): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(256) " "Verilog HDL assignment warning at load_tb.hex(256): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(257) " "Verilog HDL assignment warning at load_tb.hex(257): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(258) " "Verilog HDL assignment warning at load_tb.hex(258): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(259) " "Verilog HDL assignment warning at load_tb.hex(259): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(260) " "Verilog HDL assignment warning at load_tb.hex(260): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(261) " "Verilog HDL assignment warning at load_tb.hex(261): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(262) " "Verilog HDL assignment warning at load_tb.hex(262): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(263) " "Verilog HDL assignment warning at load_tb.hex(263): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(264) " "Verilog HDL assignment warning at load_tb.hex(264): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(265) " "Verilog HDL assignment warning at load_tb.hex(265): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(266) " "Verilog HDL assignment warning at load_tb.hex(266): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(267) " "Verilog HDL assignment warning at load_tb.hex(267): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(268) " "Verilog HDL assignment warning at load_tb.hex(268): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(269) " "Verilog HDL assignment warning at load_tb.hex(269): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(270) " "Verilog HDL assignment warning at load_tb.hex(270): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(271) " "Verilog HDL assignment warning at load_tb.hex(271): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(272) " "Verilog HDL assignment warning at load_tb.hex(272): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(273) " "Verilog HDL assignment warning at load_tb.hex(273): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(274) " "Verilog HDL assignment warning at load_tb.hex(274): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(275) " "Verilog HDL assignment warning at load_tb.hex(275): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(276) " "Verilog HDL assignment warning at load_tb.hex(276): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(277) " "Verilog HDL assignment warning at load_tb.hex(277): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(278) " "Verilog HDL assignment warning at load_tb.hex(278): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(279) " "Verilog HDL assignment warning at load_tb.hex(279): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(280) " "Verilog HDL assignment warning at load_tb.hex(280): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(281) " "Verilog HDL assignment warning at load_tb.hex(281): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(282) " "Verilog HDL assignment warning at load_tb.hex(282): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(283) " "Verilog HDL assignment warning at load_tb.hex(283): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(284) " "Verilog HDL assignment warning at load_tb.hex(284): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(285) " "Verilog HDL assignment warning at load_tb.hex(285): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(286) " "Verilog HDL assignment warning at load_tb.hex(286): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(287) " "Verilog HDL assignment warning at load_tb.hex(287): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(288) " "Verilog HDL assignment warning at load_tb.hex(288): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(289) " "Verilog HDL assignment warning at load_tb.hex(289): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(290) " "Verilog HDL assignment warning at load_tb.hex(290): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(291) " "Verilog HDL assignment warning at load_tb.hex(291): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(292) " "Verilog HDL assignment warning at load_tb.hex(292): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(293) " "Verilog HDL assignment warning at load_tb.hex(293): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(294) " "Verilog HDL assignment warning at load_tb.hex(294): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(295) " "Verilog HDL assignment warning at load_tb.hex(295): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718249 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(296) " "Verilog HDL assignment warning at load_tb.hex(296): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(297) " "Verilog HDL assignment warning at load_tb.hex(297): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(298) " "Verilog HDL assignment warning at load_tb.hex(298): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(299) " "Verilog HDL assignment warning at load_tb.hex(299): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(300) " "Verilog HDL assignment warning at load_tb.hex(300): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(301) " "Verilog HDL assignment warning at load_tb.hex(301): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(302) " "Verilog HDL assignment warning at load_tb.hex(302): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(303) " "Verilog HDL assignment warning at load_tb.hex(303): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(304) " "Verilog HDL assignment warning at load_tb.hex(304): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(305) " "Verilog HDL assignment warning at load_tb.hex(305): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(306) " "Verilog HDL assignment warning at load_tb.hex(306): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(307) " "Verilog HDL assignment warning at load_tb.hex(307): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(308) " "Verilog HDL assignment warning at load_tb.hex(308): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(309) " "Verilog HDL assignment warning at load_tb.hex(309): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(310) " "Verilog HDL assignment warning at load_tb.hex(310): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(311) " "Verilog HDL assignment warning at load_tb.hex(311): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(312) " "Verilog HDL assignment warning at load_tb.hex(312): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(313) " "Verilog HDL assignment warning at load_tb.hex(313): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(314) " "Verilog HDL assignment warning at load_tb.hex(314): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(315) " "Verilog HDL assignment warning at load_tb.hex(315): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(316) " "Verilog HDL assignment warning at load_tb.hex(316): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(317) " "Verilog HDL assignment warning at load_tb.hex(317): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(318) " "Verilog HDL assignment warning at load_tb.hex(318): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(319) " "Verilog HDL assignment warning at load_tb.hex(319): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(320) " "Verilog HDL assignment warning at load_tb.hex(320): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(321) " "Verilog HDL assignment warning at load_tb.hex(321): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(322) " "Verilog HDL assignment warning at load_tb.hex(322): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(323) " "Verilog HDL assignment warning at load_tb.hex(323): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(324) " "Verilog HDL assignment warning at load_tb.hex(324): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(325) " "Verilog HDL assignment warning at load_tb.hex(325): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(326) " "Verilog HDL assignment warning at load_tb.hex(326): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(327) " "Verilog HDL assignment warning at load_tb.hex(327): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(328) " "Verilog HDL assignment warning at load_tb.hex(328): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(329) " "Verilog HDL assignment warning at load_tb.hex(329): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(330) " "Verilog HDL assignment warning at load_tb.hex(330): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(331) " "Verilog HDL assignment warning at load_tb.hex(331): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(332) " "Verilog HDL assignment warning at load_tb.hex(332): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(333) " "Verilog HDL assignment warning at load_tb.hex(333): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(334) " "Verilog HDL assignment warning at load_tb.hex(334): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(335) " "Verilog HDL assignment warning at load_tb.hex(335): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(336) " "Verilog HDL assignment warning at load_tb.hex(336): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(337) " "Verilog HDL assignment warning at load_tb.hex(337): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(338) " "Verilog HDL assignment warning at load_tb.hex(338): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718250 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(339) " "Verilog HDL assignment warning at load_tb.hex(339): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(340) " "Verilog HDL assignment warning at load_tb.hex(340): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(341) " "Verilog HDL assignment warning at load_tb.hex(341): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(342) " "Verilog HDL assignment warning at load_tb.hex(342): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(343) " "Verilog HDL assignment warning at load_tb.hex(343): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(344) " "Verilog HDL assignment warning at load_tb.hex(344): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(345) " "Verilog HDL assignment warning at load_tb.hex(345): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(346) " "Verilog HDL assignment warning at load_tb.hex(346): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(347) " "Verilog HDL assignment warning at load_tb.hex(347): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(348) " "Verilog HDL assignment warning at load_tb.hex(348): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(349) " "Verilog HDL assignment warning at load_tb.hex(349): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(350) " "Verilog HDL assignment warning at load_tb.hex(350): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(351) " "Verilog HDL assignment warning at load_tb.hex(351): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(352) " "Verilog HDL assignment warning at load_tb.hex(352): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(353) " "Verilog HDL assignment warning at load_tb.hex(353): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(354) " "Verilog HDL assignment warning at load_tb.hex(354): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(355) " "Verilog HDL assignment warning at load_tb.hex(355): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(356) " "Verilog HDL assignment warning at load_tb.hex(356): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(357) " "Verilog HDL assignment warning at load_tb.hex(357): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(358) " "Verilog HDL assignment warning at load_tb.hex(358): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(359) " "Verilog HDL assignment warning at load_tb.hex(359): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(360) " "Verilog HDL assignment warning at load_tb.hex(360): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(361) " "Verilog HDL assignment warning at load_tb.hex(361): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(362) " "Verilog HDL assignment warning at load_tb.hex(362): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(363) " "Verilog HDL assignment warning at load_tb.hex(363): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(364) " "Verilog HDL assignment warning at load_tb.hex(364): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(365) " "Verilog HDL assignment warning at load_tb.hex(365): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(366) " "Verilog HDL assignment warning at load_tb.hex(366): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(367) " "Verilog HDL assignment warning at load_tb.hex(367): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(368) " "Verilog HDL assignment warning at load_tb.hex(368): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(369) " "Verilog HDL assignment warning at load_tb.hex(369): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(370) " "Verilog HDL assignment warning at load_tb.hex(370): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(371) " "Verilog HDL assignment warning at load_tb.hex(371): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(372) " "Verilog HDL assignment warning at load_tb.hex(372): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(373) " "Verilog HDL assignment warning at load_tb.hex(373): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(374) " "Verilog HDL assignment warning at load_tb.hex(374): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(375) " "Verilog HDL assignment warning at load_tb.hex(375): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(376) " "Verilog HDL assignment warning at load_tb.hex(376): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(377) " "Verilog HDL assignment warning at load_tb.hex(377): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(378) " "Verilog HDL assignment warning at load_tb.hex(378): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(379) " "Verilog HDL assignment warning at load_tb.hex(379): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(380) " "Verilog HDL assignment warning at load_tb.hex(380): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718251 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(381) " "Verilog HDL assignment warning at load_tb.hex(381): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(382) " "Verilog HDL assignment warning at load_tb.hex(382): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(383) " "Verilog HDL assignment warning at load_tb.hex(383): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(384) " "Verilog HDL assignment warning at load_tb.hex(384): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(385) " "Verilog HDL assignment warning at load_tb.hex(385): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(386) " "Verilog HDL assignment warning at load_tb.hex(386): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(387) " "Verilog HDL assignment warning at load_tb.hex(387): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(388) " "Verilog HDL assignment warning at load_tb.hex(388): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(389) " "Verilog HDL assignment warning at load_tb.hex(389): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(390) " "Verilog HDL assignment warning at load_tb.hex(390): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(391) " "Verilog HDL assignment warning at load_tb.hex(391): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(392) " "Verilog HDL assignment warning at load_tb.hex(392): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(393) " "Verilog HDL assignment warning at load_tb.hex(393): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(394) " "Verilog HDL assignment warning at load_tb.hex(394): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(395) " "Verilog HDL assignment warning at load_tb.hex(395): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(396) " "Verilog HDL assignment warning at load_tb.hex(396): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(397) " "Verilog HDL assignment warning at load_tb.hex(397): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(398) " "Verilog HDL assignment warning at load_tb.hex(398): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(399) " "Verilog HDL assignment warning at load_tb.hex(399): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(400) " "Verilog HDL assignment warning at load_tb.hex(400): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(401) " "Verilog HDL assignment warning at load_tb.hex(401): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(402) " "Verilog HDL assignment warning at load_tb.hex(402): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(403) " "Verilog HDL assignment warning at load_tb.hex(403): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(404) " "Verilog HDL assignment warning at load_tb.hex(404): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(405) " "Verilog HDL assignment warning at load_tb.hex(405): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(406) " "Verilog HDL assignment warning at load_tb.hex(406): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(407) " "Verilog HDL assignment warning at load_tb.hex(407): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(408) " "Verilog HDL assignment warning at load_tb.hex(408): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(409) " "Verilog HDL assignment warning at load_tb.hex(409): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(410) " "Verilog HDL assignment warning at load_tb.hex(410): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(411) " "Verilog HDL assignment warning at load_tb.hex(411): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(412) " "Verilog HDL assignment warning at load_tb.hex(412): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(413) " "Verilog HDL assignment warning at load_tb.hex(413): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(414) " "Verilog HDL assignment warning at load_tb.hex(414): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(415) " "Verilog HDL assignment warning at load_tb.hex(415): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(416) " "Verilog HDL assignment warning at load_tb.hex(416): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(417) " "Verilog HDL assignment warning at load_tb.hex(417): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(418) " "Verilog HDL assignment warning at load_tb.hex(418): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(419) " "Verilog HDL assignment warning at load_tb.hex(419): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(420) " "Verilog HDL assignment warning at load_tb.hex(420): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(421) " "Verilog HDL assignment warning at load_tb.hex(421): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(422) " "Verilog HDL assignment warning at load_tb.hex(422): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(423) " "Verilog HDL assignment warning at load_tb.hex(423): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718252 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(424) " "Verilog HDL assignment warning at load_tb.hex(424): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(425) " "Verilog HDL assignment warning at load_tb.hex(425): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(426) " "Verilog HDL assignment warning at load_tb.hex(426): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(427) " "Verilog HDL assignment warning at load_tb.hex(427): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(428) " "Verilog HDL assignment warning at load_tb.hex(428): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(429) " "Verilog HDL assignment warning at load_tb.hex(429): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(430) " "Verilog HDL assignment warning at load_tb.hex(430): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(431) " "Verilog HDL assignment warning at load_tb.hex(431): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(432) " "Verilog HDL assignment warning at load_tb.hex(432): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(433) " "Verilog HDL assignment warning at load_tb.hex(433): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(434) " "Verilog HDL assignment warning at load_tb.hex(434): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(435) " "Verilog HDL assignment warning at load_tb.hex(435): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(436) " "Verilog HDL assignment warning at load_tb.hex(436): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(437) " "Verilog HDL assignment warning at load_tb.hex(437): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(438) " "Verilog HDL assignment warning at load_tb.hex(438): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(439) " "Verilog HDL assignment warning at load_tb.hex(439): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(440) " "Verilog HDL assignment warning at load_tb.hex(440): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(441) " "Verilog HDL assignment warning at load_tb.hex(441): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(442) " "Verilog HDL assignment warning at load_tb.hex(442): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(443) " "Verilog HDL assignment warning at load_tb.hex(443): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(444) " "Verilog HDL assignment warning at load_tb.hex(444): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(445) " "Verilog HDL assignment warning at load_tb.hex(445): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(446) " "Verilog HDL assignment warning at load_tb.hex(446): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(447) " "Verilog HDL assignment warning at load_tb.hex(447): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(448) " "Verilog HDL assignment warning at load_tb.hex(448): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(449) " "Verilog HDL assignment warning at load_tb.hex(449): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(450) " "Verilog HDL assignment warning at load_tb.hex(450): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(451) " "Verilog HDL assignment warning at load_tb.hex(451): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(452) " "Verilog HDL assignment warning at load_tb.hex(452): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(453) " "Verilog HDL assignment warning at load_tb.hex(453): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(454) " "Verilog HDL assignment warning at load_tb.hex(454): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(455) " "Verilog HDL assignment warning at load_tb.hex(455): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(456) " "Verilog HDL assignment warning at load_tb.hex(456): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(457) " "Verilog HDL assignment warning at load_tb.hex(457): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(458) " "Verilog HDL assignment warning at load_tb.hex(458): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(459) " "Verilog HDL assignment warning at load_tb.hex(459): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(460) " "Verilog HDL assignment warning at load_tb.hex(460): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(461) " "Verilog HDL assignment warning at load_tb.hex(461): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(462) " "Verilog HDL assignment warning at load_tb.hex(462): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(463) " "Verilog HDL assignment warning at load_tb.hex(463): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(464) " "Verilog HDL assignment warning at load_tb.hex(464): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(465) " "Verilog HDL assignment warning at load_tb.hex(465): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(466) " "Verilog HDL assignment warning at load_tb.hex(466): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718253 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(467) " "Verilog HDL assignment warning at load_tb.hex(467): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(468) " "Verilog HDL assignment warning at load_tb.hex(468): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(469) " "Verilog HDL assignment warning at load_tb.hex(469): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(470) " "Verilog HDL assignment warning at load_tb.hex(470): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(471) " "Verilog HDL assignment warning at load_tb.hex(471): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(472) " "Verilog HDL assignment warning at load_tb.hex(472): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(473) " "Verilog HDL assignment warning at load_tb.hex(473): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(474) " "Verilog HDL assignment warning at load_tb.hex(474): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(475) " "Verilog HDL assignment warning at load_tb.hex(475): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(476) " "Verilog HDL assignment warning at load_tb.hex(476): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(477) " "Verilog HDL assignment warning at load_tb.hex(477): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(478) " "Verilog HDL assignment warning at load_tb.hex(478): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(479) " "Verilog HDL assignment warning at load_tb.hex(479): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(480) " "Verilog HDL assignment warning at load_tb.hex(480): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(481) " "Verilog HDL assignment warning at load_tb.hex(481): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(482) " "Verilog HDL assignment warning at load_tb.hex(482): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(483) " "Verilog HDL assignment warning at load_tb.hex(483): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(484) " "Verilog HDL assignment warning at load_tb.hex(484): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(485) " "Verilog HDL assignment warning at load_tb.hex(485): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(486) " "Verilog HDL assignment warning at load_tb.hex(486): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(487) " "Verilog HDL assignment warning at load_tb.hex(487): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(488) " "Verilog HDL assignment warning at load_tb.hex(488): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(489) " "Verilog HDL assignment warning at load_tb.hex(489): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(490) " "Verilog HDL assignment warning at load_tb.hex(490): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(491) " "Verilog HDL assignment warning at load_tb.hex(491): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(492) " "Verilog HDL assignment warning at load_tb.hex(492): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(493) " "Verilog HDL assignment warning at load_tb.hex(493): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(494) " "Verilog HDL assignment warning at load_tb.hex(494): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(495) " "Verilog HDL assignment warning at load_tb.hex(495): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(496) " "Verilog HDL assignment warning at load_tb.hex(496): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(497) " "Verilog HDL assignment warning at load_tb.hex(497): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(498) " "Verilog HDL assignment warning at load_tb.hex(498): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(499) " "Verilog HDL assignment warning at load_tb.hex(499): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(500) " "Verilog HDL assignment warning at load_tb.hex(500): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(501) " "Verilog HDL assignment warning at load_tb.hex(501): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(502) " "Verilog HDL assignment warning at load_tb.hex(502): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(503) " "Verilog HDL assignment warning at load_tb.hex(503): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(504) " "Verilog HDL assignment warning at load_tb.hex(504): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(505) " "Verilog HDL assignment warning at load_tb.hex(505): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(506) " "Verilog HDL assignment warning at load_tb.hex(506): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(507) " "Verilog HDL assignment warning at load_tb.hex(507): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(508) " "Verilog HDL assignment warning at load_tb.hex(508): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(509) " "Verilog HDL assignment warning at load_tb.hex(509): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(510) " "Verilog HDL assignment warning at load_tb.hex(510): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718254 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(511) " "Verilog HDL assignment warning at load_tb.hex(511): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718255 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 load_tb.hex(512) " "Verilog HDL assignment warning at load_tb.hex(512): truncated value with size 72 to match size of target (32)" {  } { { "RAM/load_tb.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/load_tb.hex" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718255 "|miniSRC|memory_custom:RAM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out memory_custom.v(33) " "Verilog HDL Always Construct warning at memory_custom.v(33): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711331718257 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory_custom.v(33) " "Inferred latch for \"data_out\[0\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory_custom.v(33) " "Inferred latch for \"data_out\[1\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory_custom.v(33) " "Inferred latch for \"data_out\[2\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory_custom.v(33) " "Inferred latch for \"data_out\[3\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory_custom.v(33) " "Inferred latch for \"data_out\[4\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory_custom.v(33) " "Inferred latch for \"data_out\[5\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory_custom.v(33) " "Inferred latch for \"data_out\[6\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory_custom.v(33) " "Inferred latch for \"data_out\[7\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] memory_custom.v(33) " "Inferred latch for \"data_out\[8\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] memory_custom.v(33) " "Inferred latch for \"data_out\[9\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] memory_custom.v(33) " "Inferred latch for \"data_out\[10\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] memory_custom.v(33) " "Inferred latch for \"data_out\[11\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] memory_custom.v(33) " "Inferred latch for \"data_out\[12\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] memory_custom.v(33) " "Inferred latch for \"data_out\[13\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] memory_custom.v(33) " "Inferred latch for \"data_out\[14\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] memory_custom.v(33) " "Inferred latch for \"data_out\[15\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] memory_custom.v(33) " "Inferred latch for \"data_out\[16\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] memory_custom.v(33) " "Inferred latch for \"data_out\[17\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] memory_custom.v(33) " "Inferred latch for \"data_out\[18\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718260 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] memory_custom.v(33) " "Inferred latch for \"data_out\[19\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] memory_custom.v(33) " "Inferred latch for \"data_out\[20\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] memory_custom.v(33) " "Inferred latch for \"data_out\[21\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] memory_custom.v(33) " "Inferred latch for \"data_out\[22\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] memory_custom.v(33) " "Inferred latch for \"data_out\[23\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] memory_custom.v(33) " "Inferred latch for \"data_out\[24\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] memory_custom.v(33) " "Inferred latch for \"data_out\[25\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] memory_custom.v(33) " "Inferred latch for \"data_out\[26\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] memory_custom.v(33) " "Inferred latch for \"data_out\[27\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] memory_custom.v(33) " "Inferred latch for \"data_out\[28\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] memory_custom.v(33) " "Inferred latch for \"data_out\[29\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] memory_custom.v(33) " "Inferred latch for \"data_out\[30\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] memory_custom.v(33) " "Inferred latch for \"data_out\[31\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711331718261 "|miniSRC|memory_custom:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:MDRMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:MDRMux\"" {  } { { "MINI_SRC/miniSRC.v" "MDRMux" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DUT " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DUT\"" {  } { { "MINI_SRC/miniSRC.v" "DUT" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 Datapath:DUT\|encoder_32_to_5:BusEncoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"Datapath:DUT\|encoder_32_to_5:BusEncoder\"" {  } { { "MINI_SRC/Datapath.v" "BusEncoder" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1 Datapath:DUT\|mux_32_to_1:busMux " "Elaborating entity \"mux_32_to_1\" for hierarchy \"Datapath:DUT\|mux_32_to_1:busMux\"" {  } { { "MINI_SRC/Datapath.v" "busMux" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:DUT\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"Datapath:DUT\|alu:ALU\"" {  } { { "MINI_SRC/Datapath.v" "ALU" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncPC Datapath:DUT\|alu:ALU\|IncPC:pc_inc " "Elaborating entity \"IncPC\" for hierarchy \"Datapath:DUT\|alu:ALU\|IncPC:pc_inc\"" {  } { { "ALU/alu.v" "pc_inc" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_op Datapath:DUT\|alu:ALU\|add_op:add " "Elaborating entity \"add_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|add_op:add\"" {  } { { "ALU/alu.v" "add" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_cell Datapath:DUT\|alu:ALU\|add_op:add\|b_cell:gen_sum\[0\].b_cell_i " "Elaborating entity \"b_cell\" for hierarchy \"Datapath:DUT\|alu:ALU\|add_op:add\|b_cell:gen_sum\[0\].b_cell_i\"" {  } { { "ALU/add_op.v" "gen_sum\[0\].b_cell_i" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/add_op.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_op Datapath:DUT\|alu:ALU\|sub_op:sub " "Elaborating entity \"sub_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|sub_op:sub\"" {  } { { "ALU/alu.v" "sub" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_op Datapath:DUT\|alu:ALU\|mul_op:dul " "Elaborating entity \"mul_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|mul_op:dul\"" {  } { { "ALU/alu.v" "dul" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718389 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(22) " "Verilog HDL Case Statement warning at mul_op.v(22): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/mul_op.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711331718391 "|miniSRC|Datapath:DUT|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(23) " "Verilog HDL Case Statement warning at mul_op.v(23): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/mul_op.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711331718391 "|miniSRC|Datapath:DUT|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(25) " "Verilog HDL Case Statement warning at mul_op.v(25): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/mul_op.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711331718391 "|miniSRC|Datapath:DUT|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 mul_op.v(30) " "Verilog HDL assignment warning at mul_op.v(30): truncated value with size 66 to match size of target (64)" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/mul_op.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711331718391 "|miniSRC|Datapath:DUT|alu:ALU|mul_op:dul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_op Datapath:DUT\|alu:ALU\|div_op:div " "Elaborating entity \"div_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|div_op:div\"" {  } { { "ALU/alu.v" "div" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718393 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711331718395 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "combined div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"combined\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711331718395 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"negative\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711331718395 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "subtract div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"subtract\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711331718395 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711331718395 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr_op Datapath:DUT\|alu:ALU\|shr_op:shr " "Elaborating entity \"shr_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|shr_op:shr\"" {  } { { "ALU/alu.v" "shr" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra_op Datapath:DUT\|alu:ALU\|shra_op:shra " "Elaborating entity \"shra_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|shra_op:shra\"" {  } { { "ALU/alu.v" "shra" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_op Datapath:DUT\|alu:ALU\|shl_op:shl " "Elaborating entity \"shl_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|shl_op:shl\"" {  } { { "ALU/alu.v" "shl" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror_op Datapath:DUT\|alu:ALU\|ror_op:ror " "Elaborating entity \"ror_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|ror_op:ror\"" {  } { { "ALU/alu.v" "ror" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol_op Datapath:DUT\|alu:ALU\|rol_op:aol " "Elaborating entity \"rol_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|rol_op:aol\"" {  } { { "ALU/alu.v" "aol" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op Datapath:DUT\|alu:ALU\|and_op:and_ " "Elaborating entity \"and_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|and_op:and_\"" {  } { { "ALU/alu.v" "and_" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_op Datapath:DUT\|alu:ALU\|or_op:or_ " "Elaborating entity \"or_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|or_op:or_\"" {  } { { "ALU/alu.v" "or_" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_op Datapath:DUT\|alu:ALU\|neg_op:neg " "Elaborating entity \"neg_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|neg_op:neg\"" {  } { { "ALU/alu.v" "neg" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_op Datapath:DUT\|alu:ALU\|not_op:not_ " "Elaborating entity \"not_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|not_op:not_\"" {  } { { "ALU/alu.v" "not_" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711331718415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/output_files/Phase2_project.map.smsg " "Generated suppressed messages file C:/Users/19tja3/Documents/374/Phase2/QuartusProject/output_files/Phase2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711331718579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 525 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 525 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711331718587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 24 21:55:18 2024 " "Processing ended: Sun Mar 24 21:55:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711331718587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711331718587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711331718587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711331718587 ""}
