#! /home/karina/miniconda3/envs/ambiente_verilog/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/home/karina/miniconda3/envs/ambiente_verilog/lib/ivl/system.vpi";
:vpi_module "/home/karina/miniconda3/envs/ambiente_verilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/karina/miniconda3/envs/ambiente_verilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/karina/miniconda3/envs/ambiente_verilog/lib/ivl/v2005_math.vpi";
:vpi_module "/home/karina/miniconda3/envs/ambiente_verilog/lib/ivl/va_math.vpi";
S_0x7fffc78b0d90 .scope module, "FullAdder_tb" "FullAdder_tb" 2 3;
 .timescale -9 -11;
v0x7fffc7901860_0 .var "A", 0 0;
v0x7fffc7901920_0 .var "B", 0 0;
v0x7fffc79019c0_0 .var "Cin", 0 0;
v0x7fffc7901a90_0 .net "Cout", 0 0, L_0x7fffc7902240;  1 drivers
v0x7fffc7901b60_0 .net "Y", 0 0, L_0x7fffc7901d40;  1 drivers
S_0x7fffc78b0f20 .scope module, "DUT" "FullAdder" 2 11, 3 1 0, S_0x7fffc78b0d90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fffc7901c00 .functor XOR 1, v0x7fffc7901860_0, v0x7fffc7901920_0, C4<0>, C4<0>;
L_0x7fffc7901d40 .functor XOR 1, L_0x7fffc7901c00, v0x7fffc79019c0_0, C4<0>, C4<0>;
L_0x7fffc7901ea0 .functor AND 1, v0x7fffc7901920_0, v0x7fffc79019c0_0, C4<1>, C4<1>;
L_0x7fffc7901f10 .functor AND 1, v0x7fffc7901860_0, v0x7fffc79019c0_0, C4<1>, C4<1>;
L_0x7fffc7901fb0 .functor OR 1, L_0x7fffc7901ea0, L_0x7fffc7901f10, C4<0>, C4<0>;
L_0x7fffc7902070 .functor AND 1, v0x7fffc7901860_0, v0x7fffc7901920_0, C4<1>, C4<1>;
L_0x7fffc7902240 .functor OR 1, L_0x7fffc7901fb0, L_0x7fffc7902070, C4<0>, C4<0>;
v0x7fffc78b10b0_0 .net "A", 0 0, v0x7fffc7901860_0;  1 drivers
v0x7fffc7901030_0 .net "B", 0 0, v0x7fffc7901920_0;  1 drivers
v0x7fffc79010f0_0 .net "Cin", 0 0, v0x7fffc79019c0_0;  1 drivers
v0x7fffc7901190_0 .net "Cout", 0 0, L_0x7fffc7902240;  alias, 1 drivers
v0x7fffc7901250_0 .net "Y", 0 0, L_0x7fffc7901d40;  alias, 1 drivers
v0x7fffc7901360_0 .net *"_ivl_0", 0 0, L_0x7fffc7901c00;  1 drivers
v0x7fffc7901440_0 .net *"_ivl_10", 0 0, L_0x7fffc7902070;  1 drivers
v0x7fffc7901520_0 .net *"_ivl_4", 0 0, L_0x7fffc7901ea0;  1 drivers
v0x7fffc7901600_0 .net *"_ivl_6", 0 0, L_0x7fffc7901f10;  1 drivers
v0x7fffc79016e0_0 .net *"_ivl_8", 0 0, L_0x7fffc7901fb0;  1 drivers
    .scope S_0x7fffc78b0d90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc7901860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc7901920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc79019c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc7901860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc7901920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc79019c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc7901860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc7901920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc79019c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc7901860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc7901920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc79019c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc7901860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc7901920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc79019c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc7901860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc7901920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc79019c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc7901860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc7901920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc79019c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc7901860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc7901920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc79019c0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fffc78b0d90;
T_1 ;
    %vpi_call 2 33 "$display", "A B Cin || Y Cout" {0 0 0};
    %vpi_call 2 34 "$monitor", "%b %b %b || %b %b", v0x7fffc7901860_0, v0x7fffc7901920_0, v0x7fffc79019c0_0, v0x7fffc7901b60_0, v0x7fffc7901a90_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "FullAdder_tb.v";
    "FullAdder.v";
