#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55912d3f20e0 .scope module, "full_adder_circuit_tb" "full_adder_circuit_tb" 2 2;
 .timescale -9 -12;
v0x55912d428860_0 .var "a_i_tb", 0 0;
v0x55912d428920_0 .var "b_i_tb", 0 0;
v0x55912d4289f0_0 .var "cin_i_tb", 0 0;
v0x55912d428af0_0 .net "cout_o_tb", 0 0, L_0x55912d429060;  1 drivers
v0x55912d428bc0_0 .net "sum_o_tb", 0 0, L_0x55912d428e60;  1 drivers
S_0x55912d3dd050 .scope module, "full_adder_circuit1" "full_adder_circuit" 2 12, 3 2 0, S_0x55912d3f20e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i"
    .port_info 1 /INPUT 1 "b_i"
    .port_info 2 /INPUT 1 "cin_i"
    .port_info 3 /OUTPUT 1 "sum_o"
    .port_info 4 /OUTPUT 1 "cout_o"
L_0x55912d428cb0 .functor XOR 1, v0x55912d428860_0, v0x55912d428920_0, C4<0>, C4<0>;
L_0x55912d428df0 .functor AND 1, v0x55912d428860_0, v0x55912d428920_0, C4<1>, C4<1>;
L_0x55912d428e60 .functor XOR 1, L_0x55912d428cb0, v0x55912d4289f0_0, C4<0>, C4<0>;
L_0x55912d428fc0 .functor AND 1, L_0x55912d428cb0, v0x55912d4289f0_0, C4<1>, C4<1>;
L_0x55912d429060 .functor OR 1, L_0x55912d428fc0, L_0x55912d428df0, C4<0>, C4<0>;
v0x55912d3dd250_0 .net "a_i", 0 0, v0x55912d428860_0;  1 drivers
v0x55912d428220_0 .net "b_i", 0 0, v0x55912d428920_0;  1 drivers
v0x55912d4282e0_0 .net "cin_i", 0 0, v0x55912d4289f0_0;  1 drivers
v0x55912d4283b0_0 .net "cout_o", 0 0, L_0x55912d429060;  alias, 1 drivers
v0x55912d428470_0 .net "fa1", 0 0, L_0x55912d428cb0;  1 drivers
v0x55912d428580_0 .net "fa2", 0 0, L_0x55912d428df0;  1 drivers
v0x55912d428640_0 .net "fa3", 0 0, L_0x55912d428fc0;  1 drivers
v0x55912d428700_0 .net "sum_o", 0 0, L_0x55912d428e60;  alias, 1 drivers
    .scope S_0x55912d3f20e0;
T_0 ;
    %vpi_call 2 5 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 6 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55912d3f20e0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55912d3f20e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d428860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d428920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d4289f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d428860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d428920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d4289f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d428860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d4289f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d428860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d4289f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d4289f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d428920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d4289f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55912d4289f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d428920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55912d4289f0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_circuit_tb.v";
    "full_adder_circuit.v";
