=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Tue Nov  7 00:44:19 2023
=========================================================================================================


Top Model:                al_temac_example_design                                         
Device:                   ph1_90                                                          
Timing Constraint File:   ../../mac_timing.sdc                                            
STA Level:                Detail                                                          
Speed Grade:              2                                                               

=========================================================================================================
Timing constraint:        clock: clkin                                                    
Clock = clkin, period 10ns, rising at 0ns, falling at 5ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: CLK125                                                   
Clock = CLK125, period 8ns, rising at 0ns, falling at 4ns

5010 endpoints analyzed totally, and 33000 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 5.549ns
---------------------------------------------------------------------------------------------------------

Paths for end point trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49 (44 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.451 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ima (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.338ns  (logic 1.121ns, net 4.217ns, 21% logic)                
 Logic Levels:            5 ( LUT5=3 LUT3=1 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.554       1.374      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.374
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.oqb     clk2q                   0.173 r     1.547
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_37.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[2]) net  (fanout = 11)      1.813 r     3.360      ../../src/fifo/tx_client_fifo.v(62)
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_37.ofb      cell (LUT4)             0.143 r     3.503
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ia (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_6) net  (fanout = 1)       0.198 r     3.701                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ofb     cell (LUT5)             0.228 r     3.929
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[0]) net  (fanout = 2)       0.198 r     4.127      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.143 r     4.270
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.615 r     5.885                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ofb     cell (LUT3)             0.143 r     6.028
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ima (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[7]) net  (fanout = 1)       0.393 r     6.421      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49          path2rega (LUT5)        0.291       6.712
 Arrival time                                                                        6.712                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.480       1.346      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.281
 clock uncertainty                                                                  -0.085       9.196
 clock recovergence pessimism                                                       -0.033       9.163
 Required time                                                                       9.163            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.451ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.465 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ima (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.324ns  (logic 1.107ns, net 4.217ns, 20% logic)                
 Logic Levels:            5 ( LUT5=3 LUT3=1 LUT6=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.554       1.374      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.374
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.oqb     clk2q                   0.173 r     1.547
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_31.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[2]) net  (fanout = 11)      1.813 r     3.360      ../../src/fifo/tx_client_fifo.v(62)
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_31.ofb      cell (LUT6)             0.200 r     3.560
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.imb (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_2) net  (fanout = 1)       0.198 r     3.758                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ofb     cell (LUT5)             0.157 r     3.915
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[0]) net  (fanout = 2)       0.198 r     4.113      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.143 r     4.256
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.615 r     5.871                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ofb     cell (LUT3)             0.143 r     6.014
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ima (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[7]) net  (fanout = 1)       0.393 r     6.407      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49          path2rega (LUT5)        0.291       6.698
 Arrival time                                                                        6.698                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.480       1.346      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.281
 clock uncertainty                                                                  -0.085       9.196
 clock recovergence pessimism                                                       -0.033       9.163
 Required time                                                                       9.163            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.465ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.962 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ima (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         4.818ns  (logic 1.066ns, net 3.752ns, 22% logic)                
 Logic Levels:            5 ( LUT3=2 LUT5=2 LUT6=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.563       1.383      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.383
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.oqa     clk2q                   0.167 r     1.550
 u_test_send/u_fake_top/u_singal_gen/u_dds_gen/al_16ad90bc_syn_6.ib (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[1]) net  (fanout = 21)      0.746 r     2.296      ../../src/fifo/tx_client_fifo.v(62)
 u_test_send/u_fake_top/u_singal_gen/u_dds_gen/al_16ad90bc_syn_6.ofb cell (LUT6)             0.229 r     2.525
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_13) net  (fanout = 2)       0.376 r     2.901                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.ofb     cell (LUT3)             0.143 r     3.044
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ie (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[2]) net  (fanout = 3)       0.622 r     3.666      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.093 r     3.759
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.615 r     5.374                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ofb     cell (LUT3)             0.143 r     5.517
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ima (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[7]) net  (fanout = 1)       0.393 r     5.910      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49          path2rega (LUT5)        0.291       6.201
 Arrival time                                                                        6.201                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.480       1.346      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.281
 clock uncertainty                                                                  -0.085       9.196
 clock recovergence pessimism                                                       -0.033       9.163
 Required time                                                                       9.163            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.962ns          

---------------------------------------------------------------------------------------------------------

Paths for end point trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49 (44 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.459 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ie (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.330ns  (logic 1.126ns, net 4.204ns, 21% logic)                
 Logic Levels:            5 ( LUT5=3 LUT3=1 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.554       1.374      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.374
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.oqb     clk2q                   0.173 r     1.547
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_37.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[2]) net  (fanout = 11)      1.813 r     3.360      ../../src/fifo/tx_client_fifo.v(62)
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_37.ofb      cell (LUT4)             0.143 r     3.503
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ia (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_6) net  (fanout = 1)       0.198 r     3.701                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ofb     cell (LUT5)             0.228 r     3.929
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[0]) net  (fanout = 2)       0.198 r     4.127      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.143 r     4.270
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.615 r     5.885                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ofa     cell (LUT3)             0.273 r     6.158
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ie (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[6]) net  (fanout = 1)       0.380 r     6.538      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49          path2regb (LUT5)        0.166       6.704
 Arrival time                                                                        6.704                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.480       1.346      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.281
 clock uncertainty                                                                  -0.085       9.196
 clock recovergence pessimism                                                       -0.033       9.163
 Required time                                                                       9.163            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.459ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.473 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ie (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.316ns  (logic 1.112ns, net 4.204ns, 20% logic)                
 Logic Levels:            5 ( LUT5=3 LUT3=1 LUT6=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.554       1.374      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.374
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.oqb     clk2q                   0.173 r     1.547
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_31.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[2]) net  (fanout = 11)      1.813 r     3.360      ../../src/fifo/tx_client_fifo.v(62)
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_31.ofb      cell (LUT6)             0.200 r     3.560
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.imb (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_2) net  (fanout = 1)       0.198 r     3.758                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ofb     cell (LUT5)             0.157 r     3.915
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[0]) net  (fanout = 2)       0.198 r     4.113      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.143 r     4.256
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.615 r     5.871                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ofa     cell (LUT3)             0.273 r     6.144
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ie (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[6]) net  (fanout = 1)       0.380 r     6.524      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49          path2regb (LUT5)        0.166       6.690
 Arrival time                                                                        6.690                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.480       1.346      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.281
 clock uncertainty                                                                  -0.085       9.196
 clock recovergence pessimism                                                       -0.033       9.163
 Required time                                                                       9.163            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.473ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.970 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ie (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         4.810ns  (logic 1.071ns, net 3.739ns, 22% logic)                
 Logic Levels:            5 ( LUT3=2 LUT5=2 LUT6=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.563       1.383      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.383
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.oqa     clk2q                   0.167 r     1.550
 u_test_send/u_fake_top/u_singal_gen/u_dds_gen/al_16ad90bc_syn_6.ib (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[1]) net  (fanout = 21)      0.746 r     2.296      ../../src/fifo/tx_client_fifo.v(62)
 u_test_send/u_fake_top/u_singal_gen/u_dds_gen/al_16ad90bc_syn_6.ofb cell (LUT6)             0.229 r     2.525
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_13) net  (fanout = 2)       0.376 r     2.901                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.ofb     cell (LUT3)             0.143 r     3.044
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ie (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[2]) net  (fanout = 3)       0.622 r     3.666      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.093 r     3.759
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.615 r     5.374                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_12.ofa     cell (LUT3)             0.273 r     5.647
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.ie (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[6]) net  (fanout = 1)       0.380 r     6.027      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49          path2regb (LUT5)        0.166       6.193
 Arrival time                                                                        6.193                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_49.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.480       1.346      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.281
 clock uncertainty                                                                  -0.085       9.196
 clock recovergence pessimism                                                       -0.033       9.163
 Required time                                                                       9.163            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.970ns          

---------------------------------------------------------------------------------------------------------

Paths for end point trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46 (44 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.590 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.ic (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.197ns  (logic 1.210ns, net 3.987ns, 23% logic)                
 Logic Levels:            5 ( LUT5=3 LUT3=1 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.554       1.374      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.374
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.oqb     clk2q                   0.173 r     1.547
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_37.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[2]) net  (fanout = 11)      1.813 r     3.360      ../../src/fifo/tx_client_fifo.v(62)
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_37.ofb      cell (LUT4)             0.143 r     3.503
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ia (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_6) net  (fanout = 1)       0.198 r     3.701                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ofb     cell (LUT5)             0.228 r     3.929
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[0]) net  (fanout = 2)       0.198 r     4.127      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.143 r     4.270
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_10.ia (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.431 r     5.701                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_10.ofa     cell (LUT3)             0.307 r     6.008
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[8]) net  (fanout = 1)       0.347 r     6.355      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46          path2regb (LUT5)        0.216       6.571
 Arrival time                                                                        6.571                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.478       1.344      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.344
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.279
 clock uncertainty                                                                  -0.085       9.194
 clock recovergence pessimism                                                       -0.033       9.161
 Required time                                                                       9.161            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.590ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.604 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.ic (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.183ns  (logic 1.196ns, net 3.987ns, 23% logic)                
 Logic Levels:            5 ( LUT5=3 LUT3=1 LUT6=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.554       1.374      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.374
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.oqb     clk2q                   0.173 r     1.547
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_31.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[2]) net  (fanout = 11)      1.813 r     3.360      ../../src/fifo/tx_client_fifo.v(62)
 trimac_locallink/u_client_FIFO/tx_fifo/reg6_syn_31.ofb      cell (LUT6)             0.200 r     3.560
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.imb (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_2) net  (fanout = 1)       0.198 r     3.758                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_17.ofb     cell (LUT5)             0.157 r     3.915
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[0]) net  (fanout = 2)       0.198 r     4.113      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.143 r     4.256
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_10.ia (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.431 r     5.687                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_10.ofa     cell (LUT3)             0.307 r     5.994
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[8]) net  (fanout = 1)       0.347 r     6.341      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46          path2regb (LUT5)        0.216       6.557
 Arrival time                                                                        6.557                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.478       1.344      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.344
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.279
 clock uncertainty                                                                  -0.085       9.194
 clock recovergence pessimism                                                       -0.033       9.161
 Required time                                                                       9.161            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.604ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.101 ns                                                        
 Start Point:             trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.ic (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         4.677ns  (logic 1.155ns, net 3.522ns, 24% logic)                
 Logic Levels:            5 ( LUT3=2 LUT5=2 LUT6=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.563       1.383      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.383
---------------------------------------------------------------------------------------------------------
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_15.oqa     clk2q                   0.167 r     1.550
 u_test_send/u_fake_top/u_singal_gen/u_dds_gen/al_16ad90bc_syn_6.ib (trimac_locallink/u_client_FIFO/tx_fifo/rd_state[1]) net  (fanout = 21)      0.746 r     2.296      ../../src/fifo/tx_client_fifo.v(62)
 u_test_send/u_fake_top/u_singal_gen/u_dds_gen/al_16ad90bc_syn_6.ofb cell (LUT6)             0.229 r     2.525
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_13) net  (fanout = 2)       0.376 r     2.901                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg10_syn_19.ofb     cell (LUT3)             0.143 r     3.044
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ie (trimac_locallink/u_client_FIFO/tx_fifo/rd_nxt_state[2]) net  (fanout = 3)       0.622 r     3.666      ../../src/fifo/tx_client_fifo.v(63)
 trimac_locallink/u_client_FIFO/tx_fifo/rd_eof_reg1_syn_4.ofb cell (LUT5)             0.093 r     3.759
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_10.ia (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b2[2]_syn_20) net  (fanout = 10)      1.431 r     5.190                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg15_syn_10.ofa     cell (LUT3)             0.307 r     5.497
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.ic (trimac_locallink/u_client_FIFO/tx_fifo/rd_addr_b4[8]) net  (fanout = 1)       0.347 r     5.844      ../../src/fifo/tx_client_fifo.v(97)
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46          path2regb (LUT5)        0.216       6.060
 Arrival time                                                                        6.060                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 trimac_locallink/u_client_FIFO/tx_fifo/reg1_syn_46.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.478       1.344      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.344
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065       9.279
 clock uncertainty                                                                  -0.085       9.194
 clock recovergence pessimism                                                       -0.033       9.161
 Required time                                                                       9.161            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.101ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_client_loopback/reg3_syn_24 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.118 ns                                                        
 Start Point:             u_client_loopback/reg3_syn_22.clk (rising edge triggered by clock CLK125)
 End Point:               u_client_loopback/reg3_syn_24.ima (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.275ns  (logic 0.171ns, net 0.104ns, 62% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.444      -1.002                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.297      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.151                    
 u_client_loopback/reg3_syn_22.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.699       0.548      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       0.548
---------------------------------------------------------------------------------------------------------
 u_client_loopback/reg3_syn_22.oqb                           clk2q                   0.098 r     0.646
 u_client_loopback/reg3_syn_24.ima (u_client_loopback/rdy_sr_content[3]) net  (fanout = 1)       0.104 r     0.750      ../../src/client_loopback/client_loopback.v(60)
 u_client_loopback/reg3_syn_24                               path2rega               0.073       0.823
 Arrival time                                                                        0.823                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.507      -1.064                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.327      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.174                    
 u_client_loopback/reg3_syn_24.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.789       0.615      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  0.000       0.615
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       0.657
 clock uncertainty                                                                   0.025       0.682
 clock recovergence pessimism                                                        0.023       0.705
 Required time                                                                       0.705            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.118ns          

---------------------------------------------------------------------------------------------------------

Paths for end point trimac_locallink/trimac_block/trimac_core/al_a7d784b9_syn_3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.142 ns                                                        
 Start Point:             trimac_locallink/trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_16.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_a7d784b9_syn_3.ceb (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.207ns  (logic 0.092ns, net 0.115ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.444      -1.002                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.297      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.151                    
 trimac_locallink/trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_16.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.754       0.603      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       0.603
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_16.oqa clk2q                   0.092 r     0.695
 trimac_locallink/trimac_block/trimac_core/al_a7d784b9_syn_3.ceb (trimac_locallink/trimac_block/trimac_core/tx_clk_en_dup_7) net  (fanout = 50)      0.115 r     0.810      ../../al_ip/trimac_core_gate.v(90)
 trimac_locallink/trimac_block/trimac_core/al_a7d784b9_syn_3 path2reg                0.000       0.810
 Arrival time                                                                        0.810                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.507      -1.064                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.327      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.174                    
 trimac_locallink/trimac_block/trimac_core/al_a7d784b9_syn_3.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.791       0.617      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  0.000       0.617
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       0.659
 clock uncertainty                                                                   0.000       0.659
 clock recovergence pessimism                                                        0.009       0.668
 Required time                                                                       0.668            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.142ns          

---------------------------------------------------------------------------------------------------------

Paths for end point trimac_locallink/trimac_block/trimac_core/al_3d967daf_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.142 ns                                                        
 Start Point:             trimac_locallink/trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_16.clk (rising edge triggered by clock CLK125)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_3d967daf_syn_4.cea (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.207ns  (logic 0.092ns, net 0.115ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.444      -1.002                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.297      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.151                    
 trimac_locallink/trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_16.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.754       0.603      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       0.603
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_16.oqa clk2q                   0.092 r     0.695
 trimac_locallink/trimac_block/trimac_core/al_3d967daf_syn_4.cea (trimac_locallink/trimac_block/trimac_core/tx_clk_en_dup_7) net  (fanout = 50)      0.115 r     0.810      ../../al_ip/trimac_core_gate.v(90)
 trimac_locallink/trimac_block/trimac_core/al_3d967daf_syn_4 path2reg                0.000       0.810
 Arrival time                                                                        0.810                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.507      -1.064                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.327      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.174                    
 trimac_locallink/trimac_block/trimac_core/al_3d967daf_syn_4.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.791       0.617      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  0.000       0.617
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       0.659
 clock uncertainty                                                                   0.000       0.659
 clock recovergence pessimism                                                        0.009       0.668
 Required time                                                                       0.668            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.142ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_test_send/u_fake_top/u_top_fir/reg0_syn_53 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  3.964 ns                                                        
 Start Point:             tx_ll_reset_reg_syn_4.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_fake_top/u_top_fir/reg0_syn_53.asr (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         3.843ns  (logic 0.167ns, net 3.676ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 tx_ll_reset_reg_syn_4.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.558       1.378      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.378
---------------------------------------------------------------------------------------------------------
 tx_ll_reset_reg_syn_4.oqa                                   clk2q                   0.167 r     1.545
 u_test_send/u_fake_top/u_top_fir/reg0_syn_53.asr (trimac_locallink/u_client_FIFO/tx_fifo/wr_sreset) net  (fanout = 415)     3.676 r     5.221      ../../src/fifo/tx_client_fifo.v(33)
 u_test_send/u_fake_top/u_top_fir/reg0_syn_53                path2reg                0.000       5.221
 Arrival time                                                                        5.221                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 u_test_send/u_fake_top/u_top_fir/reg0_syn_53.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.389       1.255      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.255
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.061       9.316
 clock uncertainty                                                                  -0.085       9.231
 clock recovergence pessimism                                                       -0.046       9.185
 Required time                                                                       9.185            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.964ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_fake_top/u_top_fir/reg0_syn_51 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  3.964 ns                                                        
 Start Point:             tx_ll_reset_reg_syn_4.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_fake_top/u_top_fir/reg0_syn_51.asr (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         3.843ns  (logic 0.167ns, net 3.676ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 tx_ll_reset_reg_syn_4.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.558       1.378      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.378
---------------------------------------------------------------------------------------------------------
 tx_ll_reset_reg_syn_4.oqa                                   clk2q                   0.167 r     1.545
 u_test_send/u_fake_top/u_top_fir/reg0_syn_51.asr (trimac_locallink/u_client_FIFO/tx_fifo/wr_sreset) net  (fanout = 415)     3.676 r     5.221      ../../src/fifo/tx_client_fifo.v(33)
 u_test_send/u_fake_top/u_top_fir/reg0_syn_51                path2reg                0.000       5.221
 Arrival time                                                                        5.221                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 u_test_send/u_fake_top/u_top_fir/reg0_syn_51.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.389       1.255      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.255
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.061       9.316
 clock uncertainty                                                                  -0.085       9.231
 clock recovergence pessimism                                                       -0.046       9.185
 Required time                                                                       9.185            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.964ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_fake_top/u_top_fir/reg0_syn_43 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  3.964 ns                                                        
 Start Point:             tx_ll_reset_reg_syn_4.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_fake_top/u_top_fir/reg0_syn_43.asr (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         3.843ns  (logic 0.167ns, net 3.676ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.290      -2.250                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -0.503      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.180                    
 tx_ll_reset_reg_syn_4.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.558       1.378      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       1.378
---------------------------------------------------------------------------------------------------------
 tx_ll_reset_reg_syn_4.oqa                                   clk2q                   0.167 r     1.545
 u_test_send/u_fake_top/u_top_fir/reg0_syn_43.asr (trimac_locallink/u_client_FIFO/tx_fifo/wr_sreset) net  (fanout = 415)     3.676 r     5.221      ../../src/fifo/tx_client_fifo.v(33)
 u_test_send/u_fake_top/u_top_fir/reg0_syn_43                path2reg                0.000       5.221
 Arrival time                                                                        5.221                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.130      -2.097                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.440      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.134                    
 u_test_send/u_fake_top/u_top_fir/reg0_syn_43.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     1.389       1.255      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  8.000       9.255
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.061       9.316
 clock uncertainty                                                                  -0.085       9.231
 clock recovergence pessimism                                                       -0.046       9.185
 Required time                                                                       9.185            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.964ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_test_send/u_data_fifo/empty_flag_r1_reg_syn_3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.134 ns                                                        
 Start Point:             u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_data_fifo/empty_flag_r1_reg_syn_3.asr (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.281ns  (logic 0.098ns, net 0.183ns, 34% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.444      -1.002                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.297      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.151                    
 u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.756       0.605      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       0.605
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.oqb            clk2q                   0.098 r     0.703
 u_test_send/u_data_fifo/empty_flag_r1_reg_syn_3.asr (u_test_send/u_data_fifo/asy_r_rst1) net  (fanout = 29)      0.183 r     0.886      ../../al_ip/data_fifo.v(61)
 u_test_send/u_data_fifo/empty_flag_r1_reg_syn_3             path2reg                0.000       0.886
 Arrival time                                                                        0.886                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.507      -1.064                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.327      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.174                    
 u_test_send/u_data_fifo/empty_flag_r1_reg_syn_3.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.793       0.619      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  0.000       0.619
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.091       0.710
 clock uncertainty                                                                   0.025       0.735
 clock recovergence pessimism                                                        0.017       0.752
 Required time                                                                       0.752            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.134ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.134 ns                                                        
 Start Point:             u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49.asr (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.281ns  (logic 0.098ns, net 0.183ns, 34% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.444      -1.002                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.297      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.151                    
 u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.756       0.605      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       0.605
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.oqb            clk2q                   0.098 r     0.703
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49.asr (u_test_send/u_data_fifo/asy_r_rst1) net  (fanout = 29)      0.183 r     0.886      ../../al_ip/data_fifo.v(61)
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49     path2reg                0.000       0.886
 Arrival time                                                                        0.886                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.507      -1.064                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.327      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.174                    
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.793       0.619      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  0.000       0.619
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.091       0.710
 clock uncertainty                                                                   0.025       0.735
 clock recovergence pessimism                                                        0.017       0.752
 Required time                                                                       0.752            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.134ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_data_fifo/reg0_syn_52 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.184 ns                                                        
 Start Point:             u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_data_fifo/reg0_syn_52.asr (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.325ns  (logic 0.098ns, net 0.227ns, 30% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.444      -1.002                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.297      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.151                    
 u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.756       0.605      ../../al_ip/trimac_core_gate.v(94)
 launch clock edge                                                                   0.000       0.605
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/asy_r_rst0_reg_syn_4.oqb            clk2q                   0.098 r     0.703
 u_test_send/u_data_fifo/reg0_syn_52.asr (u_test_send/u_data_fifo/asy_r_rst1) net  (fanout = 29)      0.227 r     0.930      ../../al_ip/data_fifo.v(61)
 u_test_send/u_data_fifo/reg0_syn_52                         path2reg                0.000       0.930
 Arrival time                                                                        0.930                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.507      -1.064                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.327      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.174                    
 u_test_send/u_data_fifo/reg0_syn_52.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.787       0.613      ../../al_ip/trimac_core_gate.v(94)
 capture clock edge                                                                  0.000       0.613
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.091       0.704
 clock uncertainty                                                                   0.025       0.729
 clock recovergence pessimism                                                        0.017       0.746
 Required time                                                                       0.746            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.184ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: CLK50                                                    
Clock = CLK50, period 20ns, rising at 0ns, falling at 10ns

2024 endpoints analyzed totally, and 15732 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 6.184ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_axi_master_cfg/reg4_syn_173 (21 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     13.816 ns                                                       
 Start Point:             u_axi_master_cfg/reg0_syn_73.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_173.ib (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.972ns  (logic 1.491ns, net 4.481ns, 24% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg0_syn_73.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.565       1.385      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.385
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg0_syn_73.oqa                            clk2q                   0.167 r     1.552
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ib (u_axi_master_cfg/axi_araddr[7]) net  (fanout = 3)       0.755 r     2.307      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.308 r     2.615
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.890      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     4.197
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.548 r     5.745      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ofb cell (LUT6)             0.227 r     5.972
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.id (trimac_locallink/trimac_block/trimac_core/al_67074a64) net  (fanout = 2)       0.450 r     6.422      ../../al_ip/trimac_core_gate.v(409)
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.ofb cell (LUT5)             0.155 r     6.577
 u_axi_master_cfg/reg4_syn_173.ib (u_axi_master_cfg/m_axi_rdata[28]) net  (fanout = 1)       0.453 r     7.030      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_173                               path2rega (LUT3)        0.327       7.357
 Arrival time                                                                        7.357                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_173.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.475       1.341      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.341
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.276
 clock uncertainty                                                                  -0.090      21.186
 clock recovergence pessimism                                                       -0.013      21.173
 Required time                                                                      21.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              13.816ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     14.023 ns                                                       
 Start Point:             u_axi_master_cfg/reg0_syn_71.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_173.ib (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.769ns  (logic 1.461ns, net 4.308ns, 25% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg0_syn_71.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.561       1.381      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.381
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg0_syn_71.oqb                            clk2q                   0.173 r     1.554
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ima (u_axi_master_cfg/axi_araddr[6]) net  (fanout = 3)       0.582 r     2.136      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.272 r     2.408
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.683      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     3.990
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.548 r     5.538      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ofb cell (LUT6)             0.227 r     5.765
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.id (trimac_locallink/trimac_block/trimac_core/al_67074a64) net  (fanout = 2)       0.450 r     6.215      ../../al_ip/trimac_core_gate.v(409)
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.ofb cell (LUT5)             0.155 r     6.370
 u_axi_master_cfg/reg4_syn_173.ib (u_axi_master_cfg/m_axi_rdata[28]) net  (fanout = 1)       0.453 r     6.823      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_173                               path2rega (LUT3)        0.327       7.150
 Arrival time                                                                        7.150                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_173.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.475       1.341      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.341
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.276
 clock uncertainty                                                                  -0.090      21.186
 clock recovergence pessimism                                                       -0.013      21.173
 Required time                                                                      21.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.023ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     14.276 ns                                                       
 Start Point:             u_axi_master_cfg/reg5_syn_69.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_173.ib (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.515ns  (logic 1.368ns, net 4.147ns, 24% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg5_syn_69.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.562       1.382      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.382
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg5_syn_69.oqb                            clk2q                   0.173 r     1.555
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.id (u_axi_master_cfg/axi_araddr[5]) net  (fanout = 3)       0.421 r     1.976      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.179 r     2.155
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.430      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     3.737
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.548 r     5.285      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ofb cell (LUT6)             0.227 r     5.512
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.id (trimac_locallink/trimac_block/trimac_core/al_67074a64) net  (fanout = 2)       0.450 r     5.962      ../../al_ip/trimac_core_gate.v(409)
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.ofb cell (LUT5)             0.155 r     6.117
 u_axi_master_cfg/reg4_syn_173.ib (u_axi_master_cfg/m_axi_rdata[28]) net  (fanout = 1)       0.453 r     6.570      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_173                               path2rega (LUT3)        0.327       6.897
 Arrival time                                                                        6.897                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_173.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.475       1.341      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.341
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.276
 clock uncertainty                                                                  -0.090      21.186
 clock recovergence pessimism                                                       -0.013      21.173
 Required time                                                                      21.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.276ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_axi_master_cfg/reg4_syn_173 (21 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     13.844 ns                                                       
 Start Point:             u_axi_master_cfg/reg0_syn_73.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_173.ib (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.944ns  (logic 1.463ns, net 4.481ns, 24% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg0_syn_73.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.565       1.385      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.385
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg0_syn_73.oqa                            clk2q                   0.167 r     1.552
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ib (u_axi_master_cfg/axi_araddr[7]) net  (fanout = 3)       0.755 r     2.307      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.308 r     2.615
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.890      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     4.197
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.548 r     5.745      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ofb cell (LUT6)             0.227 r     5.972
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.id (trimac_locallink/trimac_block/trimac_core/al_67074a64) net  (fanout = 2)       0.450 r     6.422      ../../al_ip/trimac_core_gate.v(409)
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.ofb cell (LUT5)             0.155 r     6.577
 u_axi_master_cfg/reg4_syn_173.ib (u_axi_master_cfg/m_axi_rdata[28]) net  (fanout = 1)       0.453 r     7.030      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_173                               path2regb (LUT3)        0.299       7.329
 Arrival time                                                                        7.329                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_173.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.475       1.341      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.341
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.276
 clock uncertainty                                                                  -0.090      21.186
 clock recovergence pessimism                                                       -0.013      21.173
 Required time                                                                      21.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              13.844ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     14.051 ns                                                       
 Start Point:             u_axi_master_cfg/reg0_syn_71.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_173.ib (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.741ns  (logic 1.433ns, net 4.308ns, 24% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg0_syn_71.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.561       1.381      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.381
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg0_syn_71.oqb                            clk2q                   0.173 r     1.554
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ima (u_axi_master_cfg/axi_araddr[6]) net  (fanout = 3)       0.582 r     2.136      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.272 r     2.408
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.683      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     3.990
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.548 r     5.538      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ofb cell (LUT6)             0.227 r     5.765
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.id (trimac_locallink/trimac_block/trimac_core/al_67074a64) net  (fanout = 2)       0.450 r     6.215      ../../al_ip/trimac_core_gate.v(409)
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.ofb cell (LUT5)             0.155 r     6.370
 u_axi_master_cfg/reg4_syn_173.ib (u_axi_master_cfg/m_axi_rdata[28]) net  (fanout = 1)       0.453 r     6.823      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_173                               path2regb (LUT3)        0.299       7.122
 Arrival time                                                                        7.122                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_173.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.475       1.341      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.341
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.276
 clock uncertainty                                                                  -0.090      21.186
 clock recovergence pessimism                                                       -0.013      21.173
 Required time                                                                      21.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.051ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     14.304 ns                                                       
 Start Point:             u_axi_master_cfg/reg5_syn_69.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_173.ib (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.487ns  (logic 1.340ns, net 4.147ns, 24% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg5_syn_69.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.562       1.382      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.382
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg5_syn_69.oqb                            clk2q                   0.173 r     1.555
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.id (u_axi_master_cfg/axi_araddr[5]) net  (fanout = 3)       0.421 r     1.976      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.179 r     2.155
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.430      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     3.737
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.548 r     5.285      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_ac9167d_syn_1.ofb cell (LUT6)             0.227 r     5.512
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.id (trimac_locallink/trimac_block/trimac_core/al_67074a64) net  (fanout = 2)       0.450 r     5.962      ../../al_ip/trimac_core_gate.v(409)
 trimac_locallink/trimac_block/trimac_core/al_5832c5e6_syn_7.ofb cell (LUT5)             0.155 r     6.117
 u_axi_master_cfg/reg4_syn_173.ib (u_axi_master_cfg/m_axi_rdata[28]) net  (fanout = 1)       0.453 r     6.570      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_173                               path2regb (LUT3)        0.299       6.869
 Arrival time                                                                        6.869                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_173.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.475       1.341      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.341
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.276
 clock uncertainty                                                                  -0.090      21.186
 clock recovergence pessimism                                                       -0.013      21.173
 Required time                                                                      21.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.304ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_axi_master_cfg/reg4_syn_170 (19 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     14.022 ns                                                       
 Start Point:             u_axi_master_cfg/reg0_syn_73.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_170.ima (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.760ns  (logic 1.573ns, net 4.187ns, 27% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg0_syn_73.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.565       1.385      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.385
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg0_syn_73.oqa                            clk2q                   0.167 r     1.552
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ib (u_axi_master_cfg/axi_araddr[7]) net  (fanout = 3)       0.755 r     2.307      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.308 r     2.615
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.890      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     4.197
 trimac_locallink/trimac_block/trimac_core/al_7c9f1912_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.375 r     5.572      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_7c9f1912_syn_1.ofb cell (LUT6)             0.227 r     5.799
 trimac_locallink/trimac_block/trimac_core/al_b6bb6ae6_syn_2.ic (trimac_locallink/trimac_block/trimac_core/al_737a8715) net  (fanout = 1)       0.523 r     6.322      ../../al_ip/trimac_core_gate.v(406)
 trimac_locallink/trimac_block/trimac_core/al_b6bb6ae6_syn_2.ofa cell (LUT5)             0.273 r     6.595
 u_axi_master_cfg/reg4_syn_170.ima (u_axi_master_cfg/m_axi_rdata[29]) net  (fanout = 2)       0.259 r     6.854      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_170                               path2rega (LUT3)        0.291       7.145
 Arrival time                                                                        7.145                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_170.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.469       1.335      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.335
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.270
 clock uncertainty                                                                  -0.090      21.180
 clock recovergence pessimism                                                       -0.013      21.167
 Required time                                                                      21.167            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.022ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     14.229 ns                                                       
 Start Point:             u_axi_master_cfg/reg0_syn_71.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_170.ima (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.557ns  (logic 1.543ns, net 4.014ns, 27% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg0_syn_71.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.561       1.381      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.381
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg0_syn_71.oqb                            clk2q                   0.173 r     1.554
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ima (u_axi_master_cfg/axi_araddr[6]) net  (fanout = 3)       0.582 r     2.136      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.272 r     2.408
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.683      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     3.990
 trimac_locallink/trimac_block/trimac_core/al_7c9f1912_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.375 r     5.365      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_7c9f1912_syn_1.ofb cell (LUT6)             0.227 r     5.592
 trimac_locallink/trimac_block/trimac_core/al_b6bb6ae6_syn_2.ic (trimac_locallink/trimac_block/trimac_core/al_737a8715) net  (fanout = 1)       0.523 r     6.115      ../../al_ip/trimac_core_gate.v(406)
 trimac_locallink/trimac_block/trimac_core/al_b6bb6ae6_syn_2.ofa cell (LUT5)             0.273 r     6.388
 u_axi_master_cfg/reg4_syn_170.ima (u_axi_master_cfg/m_axi_rdata[29]) net  (fanout = 2)       0.259 r     6.647      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_170                               path2rega (LUT3)        0.291       6.938
 Arrival time                                                                        6.938                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_170.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.469       1.335      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.335
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.270
 clock uncertainty                                                                  -0.090      21.180
 clock recovergence pessimism                                                       -0.013      21.167
 Required time                                                                      21.167            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.229ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     14.482 ns                                                       
 Start Point:             u_axi_master_cfg/reg5_syn_69.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_170.ima (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         5.303ns  (logic 1.450ns, net 3.853ns, 27% logic)                
 Logic Levels:            5 ( LUT5=2 LUT3=1 LUT6=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.079       1.040      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.290      -2.250                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.747      -0.503      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.323      -0.180                    
 u_axi_master_cfg/reg5_syn_69.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.562       1.382      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       1.382
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg5_syn_69.oqb                            clk2q                   0.173 r     1.555
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.id (u_axi_master_cfg/axi_araddr[5]) net  (fanout = 3)       0.421 r     1.976      ../../src/axi4_lite/axi_master_cfg.v(104)
 trimac_locallink/trimac_block/trimac_core/al_3577737c_syn_3.ofa cell (LUT4)             0.179 r     2.155
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_175588ec) net  (fanout = 32)      1.275 r     3.430      ../../al_ip/trimac_core_gate.v(1445)
 trimac_locallink/trimac_block/trimac_core/al_9e2a5d83_syn_3.ofa cell (LUT5)             0.307 r     3.737
 trimac_locallink/trimac_block/trimac_core/al_7c9f1912_syn_1.ia (trimac_locallink/trimac_block/trimac_core/al_627de329) net  (fanout = 9)       1.375 r     5.112      ../../al_ip/trimac_core_gate.v(399)
 trimac_locallink/trimac_block/trimac_core/al_7c9f1912_syn_1.ofb cell (LUT6)             0.227 r     5.339
 trimac_locallink/trimac_block/trimac_core/al_b6bb6ae6_syn_2.ic (trimac_locallink/trimac_block/trimac_core/al_737a8715) net  (fanout = 1)       0.523 r     5.862      ../../al_ip/trimac_core_gate.v(406)
 trimac_locallink/trimac_block/trimac_core/al_b6bb6ae6_syn_2.ofa cell (LUT5)             0.273 r     6.135
 u_axi_master_cfg/reg4_syn_170.ima (u_axi_master_cfg/m_axi_rdata[29]) net  (fanout = 2)       0.259 r     6.394      ../../src/axi4_lite/axi_master_cfg.v(63)
 u_axi_master_cfg/reg4_syn_170                               path2rega (LUT3)        0.291       6.685
 Arrival time                                                                        6.685                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.074       1.033      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.130      -2.097                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     1.657      -0.440      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.306      -0.134                    
 u_axi_master_cfg/reg4_syn_170.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     1.469       1.335      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                 20.000      21.335
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      21.270
 clock uncertainty                                                                  -0.090      21.180
 clock recovergence pessimism                                                       -0.013      21.167
 Required time                                                                      21.167            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.482ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point trimac_locallink/trimac_block/trimac_core/al_818403ad_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.172 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_818403ad_syn_4.clk (rising edge triggered by clock CLK50)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_818403ad_syn_4.ima (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.214ns  (logic 0.171ns, net 0.043ns, 79% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.444      -1.002                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     0.705      -0.297      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.146      -0.151                    
 trimac_locallink/trimac_block/trimac_core/al_818403ad_syn_4.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     0.748       0.597      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       0.597
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_818403ad_syn_4.oqb clk2q                   0.098 r     0.695
 trimac_locallink/trimac_block/trimac_core/al_818403ad_syn_4.ima (trimac_locallink/trimac_block/trimac_core/al_59850dc4) net  (fanout = 1)       0.043 r     0.738      ../../al_ip/trimac_core_gate.v(509)
 trimac_locallink/trimac_block/trimac_core/al_818403ad_syn_4 path2rega               0.073       0.811
 Arrival time                                                                        0.811                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.507      -1.064                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     0.737      -0.327      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.153      -0.174                    
 trimac_locallink/trimac_block/trimac_core/al_818403ad_syn_4.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     0.783       0.609      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                  0.000       0.609
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       0.651
 clock uncertainty                                                                   0.000       0.651
 clock recovergence pessimism                                                       -0.012       0.639
 Required time                                                                       0.639            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.172ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_axi_master_cfg/reg4_syn_165 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.191 ns                                                        
 Start Point:             u_axi_master_cfg/reg4_syn_165.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_165.ie (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.233ns  (logic 0.190ns, net 0.043ns, 81% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.444      -1.002                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     0.705      -0.297      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.146      -0.151                    
 u_axi_master_cfg/reg4_syn_165.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     0.752       0.601      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       0.601
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg4_syn_165.oqb                           clk2q                   0.098 r     0.699
 u_axi_master_cfg/reg4_syn_165.ie (u_axi_master_cfg/rd_data_val[1]) net  (fanout = 1)       0.043 r     0.742      ../../src/axi4_lite/axi_master_cfg.v(122)
 u_axi_master_cfg/reg4_syn_165                               path2regb (LUT3)        0.092       0.834
 Arrival time                                                                        0.834                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.507      -1.064                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     0.737      -0.327      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.153      -0.174                    
 u_axi_master_cfg/reg4_syn_165.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     0.787       0.613      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                  0.000       0.613
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       0.655
 clock uncertainty                                                                   0.000       0.655
 clock recovergence pessimism                                                       -0.012       0.643
 Required time                                                                       0.643            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.191ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_axi_master_cfg/reg4_syn_181 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.191 ns                                                        
 Start Point:             u_axi_master_cfg/reg4_syn_181.clk (rising edge triggered by clock CLK50)
 End Point:               u_axi_master_cfg/reg4_syn_181.ie (rising edge triggered by clock CLK50)
 Clock group:             clkin                                                           
 Process:                 Fast                                                            
 Data Path Delay:         0.233ns  (logic 0.190ns, net 0.043ns, 81% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.037       0.442      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.444      -1.002                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     0.705      -0.297      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.146      -0.151                    
 u_axi_master_cfg/reg4_syn_181.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     0.750       0.599      ../../al_ip/trimac_core_gate.v(81)
 launch clock edge                                                                   0.000       0.599
---------------------------------------------------------------------------------------------------------
 u_axi_master_cfg/reg4_syn_181.oqb                           clk2q                   0.098 r     0.697
 u_axi_master_cfg/reg4_syn_181.ie (u_axi_master_cfg/rd_data_val[18]) net  (fanout = 1)       0.043 r     0.740      ../../src/axi4_lite/axi_master_cfg.v(122)
 u_axi_master_cfg/reg4_syn_181                               path2regb (LUT3)        0.092       0.832
 Arrival time                                                                        0.832                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.038       0.443      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.507      -1.064                    
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkin[0] (trimac_locallink/trimac_block/trimac_core/s_axi_aclk) net                     0.737      -0.327      ../../al_ip/trimac_core_gate.v(81)
 trimac_locallink/trimac_block/trimac_core/s_axi_aclk_created_gclkinst.clkout cell (GCLK)             0.153      -0.174                    
 u_axi_master_cfg/reg4_syn_181.clk (trimac_locallink/trimac_block/trimac_core/s_axi_aclk_syn_1) net                     0.785       0.611      ../../al_ip/trimac_core_gate.v(81)
 capture clock edge                                                                  0.000       0.611
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       0.653
 clock uncertainty                                                                   0.000       0.653
 clock recovergence pessimism                                                       -0.012       0.641
 Required time                                                                       0.641            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.191ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: rgmii_rx_clk                                             
Clock = rgmii_rx_clk, period 8ns, rising at 0ns, falling at 4ns

2340 endpoints analyzed totally, and 9522 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -0.014)
Minimum period is 5.113ns
---------------------------------------------------------------------------------------------------------

Paths for end point trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.887 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.ia (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.841ns  (logic 1.078ns, net 3.763ns, 22% logic)                
 Logic Levels:            4 ( LUT6=3 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofa cell (LUT2)             0.208 r     4.066
 trimac_locallink/trimac_block/trimac_core/al_9f8b70a2_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_132ae268) net  (fanout = 21)      1.812 r     5.878      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/trimac_block/trimac_core/al_9f8b70a2_syn_1.ofb cell (LUT6)             0.200 r     6.078
 trimac_locallink/trimac_block/trimac_core/al_699b40f5_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_3a736cff[2]) net  (fanout = 1)       0.335 r     6.413      ../../al_ip/trimac_core_gate.v(322)
 trimac_locallink/trimac_block/trimac_core/al_699b40f5_syn_1.ofb cell (LUT6)             0.200 r     6.613
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_ab134353) net  (fanout = 1)       0.391 r     7.004      ../../al_ip/trimac_core_gate.v(1462)
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3 path2regb (LUT6)        0.297       7.301
 Arrival time                                                                        7.301                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.484       2.369      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.369
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.304
 clock uncertainty                                                                  -0.160      10.144
 clock recovergence pessimism                                                        0.044      10.188
 Required time                                                                      10.188            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.887ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.232 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.ia (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.496ns  (logic 0.992ns, net 3.504ns, 22% logic)                
 Logic Levels:            4 ( LUT6=3 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofb cell (LUT2)             0.093 r     3.951
 trimac_locallink/trimac_block/trimac_core/al_5298bf68_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_132ae268_dup_3) net  (fanout = 25)      1.434 r     5.385      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/trimac_block/trimac_core/al_5298bf68_syn_1.ofb cell (LUT6)             0.200 r     5.585
 trimac_locallink/trimac_block/trimac_core/al_699b40f5_syn_1.ib (trimac_locallink/trimac_block/trimac_core/al_3a736cff[4]) net  (fanout = 1)       0.454 r     6.039      ../../al_ip/trimac_core_gate.v(322)
 trimac_locallink/trimac_block/trimac_core/al_699b40f5_syn_1.ofb cell (LUT6)             0.229 r     6.268
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_ab134353) net  (fanout = 1)       0.391 r     6.659      ../../al_ip/trimac_core_gate.v(1462)
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3 path2regb (LUT6)        0.297       6.956
 Arrival time                                                                        6.956                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.484       2.369      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.369
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.304
 clock uncertainty                                                                  -0.160      10.144
 clock recovergence pessimism                                                        0.044      10.188
 Required time                                                                      10.188            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.232ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.432 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.imf (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.296ns  (logic 0.729ns, net 3.567ns, 16% logic)                
 Logic Levels:            3 ( LUT6=1 LUT4=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofb cell (LUT2)             0.093 r     3.951
 trimac_locallink/u_client_FIFO/tx_fifo/reg20_syn_48.ib (trimac_locallink/trimac_block/trimac_core/al_132ae268_dup_3) net  (fanout = 25)      1.601 r     5.552      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/u_client_FIFO/tx_fifo/reg20_syn_48.ofa     cell (LUT4)             0.308 r     5.860
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.imf (trimac_locallink/trimac_block/trimac_core/al_9b5719ae) net  (fanout = 3)       0.741 r     6.601      ../../al_ip/trimac_core_gate.v(1448)
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3 path2regb (LUT6)        0.155       6.756
 Arrival time                                                                        6.756                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_59b8947d_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.484       2.369      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.369
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.304
 clock uncertainty                                                                  -0.160      10.144
 clock recovergence pessimism                                                        0.044      10.188
 Required time                                                                      10.188            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.432ns          

---------------------------------------------------------------------------------------------------------

Paths for end point trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.054 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.id (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.675ns  (logic 0.847ns, net 3.828ns, 18% logic)                
 Logic Levels:            4 ( LUT6=2 LUT2=2 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofb cell (LUT2)             0.093 r     3.951
 trimac_locallink/trimac_block/trimac_core/al_fea6d7b_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_132ae268_dup_3) net  (fanout = 25)      2.000 r     5.951      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/trimac_block/trimac_core/al_fea6d7b_syn_1.ofb cell (LUT6)             0.200 r     6.151
 trimac_locallink/trimac_block/trimac_core/al_d2c0145a_syn_1.imb (trimac_locallink/trimac_block/trimac_core/al_3a736cff[13]) net  (fanout = 1)       0.492 r     6.643      ../../al_ip/trimac_core_gate.v(322)
 trimac_locallink/trimac_block/trimac_core/al_d2c0145a_syn_1.ofb cell (LUT2)             0.157 r     6.800
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.id (trimac_locallink/trimac_block/trimac_core/al_1e78f688) net  (fanout = 1)       0.111 r     6.911      ../../al_ip/trimac_core_gate.v(1479)
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3 path2regb (LUT6)        0.224       7.135
 Arrival time                                                                        7.135                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.485       2.370      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.370
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.305
 clock uncertainty                                                                  -0.160      10.145
 clock recovergence pessimism                                                        0.044      10.189
 Required time                                                                      10.189            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.054ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.085 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.ia (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.644ns  (logic 0.871ns, net 3.773ns, 18% logic)                
 Logic Levels:            3 ( LUT6=1 LUT4=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofb cell (LUT2)             0.093 r     3.951
 trimac_locallink/u_client_FIFO/tx_fifo/reg20_syn_48.ib (trimac_locallink/trimac_block/trimac_core/al_132ae268_dup_3) net  (fanout = 25)      1.601 r     5.552      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/u_client_FIFO/tx_fifo/reg20_syn_48.ofa     cell (LUT4)             0.308 r     5.860
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_9b5719ae) net  (fanout = 3)       0.947 r     6.807      ../../al_ip/trimac_core_gate.v(1448)
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3 path2regb (LUT6)        0.297       7.104
 Arrival time                                                                        7.104                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.485       2.370      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.370
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.305
 clock uncertainty                                                                  -0.160      10.145
 clock recovergence pessimism                                                        0.044      10.189
 Required time                                                                      10.189            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.085ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.137 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.imf (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.592ns  (logic 0.821ns, net 3.771ns, 17% logic)                
 Logic Levels:            4 ( LUT6=3 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofb cell (LUT2)             0.093 r     3.951
 trimac_locallink/trimac_block/trimac_core/al_9e4670f2_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_132ae268_dup_3) net  (fanout = 25)      1.380 r     5.331      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/trimac_block/trimac_core/al_9e4670f2_syn_1.ofb cell (LUT6)             0.200 r     5.531
 trimac_locallink/trimac_block/trimac_core/al_39c5fae9_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_3a736cff[12]) net  (fanout = 1)       0.584 r     6.115      ../../al_ip/trimac_core_gate.v(322)
 trimac_locallink/trimac_block/trimac_core/al_39c5fae9_syn_1.ofb cell (LUT6)             0.200 r     6.315
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.imf (trimac_locallink/trimac_block/trimac_core/al_13600bf4) net  (fanout = 1)       0.582 r     6.897      ../../al_ip/trimac_core_gate.v(1480)
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3 path2regb (LUT6)        0.155       7.052
 Arrival time                                                                        7.052                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_a36db9a3_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.485       2.370      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.370
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.305
 clock uncertainty                                                                  -0.160      10.145
 clock recovergence pessimism                                                        0.044      10.189
 Required time                                                                      10.189            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.137ns          

---------------------------------------------------------------------------------------------------------

Paths for end point trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.164 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.imf (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.560ns  (logic 0.729ns, net 3.831ns, 15% logic)                
 Logic Levels:            3 ( LUT6=1 LUT4=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofb cell (LUT2)             0.093 r     3.951
 trimac_locallink/u_client_FIFO/tx_fifo/reg20_syn_48.ib (trimac_locallink/trimac_block/trimac_core/al_132ae268_dup_3) net  (fanout = 25)      1.601 r     5.552      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/u_client_FIFO/tx_fifo/reg20_syn_48.ofa     cell (LUT4)             0.308 r     5.860
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.imf (trimac_locallink/trimac_block/trimac_core/al_9b5719ae) net  (fanout = 3)       1.005 r     6.865      ../../al_ip/trimac_core_gate.v(1448)
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3 path2regb (LUT6)        0.155       7.020
 Arrival time                                                                        7.020                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.480       2.365      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.300
 clock uncertainty                                                                  -0.160      10.140
 clock recovergence pessimism                                                        0.044      10.184
 Required time                                                                      10.184            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.164ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.270 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.id (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.454ns  (logic 0.833ns, net 3.621ns, 18% logic)                
 Logic Levels:            4 ( LUT6=2 LUT3=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofb cell (LUT2)             0.093 r     3.951
 trimac_locallink/trimac_block/trimac_core/al_7575be31_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_132ae268_dup_3) net  (fanout = 25)      1.203 r     5.154      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/trimac_block/trimac_core/al_7575be31_syn_1.ofb cell (LUT6)             0.200 r     5.354
 trimac_locallink/u_client_FIFO/tx_fifo/wr_frames_b1[7]_syn_10.ic (trimac_locallink/trimac_block/trimac_core/al_221dcd70) net  (fanout = 1)       0.460 r     5.814      ../../al_ip/trimac_core_gate.v(1492)
 trimac_locallink/u_client_FIFO/tx_fifo/wr_frames_b1[7]_syn_10.ofb cell (LUT3)             0.143 r     5.957
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.id (trimac_locallink/trimac_block/trimac_core/al_8d6efaba) net  (fanout = 1)       0.733 r     6.690      ../../al_ip/trimac_core_gate.v(1501)
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3 path2regb (LUT6)        0.224       6.914
 Arrival time                                                                        6.914                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.480       2.365      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.300
 clock uncertainty                                                                  -0.160      10.140
 clock recovergence pessimism                                                        0.044      10.184
 Required time                                                                      10.184            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.270ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.392 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.ia (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         4.332ns  (logic 0.963ns, net 3.369ns, 22% logic)                
 Logic Levels:            4 ( LUT6=3 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.564       2.460      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.460
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_22f890a4_syn_3.oqb clk2q                   0.173 r     2.633
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ie (trimac_locallink/trimac_block/trimac_core/al_7bce675b) net  (fanout = 10)      1.225 r     3.858      ../../al_ip/trimac_core_gate.v(1016)
 trimac_locallink/trimac_block/trimac_core/al_576e007e_syn_6.ofb cell (LUT2)             0.093 r     3.951
 trimac_locallink/trimac_block/trimac_core/al_27ca78dc_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_132ae268_dup_3) net  (fanout = 25)      1.557 r     5.508      ../../al_ip/trimac_core_gate.v(493)
 trimac_locallink/trimac_block/trimac_core/al_27ca78dc_syn_1.ofb cell (LUT6)             0.200 r     5.708
 trimac_locallink/trimac_block/trimac_core/al_620b959f_syn_1.ic (trimac_locallink/trimac_block/trimac_core/al_3a736cff[18]) net  (fanout = 1)       0.476 r     6.184      ../../al_ip/trimac_core_gate.v(322)
 trimac_locallink/trimac_block/trimac_core/al_620b959f_syn_1.ofb cell (LUT6)             0.200 r     6.384
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.ia (trimac_locallink/trimac_block/trimac_core/al_a0e3e4ed) net  (fanout = 1)       0.111 r     6.495      ../../al_ip/trimac_core_gate.v(1499)
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3 path2regb (LUT6)        0.297       6.792
 Arrival time                                                                        6.792                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_a0342538_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.480       2.365      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.065      10.300
 clock uncertainty                                                                  -0.160      10.140
 clock recovergence pessimism                                                        0.044      10.184
 Required time                                                                      10.184            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.392ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/din_r1_reg_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):     -0.014 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r1_reg_syn_4.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/din_r1_reg_syn_4.imb (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Fast                                                            
 Data Path Delay:         0.316ns  (logic 0.167ns, net 0.149ns, 52% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.405       0.405                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r1_reg_syn_4.clk (rgmii_rxc_dup_1) net                     1.361       1.766      ../../src/al_temac_example_design.v(26)
 launch clock edge                                                                   0.000       1.766
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r1_reg_syn_4.oqa clk2q                   0.092 r     1.858
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/din_r1_reg_syn_4.imb (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r1) net  (fanout = 3)       0.149 r     2.007      V:/Anlogic/cw\bus_det.v(36)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/din_r1_reg_syn_4 path2regb               0.075       2.082
 Arrival time                                                                        2.082                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.405       0.405                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/din_r1_reg_syn_4.clk (rgmii_rxc_dup_1) net                     1.555       1.960      ../../src/al_temac_example_design.v(26)
 capture clock edge                                                                  0.000       1.960
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       2.002
 clock uncertainty                                                                   0.100       2.102
 clock recovergence pessimism                                                       -0.006       2.096
 Required time                                                                       2.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.014ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_58 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.004 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_65.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_58.ima (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Fast                                                            
 Data Path Delay:         0.322ns  (logic 0.171ns, net 0.151ns, 53% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.405       0.405                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_65.clk (rgmii_rxc_dup_1) net                     0.980       1.385      ../../src/al_temac_example_design.v(26)
 launch clock edge                                                                   0.000       1.385
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_65.oqb clk2q                   0.098 r     1.483
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_58.ima (cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/addr_long[4]) net  (fanout = 10)      0.151 r     1.634      V:/Anlogic/cw\emb_ctrl.v(49)
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_58 path2rega               0.073       1.707
 Arrival time                                                                        1.707                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.405       0.405                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_58.clk (rgmii_rxc_dup_1) net                     1.158       1.563      ../../src/al_temac_example_design.v(26)
 capture clock edge                                                                  0.000       1.563
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       1.605
 clock uncertainty                                                                   0.100       1.705
 clock recovergence pessimism                                                       -0.002       1.703
 Required time                                                                       1.703            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.004ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_52 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.018 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_62.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_52.imb (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Fast                                                            
 Data Path Delay:         0.336ns  (logic 0.167ns, net 0.169ns, 49% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.405       0.405                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_62.clk (rgmii_rxc_dup_1) net                     0.980       1.385      ../../src/al_temac_example_design.v(26)
 launch clock edge                                                                   0.000       1.385
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_62.oqa clk2q                   0.092 r     1.477
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_52.imb (cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/addr_long[5]) net  (fanout = 10)      0.169 r     1.646      V:/Anlogic/cw\emb_ctrl.v(49)
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_52 path2regb               0.075       1.721
 Arrival time                                                                        1.721                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.405       0.405                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg1_syn_52.clk (rgmii_rxc_dup_1) net                     1.158       1.563      ../../src/al_temac_example_design.v(26)
 capture clock edge                                                                  0.000       1.563
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.042       1.605
 clock uncertainty                                                                   0.100       1.705
 clock recovergence pessimism                                                       -0.002       1.703
 Required time                                                                       1.703            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.018ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  7.406 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_3bade7b8_syn_4.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3.asr (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Slow                                                            
 Data Path Delay:         0.467ns  (logic 0.173ns, net 0.294ns, 37% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.961       0.961                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.419       2.380      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -4.064      -1.684                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.257       0.573      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.323       0.896                    
 trimac_locallink/trimac_block/trimac_core/al_3bade7b8_syn_4.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.553       2.449      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       2.449
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_3bade7b8_syn_4.oqb clk2q                   0.173 r     2.622
 trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3.asr (trimac_locallink/trimac_block/trimac_core/al_d407324e) net  (fanout = 3)       0.294 r     2.916      ../../al_ip/trimac_core_gate.v(1228)
 trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3 path2reg                0.000       2.916
 Arrival time                                                                        2.916                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.959       0.959                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     1.344       2.303      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -3.864      -1.561                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     2.140       0.579      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.306       0.885                    
 trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     1.472       2.357      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  8.000      10.357
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.061      10.418
 clock uncertainty                                                                  -0.160      10.258
 clock recovergence pessimism                                                        0.064      10.322
 Required time                                                                      10.322            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.406ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.147 ns                                                        
 Start Point:             trimac_locallink/trimac_block/trimac_core/al_3bade7b8_syn_4.clk (rising edge triggered by clock rgmii_rx_clk)
 End Point:               trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3.asr (rising edge triggered by clock rgmii_rx_clk)
 Clock group:             rgmii_rx_clk                                                    
 Process:                 Fast                                                            
 Data Path Delay:         0.249ns  (logic 0.098ns, net 0.151ns, 39% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.405       0.405                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     0.926       1.331      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -1.800      -0.469                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     0.929       0.460      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.146       0.606                    
 trimac_locallink/trimac_block/trimac_core/al_3bade7b8_syn_4.clk (trimac_locallink/rgmii_rxc_syn_1) net                     0.750       1.356      ../../src/temac_locallink.v(105)
 launch clock edge                                                                   0.000       1.356
---------------------------------------------------------------------------------------------------------
 trimac_locallink/trimac_block/trimac_core/al_3bade7b8_syn_4.oqb clk2q                   0.098 r     1.454
 trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3.asr (trimac_locallink/trimac_block/trimac_core/al_d407324e) net  (fanout = 3)       0.151 r     1.605      ../../al_ip/trimac_core_gate.v(1228)
 trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3 path2reg                0.000       1.605
 Arrival time                                                                        1.605                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              0.405       0.405                    
 u_rx_pll/pll_inst.refclk (rgmii_rxc_dup_1)                  net                     0.969       1.374      ../../src/al_temac_example_design.v(26)
 u_rx_pll/pll_inst.clkc[1]                                   cell (PLL)             -1.880      -0.506                    
 trimac_locallink/rgmii_rxc_created_gclkinst.clkin[0] (trimac_locallink/rgmii_rxc) net                     0.971       0.465      ../../src/temac_locallink.v(105)
 trimac_locallink/rgmii_rxc_created_gclkinst.clkout          cell (GCLK)             0.153       0.618                    
 trimac_locallink/trimac_block/trimac_core/al_358a0deb_syn_3.clk (trimac_locallink/rgmii_rxc_syn_1) net                     0.785       1.403      ../../src/temac_locallink.v(105)
 capture clock edge                                                                  0.000       1.403
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.091       1.494
 clock uncertainty                                                                   0.000       1.494
 clock recovergence pessimism                                                       -0.036       1.458
 Required time                                                                       1.458            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.147ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 7.7ns max

11 endpoints analyzed totally, and 11 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.794ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_43 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.906 ns                                                        
 Start Point:             u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg0_syn_43.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_43.imb     
 Process:                 Slow                                                            
 Data Path Delay:         0.794ns  (logic 0.302ns, net 0.492ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.000       0.000      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)              0.000       0.000                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.000       0.000      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.000       0.000                    
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg0_syn_43.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.000       0.000      ../../al_ip/trimac_core_gate.v(94)
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg0_syn_43.oqb clk2q                   0.173 r     0.173
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_43.imb (u_test_send/u_data_fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]) net  (fanout = 1)       0.492 r     0.665      ../../al_ip/data_fifo.v(303)
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_43     path2regb               0.129       0.794
 Arrival time                                                                        0.794                  (0 lvl)       

 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_43.clk                         0.000       0.000
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.000       7.700
 clock uncertainty                                                                  -0.000       7.700
 Required time                                                                       7.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.906ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_40 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.938 ns                                                        
 Start Point:             u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_31.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_40.imb     
 Process:                 Slow                                                            
 Data Path Delay:         0.762ns  (logic 0.302ns, net 0.460ns, 39% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.000       0.000      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)              0.000       0.000                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.000       0.000      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.000       0.000                    
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_31.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.000       0.000      ../../al_ip/trimac_core_gate.v(94)
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_31.oqb clk2q                   0.173 r     0.173
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_40.imb (u_test_send/u_data_fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]) net  (fanout = 1)       0.460 r     0.633      ../../al_ip/data_fifo.v(303)
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_40     path2regb               0.129       0.762
 Arrival time                                                                        0.762                  (0 lvl)       

 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_40.clk                         0.000       0.000
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.000       7.700
 clock uncertainty                                                                  -0.000       7.700
 Required time                                                                       7.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.938ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_46 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.980 ns                                                        
 Start Point:             u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg0_syn_37.clk (rising edge triggered by clock CLK125)
 End Point:               u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_46.ima     
 Process:                 Slow                                                            
 Data Path Delay:         0.720ns  (logic 0.302ns, net 0.418ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.000       0.000      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)              0.000       0.000                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.000       0.000      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.000       0.000                    
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg0_syn_37.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.000       0.000      ../../al_ip/trimac_core_gate.v(94)
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg0_syn_37.oqb clk2q                   0.173 r     0.173
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_46.ima (u_test_send/u_data_fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]) net  (fanout = 1)       0.418 r     0.591      ../../al_ip/data_fifo.v(303)
 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_46     path2rega               0.129       0.720
 Arrival time                                                                        0.720                  (0 lvl)       

 u_test_send/u_data_fifo/rd_to_wr_cross_inst/reg3_syn_46.clk                         0.000       0.000
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.000       7.700
 clock uncertainty                                                                  -0.000       7.700
 Required time                                                                       7.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.980ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 7.7ns max

9 endpoints analyzed totally, and 9 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.016ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.619 ns                                                        
 Start Point:             u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_34.clk     
 End Point:               u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49.ima (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         1.016ns  (logic 0.302ns, net 0.714ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_34.clk clock                   0.000       0.000
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_34.oqb clk2q                   0.173 r     0.173
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49.ima (u_test_send/u_data_fifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]) net  (fanout = 1)       0.714 r     0.887      ../../al_ip/data_fifo.v(303)
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49     path2rega               0.129       1.016
 Arrival time                                                                        1.016                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.000       0.000      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)              0.000       0.000                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.000       0.000      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.000       0.000                    
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_49.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.000       0.000      ../../al_ip/trimac_core_gate.v(94)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.065       7.635
 clock uncertainty                                                                  -0.000       7.635
 Required time                                                                       7.635            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.619ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_43 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.782 ns                                                        
 Start Point:             u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_43.clk     
 End Point:               u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_43.ima (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         0.853ns  (logic 0.302ns, net 0.551ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_43.clk clock                   0.000       0.000
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_43.oqb clk2q                   0.173 r     0.173
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_43.ima (u_test_send/u_data_fifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]) net  (fanout = 1)       0.551 r     0.724      ../../al_ip/data_fifo.v(303)
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_43     path2rega               0.129       0.853
 Arrival time                                                                        0.853                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.000       0.000      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)              0.000       0.000                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.000       0.000      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.000       0.000                    
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_43.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.000       0.000      ../../al_ip/trimac_core_gate.v(94)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.065       7.635
 clock uncertainty                                                                  -0.000       7.635
 Required time                                                                       7.635            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.782ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_31 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.790 ns                                                        
 Start Point:             u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_31.clk     
 End Point:               u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_31.ima (rising edge triggered by clock CLK125)
 Clock group:             clkin                                                           
 Process:                 Slow                                                            
 Data Path Delay:         0.845ns  (logic 0.296ns, net 0.549ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_31.clk clock                   0.000       0.000
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg0_syn_31.oqa clk2q                   0.167 r     0.167
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_31.ima (u_test_send/u_data_fifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]) net  (fanout = 1)       0.549 r     0.716      ../../al_ip/data_fifo.v(303)
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_31     path2rega               0.129       0.845
 Arrival time                                                                        0.845                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_P                                                                            0.000       0.000                    
 sysclk_P_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_P_syn_2.di                                           cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (sysclk_P_dup_1)                      net                     0.000       0.000      ../../src/al_temac_example_design.v(19)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)              0.000       0.000                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.000       0.000      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.000       0.000                    
 u_test_send/u_data_fifo/wr_to_rd_cross_inst/reg3_syn_31.clk (trimac_locallink/trimac_block/trimac_core/tx_mac_clk) net                     0.000       0.000      ../../al_ip/trimac_core_gate.v(94)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.065       7.635
 clock uncertainty                                                                  -0.000       7.635
 Required time                                                                       7.635            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.790ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 58274 (STA coverage = 13.11%)
Timing violations: 0 setup errors, and 1 hold errors.
Minimal setup slack: 2.451, minimal hold slack: -0.014

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  CLK125 (125.0MHz)                              5.549ns     180.213MHz        0.283ns       798        0.000ns
	  rgmii_rx_clk (125.0MHz)                        5.113ns     195.580MHz        1.045ns       371        0.000ns
	  CLK50 (50.0MHz)                                6.184ns     161.708MHz        0.086ns       339        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 10 clock net(s): 
	config_inst_syn_10
	config_inst_syn_9
	trimac_locallink/trimac_block/trimac_core/al_6aaeddf4
	trimac_locallink/trimac_block/trimac_core/al_6aaeddf4_syn_1
	u_test_send/u_data_fifo/clkw
	u_test_send/u_data_fifo/clkw_syn_3
	u_test_send/u_fake_top/u_top_fir/u_AD7266/SCK
	u_test_send/u_fake_top/u_top_fir/u_AD7266/SCK_syn_3
	u_test_send/u_fake_top/u_top_fir/u_AD7266/spi_clk
	u_test_send/u_fake_top/u_top_fir/u_AD7266/spi_clk_syn_3

	Exceptions:

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		             11     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              9     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]

---------------------------------------------------------------------------------------------------------
