# Copyright (c) 2026 Advanced Micro Devices, Inc.
# SPDX-License-Identifier: MIT

"""Instruction policies shared by scalar, SIMD and SDWA output lowering."""

# F32 LOG/EXP flush denormals and ignore guest rounding. Their SDWA forms
# use the same output modifiers as VOP3. F16 and legacy variants are distinct.
FLUSH_NEAREST_F32_OPS = frozenset({'V_LOG_F32', 'V_EXP_F32'})

# F16 transcendentals whose helpers return the architectural half result.
# Output modifiers then scale that rounded half instead of the promoted value.
ROUNDED_F16_OPS = frozenset(
    {'V_LOG_F16', 'V_EXP_F16', 'V_RCP_F16', 'V_SIN_F16', 'V_COS_F16'}
)

# Semantic calls lowered through those rounded-half helpers.
ROUNDED_F16_CALLS = frozenset({'log', 'log2', 'exp', 'exp2', 'rcp', 'sin', 'cos'})
