./sim_define.v

//////// RTL ///////////////////
+incdir+../../src/rtl
../../src/rtl/dualport_mem_synch_rw_dualclk.sv

../../testbench/testbench.v
