{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 15:00:30 2017 " "Info: Processing started: Sun May 14 15:00:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6\" as buffer" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] memory memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a12~porta_datain_reg0 77.93 MHz 12.832 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.93 MHz between source register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination memory \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a12~porta_datain_reg0\" (period= 12.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.266 ns + Longest register memory " "Info: + Longest register to memory delay is 4.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X19_Y13_N21 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N21; Fanout = 31; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.272 ns) 0.913 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~42 2 COMB LCCOMB_X22_Y13_N2 1 " "Info: 2: + IC(0.641 ns) + CELL(0.272 ns) = 0.913 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 1; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.053 ns) 1.497 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15 3 COMB LCCOMB_X19_Y13_N22 35 " "Info: 3: + IC(0.531 ns) + CELL(0.053 ns) = 1.497 ns; Loc. = LCCOMB_X19_Y13_N22; Fanout = 35; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.053 ns) 2.453 ns memory:inst\|lpm_ram_io:inst1\|datatri\[12\]~17 4 COMB LCCOMB_X18_Y14_N8 2 " "Info: 4: + IC(0.903 ns) + CELL(0.053 ns) = 2.453 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|datatri\[12\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 memory:inst|lpm_ram_io:inst1|datatri[12]~17 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.096 ns) 4.266 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a12~porta_datain_reg0 5 MEM M4K_X32_Y20 1 " "Info: 5: + IC(1.717 ns) + CELL(0.096 ns) = 4.266 ns; Loc. = M4K_X32_Y20; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a12~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { memory:inst|lpm_ram_io:inst1|datatri[12]~17 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 11.11 % ) " "Info: Total cell delay = 0.474 ns ( 11.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.792 ns ( 88.89 % ) " "Info: Total interconnect delay = 3.792 ns ( 88.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 memory:inst|lpm_ram_io:inst1|datatri[12]~17 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.266 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} memory:inst|lpm_ram_io:inst1|datatri[12]~17 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 {} } { 0.000ns 0.641ns 0.531ns 0.903ns 1.717ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.034 ns - Smallest " "Info: - Smallest clock skew is -2.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.343 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1006 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1006; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a12~porta_datain_reg0 3 MEM M4K_X32_Y20 1 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y20; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a12~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.377 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.712 ns) 2.399 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X1_Y11_N19 2 " "Info: 2: + IC(0.833 ns) + CELL(0.712 ns) = 2.399 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.000 ns) 3.104 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(0.705 ns) + CELL(0.000 ns) = 3.104 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 4.377 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X19_Y13_N21 31 " "Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 4.377 ns; Loc. = LCFF_X19_Y13_N21; Fanout = 31; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 49.90 % ) " "Info: Total cell delay = 2.184 ns ( 49.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.193 ns ( 50.10 % ) " "Info: Total interconnect delay = 2.193 ns ( 50.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.833ns 0.705ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.833ns 0.705ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 272 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 272 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 memory:inst|lpm_ram_io:inst1|datatri[12]~17 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.266 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} memory:inst|lpm_ram_io:inst1|datatri[12]~17 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 {} } { 0.000ns 0.641ns 0.531ns 0.903ns 1.717ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a12~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.833ns 0.705ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu:inst1\|registers:inst4\|lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] write clk 5.425 ns register " "Info: tsu for register \"cpu:inst1\|registers:inst4\|lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"write\", clock pin = \"clk\") is 5.425 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.817 ns + Longest pin register " "Info: + Longest pin to register delay is 7.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns write 1 PIN PIN_N4 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 20; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.142 ns) + CELL(0.357 ns) 6.353 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[3\]~27DUPLICATE 2 COMB LCCOMB_X19_Y15_N18 13 " "Info: 2: + IC(5.142 ns) + CELL(0.357 ns) = 6.353 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 13; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[3\]~27DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.499 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27DUPLICATE } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.309 ns) 7.817 ns cpu:inst1\|registers:inst4\|lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X22_Y11_N3 2 " "Info: 3: + IC(1.155 ns) + CELL(0.309 ns) = 7.817 ns; Loc. = LCFF_X22_Y11_N3; Fanout = 2; REG Node = 'cpu:inst1\|registers:inst4\|lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27DUPLICATE cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 19.44 % ) " "Info: Total cell delay = 1.520 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.297 ns ( 80.56 % ) " "Info: Total interconnect delay = 6.297 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.817 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27DUPLICATE cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.817 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27DUPLICATE {} cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.142ns 1.155ns } { 0.000ns 0.854ns 0.357ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1006 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1006; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns cpu:inst1\|registers:inst4\|lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X22_Y11_N3 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y11_N3; Fanout = 2; REG Node = 'cpu:inst1\|registers:inst4\|lpm_reg:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.817 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27DUPLICATE cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.817 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27DUPLICATE {} cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.142ns 1.155ns } { 0.000ns 0.854ns 0.357ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst4|lpm_reg:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_out\[7\] cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 12.393 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_out\[7\]\" through register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 12.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.377 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.712 ns) 2.399 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X1_Y11_N19 2 " "Info: 2: + IC(0.833 ns) + CELL(0.712 ns) = 2.399 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.000 ns) 3.104 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(0.705 ns) + CELL(0.000 ns) = 3.104 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 4.377 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X19_Y13_N21 31 " "Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 4.377 ns; Loc. = LCFF_X19_Y13_N21; Fanout = 31; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 49.90 % ) " "Info: Total cell delay = 2.184 ns ( 49.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.193 ns ( 50.10 % ) " "Info: Total interconnect delay = 2.193 ns ( 50.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.833ns 0.705ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.922 ns + Longest register pin " "Info: + Longest register to pin delay is 7.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X19_Y13_N21 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N21; Fanout = 31; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.272 ns) 0.913 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~42 2 COMB LCCOMB_X22_Y13_N2 1 " "Info: 2: + IC(0.641 ns) + CELL(0.272 ns) = 0.913 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 1; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.053 ns) 1.497 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15 3 COMB LCCOMB_X19_Y13_N22 35 " "Info: 3: + IC(0.531 ns) + CELL(0.053 ns) = 1.497 ns; Loc. = LCCOMB_X19_Y13_N22; Fanout = 35; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.272 ns) 2.835 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[7\]~23 4 COMB LCCOMB_X22_Y10_N20 15 " "Info: 4: + IC(1.066 ns) + CELL(0.272 ns) = 2.835 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 15; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[7\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(1.988 ns) 7.922 ns mem_out\[7\] 5 PIN PIN_D13 0 " "Info: 5: + IC(3.099 ns) + CELL(1.988 ns) = 7.922 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'mem_out\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 mem_out[7] } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.585 ns ( 32.63 % ) " "Info: Total cell delay = 2.585 ns ( 32.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.337 ns ( 67.37 % ) " "Info: Total interconnect delay = 5.337 ns ( 67.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.922 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 mem_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.922 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 {} mem_out[7] {} } { 0.000ns 0.641ns 0.531ns 1.066ns 3.099ns } { 0.000ns 0.272ns 0.053ns 0.272ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.833ns 0.705ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.922 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 mem_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.922 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~42 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 {} mem_out[7] {} } { 0.000ns 0.641ns 0.531ns 1.066ns 3.099ns } { 0.000ns 0.272ns 0.053ns 0.272ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "write mem_out\[4\] 10.518 ns Longest " "Info: Longest tpd from source pin \"write\" to destination pin \"mem_out\[4\]\" is 10.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns write 1 PIN PIN_N4 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 20; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.488 ns) + CELL(0.378 ns) 5.720 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[4\]~26DUPLICATE 2 COMB LCCOMB_X19_Y14_N22 14 " "Info: 2: + IC(4.488 ns) + CELL(0.378 ns) = 5.720 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 14; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[4\]~26DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[4]~26DUPLICATE } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.856 ns) + CELL(1.942 ns) 10.518 ns mem_out\[4\] 3 PIN PIN_H14 0 " "Info: 3: + IC(2.856 ns) + CELL(1.942 ns) = 10.518 ns; Loc. = PIN_H14; Fanout = 0; PIN Node = 'mem_out\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[4]~26DUPLICATE mem_out[4] } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.174 ns ( 30.18 % ) " "Info: Total cell delay = 3.174 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.344 ns ( 69.82 % ) " "Info: Total interconnect delay = 7.344 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.518 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[4]~26DUPLICATE mem_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.518 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[4]~26DUPLICATE {} mem_out[4] {} } { 0.000ns 0.000ns 4.488ns 2.856ns } { 0.000ns 0.854ns 0.378ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] write clk -1.657 ns register " "Info: th for register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"write\", clock pin = \"clk\") is -1.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.372 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.712 ns) 2.399 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X1_Y11_N19 2 " "Info: 2: + IC(0.833 ns) + CELL(0.712 ns) = 2.399 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.000 ns) 3.104 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(0.705 ns) + CELL(0.000 ns) = 3.104 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 4.372 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X17_Y10_N19 1 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.372 ns; Loc. = LCFF_X17_Y10_N19; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 49.95 % ) " "Info: Total cell delay = 2.184 ns ( 49.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.188 ns ( 50.05 % ) " "Info: Total interconnect delay = 2.188 ns ( 50.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.372 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.833ns 0.705ns 0.650ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.178 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns write 1 PIN PIN_N4 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 20; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.089 ns) + CELL(0.272 ns) 5.215 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[8\]~22 2 COMB LCCOMB_X22_Y10_N18 15 " "Info: 2: + IC(4.089 ns) + CELL(0.272 ns) = 5.215 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 15; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[8\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[8]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.053 ns) 6.023 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 3 COMB LCCOMB_X17_Y10_N18 1 " "Info: 3: + IC(0.755 ns) + CELL(0.053 ns) = 6.023 ns; Loc. = LCCOMB_X17_Y10_N18; Fanout = 1; COMB Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[8]~22 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.178 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X17_Y10_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.178 ns; Loc. = LCFF_X17_Y10_N19; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0]~feeder cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 21.59 % ) " "Info: Total cell delay = 1.334 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.844 ns ( 78.41 % ) " "Info: Total interconnect delay = 4.844 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[8]~22 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0]~feeder cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[8]~22 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0]~feeder {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.089ns 0.755ns 0.000ns } { 0.000ns 0.854ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.372 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.833ns 0.705ns 0.650ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[8]~22 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0]~feeder cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[8]~22 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0]~feeder {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.089ns 0.755ns 0.000ns } { 0.000ns 0.854ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 15:00:31 2017 " "Info: Processing ended: Sun May 14 15:00:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
