### Final project for Computer Architecture, Spring 2016, Shahid Beheshti University.

### Implementation of a simple CPU with RISC architecture in Verilog language.

![](https://raw.githubusercontent.com/AsalJalilvand/RISC_CPU/master/pipeline.PNG)
