# Floating_Point_IEEE_574
#Design:
#5-state IEEE single precision (SP) floating point (FP) adder (Unpipelined and Pipelined)

#To Simulate using IRUN:
irun -sv fpadd_pipe.v testbench_pipe.v -access +rw  #Run pipeline version


#To Simulate using IRUN:
irun -sv fpadd_unpipe.v testbench_unpipe.v -access +rw  #Run unpipeline version

#Project report: IEEE Floating Point.docx
