{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10391, "design__instance__area": 136696, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 159, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.014987291768193245, "power__switching__total": 0.005968576297163963, "power__leakage__total": 1.6121963142268214e-07, "power__total": 0.02095603011548519, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3045427052294504, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2972413233015058, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.35079651287819885, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.686755782791076, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.350797, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.521272, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 116, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 159, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3344833116266222, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.32286038645310267, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.4661937634552096, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.762124718239266, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -36.16650548078265, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.762124718239266, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.959877, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.305097, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 159, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.28998312905044066, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.28456574013741676, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12282275544261873, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.4635860715412194, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.122823, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.752499, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 116, "design__max_fanout_violation__count": 159, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.2880760433959547, "clock__skew__worst_setup": 0.2820077307051837, "timing__hold__ws": 0.11885259779427544, "timing__setup__ws": -2.033284709264223, "timing__hold__tns": 0, "timing__setup__tns": -44.534702519617916, "timing__hold__wns": 0, "timing__setup__wns": -2.033284709264223, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.118853, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 3.201758, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13047, "design__instance__area__stdcell": 140019, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.744787, "design__instance__utilization__stdcell": 0.744787, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 56.304, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50534.7, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51177.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "design__instance__count__class:timing_repair_buffer": 3377, "design__instance__area__class:timing_repair_buffer": 30815.8, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 308420, "design__violations": 0, "design__instance__count__class:clock_buffer": 186, "design__instance__area__class:clock_buffer": 2521.17, "design__instance__count__class:clock_inverter": 122, "design__instance__area__class:clock_inverter": 1487.68, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2390, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 28, "design__instance__count__class:antenna_cell": 41, "design__instance__area__class:antenna_cell": 102.598, "route__net": 10247, "route__net__special": 2, "route__drc_errors__iter:0": 1545, "route__wirelength__iter:0": 371135, "route__drc_errors__iter:1": 1119, "route__wirelength__iter:1": 371102, "route__drc_errors__iter:2": 1099, "route__wirelength__iter:2": 371088, "route__drc_errors__iter:3": 138, "route__wirelength__iter:3": 370842, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 370829, "route__drc_errors": 0, "route__wirelength": 370829, "route__vias": 79529, "route__vias__singlecut": 79529, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1185.59, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 159, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3003235245496408, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.29271660923667836, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3428194491983579, "timing__setup__ws__corner:min_tt_025C_1v80": 2.8555172368235673, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.342819, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.573046, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 59, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 159, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.32698120137014847, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3159479156616835, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5309577372499487, "timing__setup__ws__corner:min_ss_100C_1v60": -1.455827499758804, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -26.936253101546885, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.455827499758804, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.947728, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.396112, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 159, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2880760433959547, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2820077307051837, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11885259779427544, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.59147799443534, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.118853, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.816821, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 159, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.30685685416742764, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3041041671223207, "timing__hold__ws__corner:max_tt_025C_1v80": 0.35689008314349446, "timing__setup__ws__corner:max_tt_025C_1v80": 2.531476433461723, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.35689, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.463793, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 116, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 159, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.34031597947375203, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3335060932927095, "timing__hold__ws__corner:max_ss_100C_1v60": 0.4186791032373105, "timing__setup__ws__corner:max_ss_100C_1v60": -2.033284709264223, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -44.534702519617916, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.033284709264223, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.969159, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.201758, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 159, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29010214496204645, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2891440224646974, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1262517903734557, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.3463225360070314, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.126252, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.688138, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 155, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79906, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000936851, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000840621, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000248855, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000840621, "design_powergrid__voltage__worst": 0.000840621, "design_powergrid__voltage__worst__net:VPWR": 1.79906, "design_powergrid__drop__worst": 0.000936851, "design_powergrid__drop__worst__net:VPWR": 0.000936851, "design_powergrid__voltage__worst__net:VGND": 0.000840621, "design_powergrid__drop__worst__net:VGND": 0.000840621, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000254, "ir__drop__worst": 0.000937, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}